
BattOrProject1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000013f4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000009a  00802000  000013f4  00001488  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000026  0080209a  0080209a  00001522  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001522  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001580  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000200  00000000  00000000  000015c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000039e3  00000000  00000000  000017c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ff1  00000000  00000000  000051a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f79  00000000  00000000  00006194  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000042c  00000000  00000000  00007110  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000b3b  00000000  00000000  0000753c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000abf  00000000  00000000  00008077  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000140  00000000  00000000  00008b36  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 02 01 	jmp	0x204	; 0x204 <__ctors_end>
       4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
       8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
       c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      10:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      14:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      18:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      1c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      20:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      24:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      28:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      2c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      30:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      34:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      38:	0c 94 5c 01 	jmp	0x2b8	; 0x2b8 <__vector_14>
      3c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      40:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      44:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      48:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      4c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      50:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      54:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      58:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      5c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      60:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      64:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      68:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      6c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      70:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      74:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      78:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      7c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      80:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      84:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      88:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      8c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      90:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      94:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      98:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      9c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      a0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      a4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      a8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      ac:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      b0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      b4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      b8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      bc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      c0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      c4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      c8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      cc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      d0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      d4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      d8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      dc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      e0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      e4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      e8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      ec:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      f0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      f4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      f8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
      fc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     100:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     104:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     108:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     10c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     110:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     114:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     118:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     11c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     120:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     124:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     128:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     12c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     130:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     134:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     138:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     13c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     140:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     144:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     148:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     14c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     150:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     154:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     158:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     15c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     160:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     164:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     168:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     16c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     170:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     174:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     178:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     17c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     180:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     184:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     188:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     18c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     190:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     194:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     198:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     19c:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1a0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1a4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1a8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1ac:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1b0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1b4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1b8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1bc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1c0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1c4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1c8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1cc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1d0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1d4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1d8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1dc:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1e0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1e4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1e8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1ec:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1f0:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1f4:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>
     1f8:	0c 94 23 01 	jmp	0x246	; 0x246 <__bad_interrupt>

000001fc <__trampolines_start>:
     1fc:	0c 94 c5 04 	jmp	0x98a	; 0x98a <uart_getchar>
     200:	0c 94 a7 04 	jmp	0x94e	; 0x94e <uart_putchar>

00000204 <__ctors_end>:
     204:	11 24       	eor	r1, r1
     206:	1f be       	out	0x3f, r1	; 63
     208:	cf ef       	ldi	r28, 0xFF	; 255
     20a:	cd bf       	out	0x3d, r28	; 61
     20c:	df e5       	ldi	r29, 0x5F	; 95
     20e:	de bf       	out	0x3e, r29	; 62
     210:	00 e0       	ldi	r16, 0x00	; 0
     212:	0c bf       	out	0x3c, r16	; 60

00000214 <__do_copy_data>:
     214:	10 e2       	ldi	r17, 0x20	; 32
     216:	a0 e0       	ldi	r26, 0x00	; 0
     218:	b0 e2       	ldi	r27, 0x20	; 32
     21a:	e4 ef       	ldi	r30, 0xF4	; 244
     21c:	f3 e1       	ldi	r31, 0x13	; 19
     21e:	00 e0       	ldi	r16, 0x00	; 0
     220:	0b bf       	out	0x3b, r16	; 59
     222:	02 c0       	rjmp	.+4      	; 0x228 <__do_copy_data+0x14>
     224:	07 90       	elpm	r0, Z+
     226:	0d 92       	st	X+, r0
     228:	aa 39       	cpi	r26, 0x9A	; 154
     22a:	b1 07       	cpc	r27, r17
     22c:	d9 f7       	brne	.-10     	; 0x224 <__do_copy_data+0x10>

0000022e <__do_clear_bss>:
     22e:	20 e2       	ldi	r18, 0x20	; 32
     230:	aa e9       	ldi	r26, 0x9A	; 154
     232:	b0 e2       	ldi	r27, 0x20	; 32
     234:	01 c0       	rjmp	.+2      	; 0x238 <.do_clear_bss_start>

00000236 <.do_clear_bss_loop>:
     236:	1d 92       	st	X+, r1

00000238 <.do_clear_bss_start>:
     238:	a0 3c       	cpi	r26, 0xC0	; 192
     23a:	b2 07       	cpc	r27, r18
     23c:	e1 f7       	brne	.-8      	; 0x236 <.do_clear_bss_loop>
     23e:	0e 94 6e 03 	call	0x6dc	; 0x6dc <main>
     242:	0c 94 f8 09 	jmp	0x13f0	; 0x13f0 <_exit>

00000246 <__bad_interrupt>:
     246:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000024a <adc_init>:

void adc_init(){
	//Set the ADC to have a a bit depth of the ADC to 12-bits
	
	//Select the external reference voltage connected to PORTA. 
	ADCB.REFCTRL |= 0b0100000;
     24a:	e0 e4       	ldi	r30, 0x40	; 64
     24c:	f2 e0       	ldi	r31, 0x02	; 2
     24e:	82 81       	ldd	r24, Z+2	; 0x02
     250:	80 62       	ori	r24, 0x20	; 32
     252:	82 83       	std	Z+2, r24	; 0x02
	
	//Set to signed mode, enabling differential input
	ADCB.CTRLB |= 0b10000;
     254:	81 81       	ldd	r24, Z+1	; 0x01
     256:	80 61       	ori	r24, 0x10	; 16
     258:	81 83       	std	Z+1, r24	; 0x01
	//Set to 12 bit resolution
	ADCB.CTRLB &= 0b000;
     25a:	81 81       	ldd	r24, Z+1	; 0x01
     25c:	11 82       	std	Z+1, r1	; 0x01
	
	//Divide down the ADC’s clock rate so it is below the 2 MHz maximum clock rate of the ADC.
	ADCB.PRESCALER = 0b1; //Division by 8 to go from 16MHz to 2MHz
     25e:	81 e0       	ldi	r24, 0x01	; 1
     260:	84 83       	std	Z+4, r24	; 0x04
	//ADCB.EVCTRL |= 0b01000000;
	//May not need this, since this is event-triggered
	
	//Configure voltage and current ADC channel.
	
	ADCB_CH0_CTRL = 0b01; //Sets to differential, no gain
     262:	80 93 60 02 	sts	0x0260, r24
	ADCB_CH0_MUXCTRL |= 0b10000; //Pin 1 is current
     266:	a1 e6       	ldi	r26, 0x61	; 97
     268:	b2 e0       	ldi	r27, 0x02	; 2
     26a:	8c 91       	ld	r24, X
     26c:	80 61       	ori	r24, 0x10	; 16
     26e:	8c 93       	st	X, r24
	ADCB_CH0_MUXCTRL |= 0b101; // Pad ground
     270:	8c 91       	ld	r24, X
     272:	85 60       	ori	r24, 0x05	; 5
     274:	8c 93       	st	X, r24
	
	ADCB_CH1_CTRL = 0b10; //Sets to differential, no gain
     276:	82 e0       	ldi	r24, 0x02	; 2
     278:	80 93 68 02 	sts	0x0268, r24
	ADCB_CH1_MUXCTRL |= 0b10000; //Pin 2 is voltage
     27c:	a9 e6       	ldi	r26, 0x69	; 105
     27e:	b2 e0       	ldi	r27, 0x02	; 2
     280:	8c 91       	ld	r24, X
     282:	80 61       	ori	r24, 0x10	; 16
     284:	8c 93       	st	X, r24
	ADCB_CH1_MUXCTRL |= 0b101; //Pad ground
     286:	8c 91       	ld	r24, X
     288:	85 60       	ori	r24, 0x05	; 5
     28a:	8c 93       	st	X, r24

	//Set scan to include channels 0 and 1
	ADCB_CH0_SCAN |= 0b1; //Set count to 1
     28c:	a6 e6       	ldi	r26, 0x66	; 102
     28e:	b2 e0       	ldi	r27, 0x02	; 2
     290:	8c 91       	ld	r24, X
     292:	81 60       	ori	r24, 0x01	; 1
     294:	8c 93       	st	X, r24
	
	//Idk what to do about 
	//"Don’t forget to wait until the end of the scan." ??
	
	ADCB.CTRLA |= 0b1; //Enable ADC
     296:	80 81       	ld	r24, Z
     298:	81 60       	ori	r24, 0x01	; 1
     29a:	80 83       	st	Z, r24
     29c:	08 95       	ret

0000029e <blink_init>:
volatile uint8_t timerFlag;


//Initialize the state of all of the LEDs in local state of the blink library to have their blinks disabled. Also, setup a timer that will fire an interrupt once every millisecond. Note that the timer is clocked off of the peripheral clock, and the peripheral clock is clocked off of the system clock.
void blink_init(){
	timer_init(&TCC0, 0b11); //high interrupt level
     29e:	63 e0       	ldi	r22, 0x03	; 3
     2a0:	80 e0       	ldi	r24, 0x00	; 0
     2a2:	98 e0       	ldi	r25, 0x08	; 8
     2a4:	0e 94 de 04 	call	0x9bc	; 0x9bc <timer_init>
	timer_set(&TCC0, 0b1, 16000); //16000 ticks corresponds to 1ms, with the new clock
     2a8:	40 e8       	ldi	r20, 0x80	; 128
     2aa:	5e e3       	ldi	r21, 0x3E	; 62
     2ac:	61 e0       	ldi	r22, 0x01	; 1
     2ae:	80 e0       	ldi	r24, 0x00	; 0
     2b0:	98 e0       	ldi	r25, 0x08	; 8
     2b2:	0e 94 e5 04 	call	0x9ca	; 0x9ca <timer_set>
     2b6:	08 95       	ret

000002b8 <__vector_14>:
}

ISR(TCC0_OVF_vect){//Upper Half
     2b8:	1f 92       	push	r1
     2ba:	0f 92       	push	r0
     2bc:	0f b6       	in	r0, 0x3f	; 63
     2be:	0f 92       	push	r0
     2c0:	11 24       	eor	r1, r1
     2c2:	0b b6       	in	r0, 0x3b	; 59
     2c4:	0f 92       	push	r0
     2c6:	2f 93       	push	r18
     2c8:	3f 93       	push	r19
     2ca:	4f 93       	push	r20
     2cc:	5f 93       	push	r21
     2ce:	6f 93       	push	r22
     2d0:	7f 93       	push	r23
     2d2:	8f 93       	push	r24
     2d4:	9f 93       	push	r25
     2d6:	af 93       	push	r26
     2d8:	bf 93       	push	r27
     2da:	ef 93       	push	r30
     2dc:	ff 93       	push	r31
	globalTime++;
     2de:	80 91 aa 20 	lds	r24, 0x20AA
     2e2:	90 91 ab 20 	lds	r25, 0x20AB
     2e6:	a0 91 ac 20 	lds	r26, 0x20AC
     2ea:	b0 91 ad 20 	lds	r27, 0x20AD
     2ee:	01 96       	adiw	r24, 0x01	; 1
     2f0:	a1 1d       	adc	r26, r1
     2f2:	b1 1d       	adc	r27, r1
     2f4:	80 93 aa 20 	sts	0x20AA, r24
     2f8:	90 93 ab 20 	sts	0x20AB, r25
     2fc:	a0 93 ac 20 	sts	0x20AC, r26
     300:	b0 93 ad 20 	sts	0x20AD, r27
	checkBlink ++;
     304:	80 91 a7 20 	lds	r24, 0x20A7
     308:	8f 5f       	subi	r24, 0xFF	; 255
     30a:	80 93 a7 20 	sts	0x20A7, r24
volatile uint16_t current;
volatile uint16_t voltage;

inline void adc_start_sample(){

	ADCB_CH0_CTRL |= 0b10000000; //Starts scan
     30e:	e0 e6       	ldi	r30, 0x60	; 96
     310:	f2 e0       	ldi	r31, 0x02	; 2
     312:	80 81       	ld	r24, Z
     314:	80 68       	ori	r24, 0x80	; 128
     316:	80 83       	st	Z, r24
	ADCB_CH1_CTRL |= 0b10000000; //May not need this because scan is enabled
     318:	e8 e6       	ldi	r30, 0x68	; 104
     31a:	f2 e0       	ldi	r31, 0x02	; 2
     31c:	80 81       	ld	r24, Z
     31e:	80 68       	ori	r24, 0x80	; 128
     320:	80 83       	st	Z, r24
	adc_start_sample();
	timerFlag = 0b1;
     322:	81 e0       	ldi	r24, 0x01	; 1
     324:	80 93 ae 20 	sts	0x20AE, r24
	// check to see if the lower half did not have time to complete printing the last sample. 
	while(finishedPrinting == 0){
     328:	80 91 a6 20 	lds	r24, 0x20A6
     32c:	81 11       	cpse	r24, r1
     32e:	07 c0       	rjmp	.+14     	; 0x33e <__vector_14+0x86>
		led_on(LED_RED_bm);
     330:	84 e0       	ldi	r24, 0x04	; 4
     332:	0e 94 68 03 	call	0x6d0	; 0x6d0 <led_on>
	globalTime++;
	checkBlink ++;
	adc_start_sample();
	timerFlag = 0b1;
	// check to see if the lower half did not have time to complete printing the last sample. 
	while(finishedPrinting == 0){
     336:	80 91 a6 20 	lds	r24, 0x20A6
     33a:	88 23       	and	r24, r24
     33c:	c9 f3       	breq	.-14     	; 0x330 <__vector_14+0x78>
		led_on(LED_RED_bm);
	}
	finishedPrinting = 0;
     33e:	10 92 a6 20 	sts	0x20A6, r1
	
	// If so, the system should switch on the red light and go into an infinite loop of nothingness.
	
}
     342:	ff 91       	pop	r31
     344:	ef 91       	pop	r30
     346:	bf 91       	pop	r27
     348:	af 91       	pop	r26
     34a:	9f 91       	pop	r25
     34c:	8f 91       	pop	r24
     34e:	7f 91       	pop	r23
     350:	6f 91       	pop	r22
     352:	5f 91       	pop	r21
     354:	4f 91       	pop	r20
     356:	3f 91       	pop	r19
     358:	2f 91       	pop	r18
     35a:	0f 90       	pop	r0
     35c:	0b be       	out	0x3b, r0	; 59
     35e:	0f 90       	pop	r0
     360:	0f be       	out	0x3f, r0	; 63
     362:	0f 90       	pop	r0
     364:	1f 90       	pop	r1
     366:	18 95       	reti

00000368 <blink_set>:

//Set the specified led to blink at the specified interval_ms.
void blink_set(uint8_t led, uint16_t interval_ms) {
     368:	ea e9       	ldi	r30, 0x9A	; 154
     36a:	f0 e2       	ldi	r31, 0x20	; 32
     36c:	46 ea       	ldi	r20, 0xA6	; 166
     36e:	50 e2       	ldi	r21, 0x20	; 32
	uint8_t i = 0;
	for (uint8_t pos = 0b1; pos < 0b1000; pos = pos << 1) {
     370:	91 e0       	ldi	r25, 0x01	; 1
		if(pos & led) LEDArray[i].blinkInterval = interval_ms;
     372:	29 2f       	mov	r18, r25
     374:	28 23       	and	r18, r24
     376:	11 f0       	breq	.+4      	; 0x37c <blink_set+0x14>
     378:	60 83       	st	Z, r22
     37a:	71 83       	std	Z+1, r23	; 0x01
}

//Set the specified led to blink at the specified interval_ms.
void blink_set(uint8_t led, uint16_t interval_ms) {
	uint8_t i = 0;
	for (uint8_t pos = 0b1; pos < 0b1000; pos = pos << 1) {
     37c:	99 0f       	add	r25, r25
     37e:	34 96       	adiw	r30, 0x04	; 4
     380:	e4 17       	cp	r30, r20
     382:	f5 07       	cpc	r31, r21
     384:	b1 f7       	brne	.-20     	; 0x372 <blink_set+0xa>
		if(pos & led) LEDArray[i].blinkInterval = interval_ms;
		i++;
	}
}
     386:	08 95       	ret

00000388 <blink_ms_timer_update>:

//Update the state of the LEDs when a timer interrupt has occurred. This is the lower half handler for the timer interrupt, and should only be called if there was an unhandled timer interrupt that has occurred.
void blink_ms_timer_update(){
     388:	8f 92       	push	r8
     38a:	9f 92       	push	r9
     38c:	af 92       	push	r10
     38e:	bf 92       	push	r11
     390:	ef 92       	push	r14
     392:	ff 92       	push	r15
     394:	0f 93       	push	r16
     396:	1f 93       	push	r17
     398:	cf 93       	push	r28
     39a:	df 93       	push	r29
     39c:	0a e9       	ldi	r16, 0x9A	; 154
     39e:	10 e2       	ldi	r17, 0x20	; 32
     3a0:	c0 e0       	ldi	r28, 0x00	; 0
     3a2:	d0 e0       	ldi	r29, 0x00	; 0
			if (lastTime < globalTime) {
				LEDArray[i].counter += (globalTime - lastTime); 
				}
			if (LEDArray[i].counter >= LEDArray[i].blinkInterval) {
				LEDArray[i].counter = LEDArray[i].counter-LEDArray[i].blinkInterval;
				led_toggle(0b1 << (i));
     3a4:	ff 24       	eor	r15, r15
     3a6:	f3 94       	inc	r15
}

//Update the state of the LEDs when a timer interrupt has occurred. This is the lower half handler for the timer interrupt, and should only be called if there was an unhandled timer interrupt that has occurred.
void blink_ms_timer_update(){
	for (uint8_t i = 0; i < 3; i++) {
		if (LEDArray[i].blinkInterval != 0) {
     3a8:	ec 2e       	mov	r14, r28
     3aa:	f8 01       	movw	r30, r16
     3ac:	80 81       	ld	r24, Z
     3ae:	91 81       	ldd	r25, Z+1	; 0x01
     3b0:	00 97       	sbiw	r24, 0x00	; 0
     3b2:	b9 f1       	breq	.+110    	; 0x422 <blink_ms_timer_update+0x9a>
			if (lastTime < globalTime) {
     3b4:	80 90 b1 20 	lds	r8, 0x20B1
     3b8:	90 90 b2 20 	lds	r9, 0x20B2
     3bc:	a0 90 b3 20 	lds	r10, 0x20B3
     3c0:	b0 90 b4 20 	lds	r11, 0x20B4
     3c4:	40 91 aa 20 	lds	r20, 0x20AA
     3c8:	50 91 ab 20 	lds	r21, 0x20AB
     3cc:	60 91 ac 20 	lds	r22, 0x20AC
     3d0:	70 91 ad 20 	lds	r23, 0x20AD
     3d4:	84 16       	cp	r8, r20
     3d6:	95 06       	cpc	r9, r21
     3d8:	a6 06       	cpc	r10, r22
     3da:	b7 06       	cpc	r11, r23
     3dc:	90 f4       	brcc	.+36     	; 0x402 <blink_ms_timer_update+0x7a>
				LEDArray[i].counter += (globalTime - lastTime); 
     3de:	40 91 aa 20 	lds	r20, 0x20AA
     3e2:	50 91 ab 20 	lds	r21, 0x20AB
     3e6:	60 91 ac 20 	lds	r22, 0x20AC
     3ea:	70 91 ad 20 	lds	r23, 0x20AD
     3ee:	48 19       	sub	r20, r8
     3f0:	59 09       	sbc	r21, r9
     3f2:	6a 09       	sbc	r22, r10
     3f4:	7b 09       	sbc	r23, r11
     3f6:	22 81       	ldd	r18, Z+2	; 0x02
     3f8:	33 81       	ldd	r19, Z+3	; 0x03
     3fa:	42 0f       	add	r20, r18
     3fc:	53 1f       	adc	r21, r19
     3fe:	42 83       	std	Z+2, r20	; 0x02
     400:	53 83       	std	Z+3, r21	; 0x03
				}
			if (LEDArray[i].counter >= LEDArray[i].blinkInterval) {
     402:	22 81       	ldd	r18, Z+2	; 0x02
     404:	33 81       	ldd	r19, Z+3	; 0x03
     406:	28 17       	cp	r18, r24
     408:	39 07       	cpc	r19, r25
     40a:	58 f0       	brcs	.+22     	; 0x422 <blink_ms_timer_update+0x9a>
				LEDArray[i].counter = LEDArray[i].counter-LEDArray[i].blinkInterval;
     40c:	28 1b       	sub	r18, r24
     40e:	39 0b       	sbc	r19, r25
     410:	22 83       	std	Z+2, r18	; 0x02
     412:	33 83       	std	Z+3, r19	; 0x03
				led_toggle(0b1 << (i));
     414:	8f 2d       	mov	r24, r15
     416:	01 c0       	rjmp	.+2      	; 0x41a <blink_ms_timer_update+0x92>
     418:	88 0f       	add	r24, r24
     41a:	ea 94       	dec	r14
     41c:	ea f7       	brpl	.-6      	; 0x418 <blink_ms_timer_update+0x90>
     41e:	0e 94 6b 03 	call	0x6d6	; 0x6d6 <led_toggle>
     422:	21 96       	adiw	r28, 0x01	; 1
     424:	0c 5f       	subi	r16, 0xFC	; 252
     426:	1f 4f       	sbci	r17, 0xFF	; 255
	}
}

//Update the state of the LEDs when a timer interrupt has occurred. This is the lower half handler for the timer interrupt, and should only be called if there was an unhandled timer interrupt that has occurred.
void blink_ms_timer_update(){
	for (uint8_t i = 0; i < 3; i++) {
     428:	c3 30       	cpi	r28, 0x03	; 3
     42a:	d1 05       	cpc	r29, r1
     42c:	09 f0       	breq	.+2      	; 0x430 <blink_ms_timer_update+0xa8>
     42e:	bc cf       	rjmp	.-136    	; 0x3a8 <blink_ms_timer_update+0x20>
				LEDArray[i].counter = LEDArray[i].counter-LEDArray[i].blinkInterval;
				led_toggle(0b1 << (i));
			}
		}
	}
	lastTime = globalTime;
     430:	80 91 aa 20 	lds	r24, 0x20AA
     434:	90 91 ab 20 	lds	r25, 0x20AB
     438:	a0 91 ac 20 	lds	r26, 0x20AC
     43c:	b0 91 ad 20 	lds	r27, 0x20AD
     440:	80 93 b1 20 	sts	0x20B1, r24
     444:	90 93 b2 20 	sts	0x20B2, r25
     448:	a0 93 b3 20 	sts	0x20B3, r26
     44c:	b0 93 b4 20 	sts	0x20B4, r27
     450:	df 91       	pop	r29
     452:	cf 91       	pop	r28
     454:	1f 91       	pop	r17
     456:	0f 91       	pop	r16
     458:	ff 90       	pop	r15
     45a:	ef 90       	pop	r14
     45c:	bf 90       	pop	r11
     45e:	af 90       	pop	r10
     460:	9f 90       	pop	r9
     462:	8f 90       	pop	r8
     464:	08 95       	ret

00000466 <clock_switch_to_ext_crystal>:
#include "timer.h"
#include "blink.h"

void clock_switch_to_ext_crystal(){
	
	OSC.XOSCCTRL = 0b11001011;
     466:	e0 e5       	ldi	r30, 0x50	; 80
     468:	f0 e0       	ldi	r31, 0x00	; 0
     46a:	8b ec       	ldi	r24, 0xCB	; 203
     46c:	82 83       	std	Z+2, r24	; 0x02
	OSC.CTRL = OSC.CTRL | 0b1000;
     46e:	80 81       	ld	r24, Z
     470:	88 60       	ori	r24, 0x08	; 8
     472:	80 83       	st	Z, r24
	while(!(OSC.STATUS & 0b1000)){
     474:	81 81       	ldd	r24, Z+1	; 0x01
     476:	83 ff       	sbrs	r24, 3
     478:	fd cf       	rjmp	.-6      	; 0x474 <clock_switch_to_ext_crystal+0xe>
	}
	CPU_CCP = CCP_IOREG_gc;
     47a:	88 ed       	ldi	r24, 0xD8	; 216
     47c:	84 bf       	out	0x34, r24	; 52
	CLK.CTRL = 0b11; //Changes multiplexer to set source to external oscillator
     47e:	83 e0       	ldi	r24, 0x03	; 3
     480:	80 93 40 00 	sts	0x0040, r24
     484:	08 95       	ret

00000486 <pot_high_impedance_sdo>:
	spi_txrx(&SPIC, &writeEnable, NULL, 2);
	
	gpio_set_out(&PORTC, DIGIPOT_AMP_CS_PIN_gm, 1);
}

static void pot_high_impedance_sdo(uint8_t pot_cs_pin){
     486:	ff 92       	push	r15
     488:	0f 93       	push	r16
     48a:	1f 93       	push	r17
     48c:	cf 93       	push	r28
     48e:	df 93       	push	r29
     490:	00 d0       	rcall	.+0      	; 0x492 <pot_high_impedance_sdo+0xc>
     492:	1f 92       	push	r1
     494:	cd b7       	in	r28, 0x3d	; 61
     496:	de b7       	in	r29, 0x3e	; 62
     498:	f8 2e       	mov	r15, r24
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
	else port->OUTCLR = pin;
     49a:	00 e4       	ldi	r16, 0x40	; 64
     49c:	16 e0       	ldi	r17, 0x06	; 6
     49e:	f8 01       	movw	r30, r16
     4a0:	86 83       	std	Z+6, r24	; 0x06
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS
	
	uint16_t dataword = 0b1000000000000001;
     4a2:	81 e0       	ldi	r24, 0x01	; 1
     4a4:	90 e8       	ldi	r25, 0x80	; 128
     4a6:	89 83       	std	Y+1, r24	; 0x01
     4a8:	9a 83       	std	Y+2, r25	; 0x02
	spi_txrx(&SPIC, &dataword, NULL, 2);
     4aa:	22 e0       	ldi	r18, 0x02	; 2
     4ac:	30 e0       	ldi	r19, 0x00	; 0
     4ae:	40 e0       	ldi	r20, 0x00	; 0
     4b0:	50 e0       	ldi	r21, 0x00	; 0
     4b2:	be 01       	movw	r22, r28
     4b4:	6f 5f       	subi	r22, 0xFF	; 255
     4b6:	7f 4f       	sbci	r23, 0xFF	; 255
     4b8:	80 ec       	ldi	r24, 0xC0	; 192
     4ba:	98 e0       	ldi	r25, 0x08	; 8
     4bc:	0e 94 66 04 	call	0x8cc	; 0x8cc <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     4c0:	f8 01       	movw	r30, r16
     4c2:	f5 82       	std	Z+5, r15	; 0x05
	else port->OUTCLR = pin;
     4c4:	f6 82       	std	Z+6, r15	; 0x06
	
	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS
	
	uint16_t dataword2 = 0b0000000000000000;
     4c6:	1b 82       	std	Y+3, r1	; 0x03
     4c8:	1c 82       	std	Y+4, r1	; 0x04
	spi_txrx(&SPIC, &dataword2, NULL, 2);
     4ca:	22 e0       	ldi	r18, 0x02	; 2
     4cc:	30 e0       	ldi	r19, 0x00	; 0
     4ce:	40 e0       	ldi	r20, 0x00	; 0
     4d0:	50 e0       	ldi	r21, 0x00	; 0
     4d2:	be 01       	movw	r22, r28
     4d4:	6d 5f       	subi	r22, 0xFD	; 253
     4d6:	7f 4f       	sbci	r23, 0xFF	; 255
     4d8:	80 ec       	ldi	r24, 0xC0	; 192
     4da:	98 e0       	ldi	r25, 0x08	; 8
     4dc:	0e 94 66 04 	call	0x8cc	; 0x8cc <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     4e0:	f8 01       	movw	r30, r16
     4e2:	f5 82       	std	Z+5, r15	; 0x05
	
	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
}
     4e4:	24 96       	adiw	r28, 0x04	; 4
     4e6:	cd bf       	out	0x3d, r28	; 61
     4e8:	de bf       	out	0x3e, r29	; 62
     4ea:	df 91       	pop	r29
     4ec:	cf 91       	pop	r28
     4ee:	1f 91       	pop	r17
     4f0:	0f 91       	pop	r16
     4f2:	ff 90       	pop	r15
     4f4:	08 95       	ret

000004f6 <digipot_init>:
#include <stdio.h>
#include "led.h"

static void pot_high_impedance_sdo(uint8_t pot_cs_pin);

void digipot_init(){
     4f6:	ff 92       	push	r15
     4f8:	0f 93       	push	r16
     4fa:	1f 93       	push	r17
     4fc:	cf 93       	push	r28
     4fe:	df 93       	push	r29
     500:	1f 92       	push	r1
     502:	1f 92       	push	r1
     504:	cd b7       	in	r28, 0x3d	; 61
     506:	de b7       	in	r29, 0x3e	; 62
	
	//Set chip select pins to output mode
	gpio_set_mode(&PORTC, DIGIPOT_AMP_CS_PIN_gm, 1);
     508:	41 e0       	ldi	r20, 0x01	; 1
     50a:	68 e0       	ldi	r22, 0x08	; 8
     50c:	80 e4       	ldi	r24, 0x40	; 64
     50e:	96 e0       	ldi	r25, 0x06	; 6
     510:	0e 94 45 03 	call	0x68a	; 0x68a <gpio_set_mode>
	gpio_set_mode(&PORTC, 0b10000, 1);
     514:	41 e0       	ldi	r20, 0x01	; 1
     516:	60 e1       	ldi	r22, 0x10	; 16
     518:	80 e4       	ldi	r24, 0x40	; 64
     51a:	96 e0       	ldi	r25, 0x06	; 6
     51c:	0e 94 45 03 	call	0x68a	; 0x68a <gpio_set_mode>
	
	//Set mode to SSbar
	gpio_set_mode(&PORTC, 0b10100000, 1); // set mosi out
     520:	41 e0       	ldi	r20, 0x01	; 1
     522:	60 ea       	ldi	r22, 0xA0	; 160
     524:	80 e4       	ldi	r24, 0x40	; 64
     526:	96 e0       	ldi	r25, 0x06	; 6
     528:	0e 94 45 03 	call	0x68a	; 0x68a <gpio_set_mode>
	gpio_set_mode(&PORTC, 0b01000000, 0); // Set miso in
     52c:	40 e0       	ldi	r20, 0x00	; 0
     52e:	60 e4       	ldi	r22, 0x40	; 64
     530:	80 e4       	ldi	r24, 0x40	; 64
     532:	96 e0       	ldi	r25, 0x06	; 6
     534:	0e 94 45 03 	call	0x68a	; 0x68a <gpio_set_mode>
     538:	00 e4       	ldi	r16, 0x40	; 64
     53a:	16 e0       	ldi	r17, 0x06	; 6
     53c:	68 94       	set
     53e:	ff 24       	eor	r15, r15
     540:	f3 f8       	bld	r15, 3
     542:	f8 01       	movw	r30, r16
     544:	f5 82       	std	Z+5, r15	; 0x05
     546:	80 e1       	ldi	r24, 0x10	; 16
     548:	85 83       	std	Z+5, r24	; 0x05
     54a:	80 e4       	ldi	r24, 0x40	; 64
     54c:	85 83       	std	Z+5, r24	; 0x05
	gpio_set_out(&PORTC, 0b1000000, 1);
	
	 //Enable register
	 //Turn to master mode
	 //Set to transmit least significant first
	SPIC_CTRL = 0b01010111; //Rising, setup and falling sample
     54e:	87 e5       	ldi	r24, 0x57	; 87
     550:	80 93 c0 08 	sts	0x08C0, r24
	
	//Set miso to input again
	gpio_set_mode(&PORTC, 0b01000000, 0); 
     554:	40 e0       	ldi	r20, 0x00	; 0
     556:	60 e4       	ldi	r22, 0x40	; 64
     558:	80 e4       	ldi	r24, 0x40	; 64
     55a:	96 e0       	ldi	r25, 0x06	; 6
     55c:	0e 94 45 03 	call	0x68a	; 0x68a <gpio_set_mode>
	
	//Enable pullup resistor on MISO
	PORTC.PIN6CTRL |= 0b011000;
     560:	f8 01       	movw	r30, r16
     562:	86 89       	ldd	r24, Z+22	; 0x16
     564:	88 61       	ori	r24, 0x18	; 24
     566:	86 8b       	std	Z+22, r24	; 0x16
	
	pot_high_impedance_sdo(DIGIPOT_AMP_CS_PIN_gm);
     568:	88 e0       	ldi	r24, 0x08	; 8
     56a:	0e 94 43 02 	call	0x486	; 0x486 <pot_high_impedance_sdo>
	else port->OUTCLR = pin;
     56e:	f8 01       	movw	r30, r16
     570:	f6 82       	std	Z+6, r15	; 0x06
	
	gpio_set_out(&PORTC, DIGIPOT_AMP_CS_PIN_gm, 0);
	
	uint16_t writeEnable =  0b0001110000000010;
     572:	82 e0       	ldi	r24, 0x02	; 2
     574:	9c e1       	ldi	r25, 0x1C	; 28
     576:	89 83       	std	Y+1, r24	; 0x01
     578:	9a 83       	std	Y+2, r25	; 0x02
	spi_txrx(&SPIC, &writeEnable, NULL, 2);
     57a:	22 e0       	ldi	r18, 0x02	; 2
     57c:	30 e0       	ldi	r19, 0x00	; 0
     57e:	40 e0       	ldi	r20, 0x00	; 0
     580:	50 e0       	ldi	r21, 0x00	; 0
     582:	be 01       	movw	r22, r28
     584:	6f 5f       	subi	r22, 0xFF	; 255
     586:	7f 4f       	sbci	r23, 0xFF	; 255
     588:	80 ec       	ldi	r24, 0xC0	; 192
     58a:	98 e0       	ldi	r25, 0x08	; 8
     58c:	0e 94 66 04 	call	0x8cc	; 0x8cc <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     590:	f8 01       	movw	r30, r16
     592:	f5 82       	std	Z+5, r15	; 0x05
	
	gpio_set_out(&PORTC, DIGIPOT_AMP_CS_PIN_gm, 1);
}
     594:	0f 90       	pop	r0
     596:	0f 90       	pop	r0
     598:	df 91       	pop	r29
     59a:	cf 91       	pop	r28
     59c:	1f 91       	pop	r17
     59e:	0f 91       	pop	r16
     5a0:	ff 90       	pop	r15
     5a2:	08 95       	ret

000005a4 <pot_wiperpos_get>:
	
	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
}

//Read the wiper position (0 - 1023) of the potentiometer which has its CS pin connected to pot_cs_pin.
uint16_t pot_wiperpos_get(uint8_t pot_cs_pin){
     5a4:	ef 92       	push	r14
     5a6:	ff 92       	push	r15
     5a8:	1f 93       	push	r17
     5aa:	cf 93       	push	r28
     5ac:	df 93       	push	r29
     5ae:	00 d0       	rcall	.+0      	; 0x5b0 <pot_wiperpos_get+0xc>
     5b0:	00 d0       	rcall	.+0      	; 0x5b2 <pot_wiperpos_get+0xe>
     5b2:	cd b7       	in	r28, 0x3d	; 61
     5b4:	de b7       	in	r29, 0x3e	; 62
     5b6:	18 2f       	mov	r17, r24
	else port->OUTCLR = pin;
     5b8:	0f 2e       	mov	r0, r31
     5ba:	f0 e4       	ldi	r31, 0x40	; 64
     5bc:	ef 2e       	mov	r14, r31
     5be:	f6 e0       	ldi	r31, 0x06	; 6
     5c0:	ff 2e       	mov	r15, r31
     5c2:	f0 2d       	mov	r31, r0
     5c4:	f7 01       	movw	r30, r14
     5c6:	86 83       	std	Z+6, r24	; 0x06
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS

	uint16_t returnable = -1;
     5c8:	8f ef       	ldi	r24, 0xFF	; 255
     5ca:	9f ef       	ldi	r25, 0xFF	; 255
     5cc:	89 83       	std	Y+1, r24	; 0x01
     5ce:	9a 83       	std	Y+2, r25	; 0x02
	uint16_t command = 0b00100000000000;
     5d0:	80 e0       	ldi	r24, 0x00	; 0
     5d2:	98 e0       	ldi	r25, 0x08	; 8
     5d4:	8b 83       	std	Y+3, r24	; 0x03
     5d6:	9c 83       	std	Y+4, r25	; 0x04
	//uint16_t command = 0x2000;
	spi_txrx(&SPIC, &command, NULL, 2);
     5d8:	22 e0       	ldi	r18, 0x02	; 2
     5da:	30 e0       	ldi	r19, 0x00	; 0
     5dc:	40 e0       	ldi	r20, 0x00	; 0
     5de:	50 e0       	ldi	r21, 0x00	; 0
     5e0:	be 01       	movw	r22, r28
     5e2:	6d 5f       	subi	r22, 0xFD	; 253
     5e4:	7f 4f       	sbci	r23, 0xFF	; 255
     5e6:	80 ec       	ldi	r24, 0xC0	; 192
     5e8:	98 e0       	ldi	r25, 0x08	; 8
     5ea:	0e 94 66 04 	call	0x8cc	; 0x8cc <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     5ee:	f7 01       	movw	r30, r14
     5f0:	15 83       	std	Z+5, r17	; 0x05

	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS

	uint16_t zeroes = 0b0000000000000000;
     5f2:	1d 82       	std	Y+5, r1	; 0x05
     5f4:	1e 82       	std	Y+6, r1	; 0x06
	else port->OUTCLR = pin;
     5f6:	16 83       	std	Z+6, r17	; 0x06
	
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS
	spi_txrx(&SPIC, &zeroes, &returnable, 2);
     5f8:	22 e0       	ldi	r18, 0x02	; 2
     5fa:	30 e0       	ldi	r19, 0x00	; 0
     5fc:	ae 01       	movw	r20, r28
     5fe:	4f 5f       	subi	r20, 0xFF	; 255
     600:	5f 4f       	sbci	r21, 0xFF	; 255
     602:	be 01       	movw	r22, r28
     604:	6b 5f       	subi	r22, 0xFB	; 251
     606:	7f 4f       	sbci	r23, 0xFF	; 255
     608:	80 ec       	ldi	r24, 0xC0	; 192
     60a:	98 e0       	ldi	r25, 0x08	; 8
     60c:	0e 94 66 04 	call	0x8cc	; 0x8cc <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     610:	f7 01       	movw	r30, r14
     612:	15 83       	std	Z+5, r17	; 0x05
	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
	
	pot_high_impedance_sdo(pot_cs_pin); //Make it happen
     614:	81 2f       	mov	r24, r17
     616:	0e 94 43 02 	call	0x486	; 0x486 <pot_high_impedance_sdo>
	
	//printf("returnable: %d \n\r", returnable);
	return returnable;
}
     61a:	89 81       	ldd	r24, Y+1	; 0x01
     61c:	9a 81       	ldd	r25, Y+2	; 0x02
     61e:	26 96       	adiw	r28, 0x06	; 6
     620:	cd bf       	out	0x3d, r28	; 61
     622:	de bf       	out	0x3e, r29	; 62
     624:	df 91       	pop	r29
     626:	cf 91       	pop	r28
     628:	1f 91       	pop	r17
     62a:	ff 90       	pop	r15
     62c:	ef 90       	pop	r14
     62e:	08 95       	ret

00000630 <pot_wiperpos_set>:

//Write the wiper position (0 - 1023) of the potentiometer which has its CS pin connected to pot_cs_pin.
void pot_wiperpos_set(uint8_t pot_cs_pin, uint16_t pos){
     630:	ef 92       	push	r14
     632:	ff 92       	push	r15
     634:	1f 93       	push	r17
     636:	cf 93       	push	r28
     638:	df 93       	push	r29
     63a:	1f 92       	push	r1
     63c:	1f 92       	push	r1
     63e:	cd b7       	in	r28, 0x3d	; 61
     640:	de b7       	in	r29, 0x3e	; 62
     642:	18 2f       	mov	r17, r24
	else port->OUTCLR = pin;
     644:	0f 2e       	mov	r0, r31
     646:	f0 e4       	ldi	r31, 0x40	; 64
     648:	ef 2e       	mov	r14, r31
     64a:	f6 e0       	ldi	r31, 0x06	; 6
     64c:	ff 2e       	mov	r15, r31
     64e:	f0 2d       	mov	r31, r0
     650:	f7 01       	movw	r30, r14
     652:	86 83       	std	Z+6, r24	; 0x06
	gpio_set_out(&PORTC, pot_cs_pin, 0); //Pull down CS

	uint16_t command = 0b00010000000000 | pos;
     654:	74 60       	ori	r23, 0x04	; 4
     656:	69 83       	std	Y+1, r22	; 0x01
     658:	7a 83       	std	Y+2, r23	; 0x02
	spi_txrx(&SPIC, &command , NULL, 2);
     65a:	22 e0       	ldi	r18, 0x02	; 2
     65c:	30 e0       	ldi	r19, 0x00	; 0
     65e:	40 e0       	ldi	r20, 0x00	; 0
     660:	50 e0       	ldi	r21, 0x00	; 0
     662:	be 01       	movw	r22, r28
     664:	6f 5f       	subi	r22, 0xFF	; 255
     666:	7f 4f       	sbci	r23, 0xFF	; 255
     668:	80 ec       	ldi	r24, 0xC0	; 192
     66a:	98 e0       	ldi	r25, 0x08	; 8
     66c:	0e 94 66 04 	call	0x8cc	; 0x8cc <spi_txrx>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     670:	f7 01       	movw	r30, r14
     672:	15 83       	std	Z+5, r17	; 0x05

	gpio_set_out(&PORTC, pot_cs_pin, 1); //Pull up CS
	
	pot_high_impedance_sdo(pot_cs_pin);
     674:	81 2f       	mov	r24, r17
     676:	0e 94 43 02 	call	0x486	; 0x486 <pot_high_impedance_sdo>
	
	//printf("hullo");
}
     67a:	0f 90       	pop	r0
     67c:	0f 90       	pop	r0
     67e:	df 91       	pop	r29
     680:	cf 91       	pop	r28
     682:	1f 91       	pop	r17
     684:	ff 90       	pop	r15
     686:	ef 90       	pop	r14
     688:	08 95       	ret

0000068a <gpio_set_mode>:
#include <stdint.h>
#include <avr/io.h>

//Set the specified pin on the specified port to be in output (1) or input (0) mode.
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in){
  if(out_or_in) port->DIRSET = pin;
     68a:	44 23       	and	r20, r20
     68c:	19 f0       	breq	.+6      	; 0x694 <gpio_set_mode+0xa>
     68e:	fc 01       	movw	r30, r24
     690:	61 83       	std	Z+1, r22	; 0x01
     692:	08 95       	ret
  else port->DIRCLR = pin;
     694:	fc 01       	movw	r30, r24
     696:	62 83       	std	Z+2, r22	; 0x02
     698:	08 95       	ret

0000069a <led_init>:
	}
};

//Setup all of the LEDs so they are in output mode and off.
void led_init(){
	gpio_set_mode(&PORTC, LED_GREEN_bm, 1);
     69a:	41 e0       	ldi	r20, 0x01	; 1
     69c:	61 e0       	ldi	r22, 0x01	; 1
     69e:	80 e4       	ldi	r24, 0x40	; 64
     6a0:	96 e0       	ldi	r25, 0x06	; 6
     6a2:	0e 94 45 03 	call	0x68a	; 0x68a <gpio_set_mode>
	gpio_set_mode(&PORTC, LED_YELLOW_bm, 1);
     6a6:	41 e0       	ldi	r20, 0x01	; 1
     6a8:	62 e0       	ldi	r22, 0x02	; 2
     6aa:	80 e4       	ldi	r24, 0x40	; 64
     6ac:	96 e0       	ldi	r25, 0x06	; 6
     6ae:	0e 94 45 03 	call	0x68a	; 0x68a <gpio_set_mode>
	gpio_set_mode(&PORTC, LED_RED_bm, 1);
     6b2:	41 e0       	ldi	r20, 0x01	; 1
     6b4:	64 e0       	ldi	r22, 0x04	; 4
     6b6:	80 e4       	ldi	r24, 0x40	; 64
     6b8:	96 e0       	ldi	r25, 0x06	; 6
     6ba:	0e 94 45 03 	call	0x68a	; 0x68a <gpio_set_mode>
     6be:	e0 e4       	ldi	r30, 0x40	; 64
     6c0:	f6 e0       	ldi	r31, 0x06	; 6
     6c2:	81 e0       	ldi	r24, 0x01	; 1
     6c4:	85 83       	std	Z+5, r24	; 0x05
     6c6:	82 e0       	ldi	r24, 0x02	; 2
     6c8:	85 83       	std	Z+5, r24	; 0x05
     6ca:	84 e0       	ldi	r24, 0x04	; 4
     6cc:	85 83       	std	Z+5, r24	; 0x05
     6ce:	08 95       	ret

000006d0 <led_on>:
	else port->OUTCLR = pin;
     6d0:	80 93 46 06 	sts	0x0646, r24
     6d4:	08 95       	ret

000006d6 <led_toggle>:
}

//If the specified pin on the specified port is in output mode, toggle the pinâ€™s state (if 1 then 0, if 0 then 1).
inline void gpio_toggle_out(PORT_t* port, uint8_t pin){
	port->OUTTGL=pin;
     6d6:	80 93 47 06 	sts	0x0647, r24
     6da:	08 95       	ret

000006dc <main>:
volatile uint32_t globalTime;
uint32_t lastTime;

int main(void)
{
	sei();
     6dc:	78 94       	sei
	PMIC.CTRL = PMIC.CTRL | 0b111;
     6de:	e0 ea       	ldi	r30, 0xA0	; 160
     6e0:	f0 e0       	ldi	r31, 0x00	; 0
     6e2:	82 81       	ldd	r24, Z+2	; 0x02
     6e4:	87 60       	ori	r24, 0x07	; 7
     6e6:	82 83       	std	Z+2, r24	; 0x02

	led_init();
     6e8:	0e 94 4d 03 	call	0x69a	; 0x69a <led_init>
	blink_init();	
     6ec:	0e 94 4f 01 	call	0x29e	; 0x29e <blink_init>
	clock_switch_to_ext_crystal();
     6f0:	0e 94 33 02 	call	0x466	; 0x466 <clock_switch_to_ext_crystal>
	uart_init();
     6f4:	0e 94 eb 04 	call	0x9d6	; 0x9d6 <uart_init>
	stdinout_init();
     6f8:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <stdinout_init>
	digipot_init();
     6fc:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <digipot_init>
	adc_init();
     700:	0e 94 25 01 	call	0x24a	; 0x24a <adc_init>
	
	blink_set(LED_YELLOW_bm, 200);
     704:	68 ec       	ldi	r22, 0xC8	; 200
     706:	70 e0       	ldi	r23, 0x00	; 0
     708:	82 e0       	ldi	r24, 0x02	; 2
     70a:	0e 94 b4 01 	call	0x368	; 0x368 <blink_set>
	
	setupAmplifier();
     70e:	0e 94 98 03 	call	0x730	; 0x730 <setupAmplifier>
	setupAntiAliasingFilter();
     712:	0e 94 15 04 	call	0x82a	; 0x82a <setupAntiAliasingFilter>
	
	//Main Loop
	
	blink_set(LED_YELLOW_bm, 0);
     716:	60 e0       	ldi	r22, 0x00	; 0
     718:	70 e0       	ldi	r23, 0x00	; 0
     71a:	82 e0       	ldi	r24, 0x02	; 2
     71c:	0e 94 b4 01 	call	0x368	; 0x368 <blink_set>
	blink_set(LED_GREEN_bm, 200);	
     720:	68 ec       	ldi	r22, 0xC8	; 200
     722:	70 e0       	ldi	r23, 0x00	; 0
     724:	81 e0       	ldi	r24, 0x01	; 1
     726:	0e 94 b4 01 	call	0x368	; 0x368 <blink_set>
	while (1) {	
		blinkAndSample();
     72a:	0e 94 1b 04 	call	0x836	; 0x836 <blinkAndSample>
    }
     72e:	fd cf       	rjmp	.-6      	; 0x72a <main+0x4e>

00000730 <setupAmplifier>:
volatile uint8_t checkBlink;
volatile uint8_t finishedPrinting;
volatile uint8_t timerFlag;
uint16_t numSamples;

void setupAmplifier(){
     730:	8f 92       	push	r8
     732:	9f 92       	push	r9
     734:	af 92       	push	r10
     736:	bf 92       	push	r11
     738:	cf 92       	push	r12
     73a:	df 92       	push	r13
     73c:	ef 92       	push	r14
     73e:	ff 92       	push	r15
	//pot_wiperpos_set(DIGIPOT_AMP_CS_PIN_gm, 1023);
	//Part 2, inputting desired gain
	printf("Enter your desired amplifier gain:\n");
     740:	8e e0       	ldi	r24, 0x0E	; 14
     742:	90 e2       	ldi	r25, 0x20	; 32
     744:	0e 94 d6 06 	call	0xdac	; 0xdac <puts>
	//pot_wiperpos_get(DIGIPOT_AMP_CS_PIN_gm);
	//printf("Enter your desired resistance in Ohms... \n");
	char* responseString;
	gets(responseString);
     748:	e1 2c       	mov	r14, r1
     74a:	f1 2c       	mov	r15, r1
     74c:	c7 01       	movw	r24, r14
     74e:	0e 94 92 06 	call	0xd24	; 0xd24 <gets>
	long desiredGain = strtol(responseString, NULL, 10);
     752:	4a e0       	ldi	r20, 0x0A	; 10
     754:	50 e0       	ldi	r21, 0x00	; 0
     756:	60 e0       	ldi	r22, 0x00	; 0
     758:	70 e0       	ldi	r23, 0x00	; 0
     75a:	c7 01       	movw	r24, r14
     75c:	0e 94 5e 05 	call	0xabc	; 0xabc <strtol>
	long desiredResistance = 100000/(desiredGain - 1);
     760:	9b 01       	movw	r18, r22
     762:	ac 01       	movw	r20, r24
     764:	21 50       	subi	r18, 0x01	; 1
     766:	31 09       	sbc	r19, r1
     768:	41 09       	sbc	r20, r1
     76a:	51 09       	sbc	r21, r1
     76c:	0f 2e       	mov	r0, r31
     76e:	f0 ea       	ldi	r31, 0xA0	; 160
     770:	8f 2e       	mov	r8, r31
     772:	f6 e8       	ldi	r31, 0x86	; 134
     774:	9f 2e       	mov	r9, r31
     776:	aa 24       	eor	r10, r10
     778:	a3 94       	inc	r10
     77a:	b1 2c       	mov	r11, r1
     77c:	f0 2d       	mov	r31, r0
     77e:	c5 01       	movw	r24, r10
     780:	b4 01       	movw	r22, r8
     782:	0e 94 03 05 	call	0xa06	; 0xa06 <__divmodsi4>
     786:	69 01       	movw	r12, r18
     788:	7a 01       	movw	r14, r20
	//long desiredResistance = strtol(responseString, NULL, 10);
	printf("\t You requested %ld ohms.\n",desiredResistance);
     78a:	ff 92       	push	r15
     78c:	ef 92       	push	r14
     78e:	df 92       	push	r13
     790:	2f 93       	push	r18
     792:	81 e3       	ldi	r24, 0x31	; 49
     794:	90 e2       	ldi	r25, 0x20	; 32
     796:	9f 93       	push	r25
     798:	8f 93       	push	r24
     79a:	0e 94 bc 06 	call	0xd78	; 0xd78 <printf>
	uint16_t toSend = ((desiredResistance*1024)/100000)-1;
     79e:	c7 01       	movw	r24, r14
     7a0:	b6 01       	movw	r22, r12
     7a2:	05 2e       	mov	r0, r21
     7a4:	5a e0       	ldi	r21, 0x0A	; 10
     7a6:	66 0f       	add	r22, r22
     7a8:	77 1f       	adc	r23, r23
     7aa:	88 1f       	adc	r24, r24
     7ac:	99 1f       	adc	r25, r25
     7ae:	5a 95       	dec	r21
     7b0:	d1 f7       	brne	.-12     	; 0x7a6 <setupAmplifier+0x76>
     7b2:	50 2d       	mov	r21, r0
     7b4:	a5 01       	movw	r20, r10
     7b6:	94 01       	movw	r18, r8
     7b8:	0e 94 03 05 	call	0xa06	; 0xa06 <__divmodsi4>
     7bc:	b9 01       	movw	r22, r18
     7be:	61 50       	subi	r22, 0x01	; 1
     7c0:	71 09       	sbc	r23, r1
	pot_wiperpos_set(DIGIPOT_AMP_CS_PIN_gm, toSend);
     7c2:	88 e0       	ldi	r24, 0x08	; 8
     7c4:	0e 94 18 03 	call	0x630	; 0x630 <pot_wiperpos_set>
	uint16_t actualValue = pot_wiperpos_get(DIGIPOT_AMP_CS_PIN_gm);
     7c8:	88 e0       	ldi	r24, 0x08	; 8
     7ca:	0e 94 d2 02 	call	0x5a4	; 0x5a4 <pot_wiperpos_get>
	printf("\t The best I can give is %ld.\n", (((uint32_t)actualValue)*100000/1024)+100);
     7ce:	dc 01       	movw	r26, r24
     7d0:	20 ea       	ldi	r18, 0xA0	; 160
     7d2:	36 e8       	ldi	r19, 0x86	; 134
     7d4:	41 e0       	ldi	r20, 0x01	; 1
     7d6:	50 e0       	ldi	r21, 0x00	; 0
     7d8:	0e 94 22 05 	call	0xa44	; 0xa44 <__muluhisi3>
     7dc:	dc 01       	movw	r26, r24
     7de:	cb 01       	movw	r24, r22
     7e0:	07 2e       	mov	r0, r23
     7e2:	7a e0       	ldi	r23, 0x0A	; 10
     7e4:	b6 95       	lsr	r27
     7e6:	a7 95       	ror	r26
     7e8:	97 95       	ror	r25
     7ea:	87 95       	ror	r24
     7ec:	7a 95       	dec	r23
     7ee:	d1 f7       	brne	.-12     	; 0x7e4 <setupAmplifier+0xb4>
     7f0:	70 2d       	mov	r23, r0
     7f2:	8c 59       	subi	r24, 0x9C	; 156
     7f4:	9f 4f       	sbci	r25, 0xFF	; 255
     7f6:	af 4f       	sbci	r26, 0xFF	; 255
     7f8:	bf 4f       	sbci	r27, 0xFF	; 255
     7fa:	bf 93       	push	r27
     7fc:	af 93       	push	r26
     7fe:	9f 93       	push	r25
     800:	8f 93       	push	r24
     802:	8c e4       	ldi	r24, 0x4C	; 76
     804:	90 e2       	ldi	r25, 0x20	; 32
     806:	9f 93       	push	r25
     808:	8f 93       	push	r24
     80a:	0e 94 bc 06 	call	0xd78	; 0xd78 <printf>
     80e:	8d b7       	in	r24, 0x3d	; 61
     810:	9e b7       	in	r25, 0x3e	; 62
     812:	0c 96       	adiw	r24, 0x0c	; 12
     814:	8d bf       	out	0x3d, r24	; 61
     816:	9e bf       	out	0x3e, r25	; 62
}
     818:	ff 90       	pop	r15
     81a:	ef 90       	pop	r14
     81c:	df 90       	pop	r13
     81e:	cf 90       	pop	r12
     820:	bf 90       	pop	r11
     822:	af 90       	pop	r10
     824:	9f 90       	pop	r9
     826:	8f 90       	pop	r8
     828:	08 95       	ret

0000082a <setupAntiAliasingFilter>:
		// This digipot is FILPOT, another digipot soldered onto your board in this project.
		//Omegacutoff = 1/RC = 500Hz; RC = 1/500
		//C = 10uF -> R = 200;
		long desiredResistance = 200;
		uint16_t toSend = ((desiredResistance*1024)/100000)-1;
		pot_wiperpos_set(DIGIPOT_AMP_CS_PIN_gm, toSend);
     82a:	61 e0       	ldi	r22, 0x01	; 1
     82c:	70 e0       	ldi	r23, 0x00	; 0
     82e:	88 e0       	ldi	r24, 0x08	; 8
     830:	0e 94 18 03 	call	0x630	; 0x630 <pot_wiperpos_set>
     834:	08 95       	ret

00000836 <blinkAndSample>:
	
	//Set back voltage and current inputs
}

void blinkAndSample(){
	if(timerFlag == 1){
     836:	80 91 ae 20 	lds	r24, 0x20AE
     83a:	81 30       	cpi	r24, 0x01	; 1
     83c:	09 f0       	breq	.+2      	; 0x840 <blinkAndSample+0xa>
     83e:	45 c0       	rjmp	.+138    	; 0x8ca <blinkAndSample+0x94>
		if(checkBlink >= 5) {
     840:	80 91 a7 20 	lds	r24, 0x20A7
     844:	85 30       	cpi	r24, 0x05	; 5
     846:	20 f0       	brcs	.+8      	; 0x850 <blinkAndSample+0x1a>
			blink_ms_timer_update();
     848:	0e 94 c4 01 	call	0x388	; 0x388 <blink_ms_timer_update>
			checkBlink = 0;
     84c:	10 92 a7 20 	sts	0x20A7, r1
		}
		while(ADCB.INTFLAGS != 0b11); // do nothing while still sampling
     850:	e0 e4       	ldi	r30, 0x40	; 64
     852:	f2 e0       	ldi	r31, 0x02	; 2
     854:	86 81       	ldd	r24, Z+6	; 0x06
     856:	83 30       	cpi	r24, 0x03	; 3
     858:	e9 f7       	brne	.-6      	; 0x854 <blinkAndSample+0x1e>
		//Print raw samples over usartRINT
		current = ADCB_CH0_RES;
     85a:	80 91 64 02 	lds	r24, 0x0264
     85e:	90 91 65 02 	lds	r25, 0x0265
     862:	80 93 af 20 	sts	0x20AF, r24
     866:	90 93 b0 20 	sts	0x20B0, r25
		voltage = ADCB_CH1_RES;
     86a:	80 91 6c 02 	lds	r24, 0x026C
     86e:	90 91 6d 02 	lds	r25, 0x026D
     872:	80 93 a8 20 	sts	0x20A8, r24
     876:	90 93 a9 20 	sts	0x20A9, r25
		printf(current);
     87a:	80 91 af 20 	lds	r24, 0x20AF
     87e:	90 91 b0 20 	lds	r25, 0x20B0
     882:	9f 93       	push	r25
     884:	8f 93       	push	r24
     886:	0e 94 bc 06 	call	0xd78	; 0xd78 <printf>
		printf(" ");
     88a:	80 e2       	ldi	r24, 0x20	; 32
     88c:	90 e0       	ldi	r25, 0x00	; 0
     88e:	0e 94 d0 06 	call	0xda0	; 0xda0 <putchar>
		printf(voltage);
     892:	80 91 a8 20 	lds	r24, 0x20A8
     896:	90 91 a9 20 	lds	r25, 0x20A9
     89a:	9f 93       	push	r25
     89c:	8f 93       	push	r24
     89e:	0e 94 bc 06 	call	0xd78	; 0xd78 <printf>
		printf("\n");
     8a2:	8a e0       	ldi	r24, 0x0A	; 10
     8a4:	90 e0       	ldi	r25, 0x00	; 0
     8a6:	0e 94 d0 06 	call	0xda0	; 0xda0 <putchar>
		finishedPrinting = 0b1;
     8aa:	81 e0       	ldi	r24, 0x01	; 1
     8ac:	80 93 a6 20 	sts	0x20A6, r24
		numSamples++;
     8b0:	80 91 b6 20 	lds	r24, 0x20B6
     8b4:	90 91 b7 20 	lds	r25, 0x20B7
     8b8:	01 96       	adiw	r24, 0x01	; 1
     8ba:	80 93 b6 20 	sts	0x20B6, r24
     8be:	90 93 b7 20 	sts	0x20B7, r25
     8c2:	0f 90       	pop	r0
     8c4:	0f 90       	pop	r0
     8c6:	0f 90       	pop	r0
     8c8:	0f 90       	pop	r0
     8ca:	08 95       	ret

000008cc <spi_txrx>:
#include <avr/io.h>
#include <stdint.h>
#include <stdio.h>

void spi_txrx(SPI_t* spi, void* txd, void* rxd, uint16_t len){	
     8cc:	cf 93       	push	r28
     8ce:	df 93       	push	r29
     8d0:	fc 01       	movw	r30, r24
	
	// Case, want to both send and receive
	if(rxd != NULL && txd != NULL){
     8d2:	41 15       	cp	r20, r1
     8d4:	51 05       	cpc	r21, r1
     8d6:	c1 f0       	breq	.+48     	; 0x908 <spi_txrx+0x3c>
     8d8:	61 15       	cp	r22, r1
     8da:	71 05       	cpc	r23, r1
     8dc:	31 f1       	breq	.+76     	; 0x92a <spi_txrx+0x5e>
		for(int i = len-1; i >= 0; i--){
     8de:	d9 01       	movw	r26, r18
     8e0:	11 97       	sbiw	r26, 0x01	; 1
     8e2:	92 f1       	brmi	.+100    	; 0x948 <spi_txrx+0x7c>
     8e4:	62 0f       	add	r22, r18
     8e6:	73 1f       	adc	r23, r19
     8e8:	24 0f       	add	r18, r20
     8ea:	35 1f       	adc	r19, r21
			spi->DATA = ((uint8_t*)txd)[i];
     8ec:	eb 01       	movw	r28, r22
     8ee:	8a 91       	ld	r24, -Y
     8f0:	be 01       	movw	r22, r28
     8f2:	83 83       	std	Z+3, r24	; 0x03
			
			while(spi->STATUS == 0){
     8f4:	92 81       	ldd	r25, Z+2	; 0x02
     8f6:	99 23       	and	r25, r25
     8f8:	e9 f3       	breq	.-6      	; 0x8f4 <spi_txrx+0x28>
			}
			((uint8_t*)rxd)[i] = spi->DATA;
     8fa:	83 81       	ldd	r24, Z+3	; 0x03
     8fc:	e9 01       	movw	r28, r18
     8fe:	8a 93       	st	-Y, r24
     900:	9e 01       	movw	r18, r28

void spi_txrx(SPI_t* spi, void* txd, void* rxd, uint16_t len){	
	
	// Case, want to both send and receive
	if(rxd != NULL && txd != NULL){
		for(int i = len-1; i >= 0; i--){
     902:	11 97       	sbiw	r26, 0x01	; 1
     904:	9a f7       	brpl	.-26     	; 0x8ec <spi_txrx+0x20>
     906:	20 c0       	rjmp	.+64     	; 0x948 <spi_txrx+0x7c>
		}
	}
	
	//Case, just want to send
	else if(rxd == NULL){
		for(int i = len-1; i >= 0; i--){
     908:	a9 01       	movw	r20, r18
     90a:	41 50       	subi	r20, 0x01	; 1
     90c:	51 09       	sbc	r21, r1
     90e:	e2 f0       	brmi	.+56     	; 0x948 <spi_txrx+0x7c>
     910:	eb 01       	movw	r28, r22
     912:	c2 0f       	add	r28, r18
     914:	d3 1f       	adc	r29, r19
			//printf("--> %d \n\r",((uint8_t*)txd)[i]);
			spi->DATA = ((uint8_t*)txd)[i];
     916:	8a 91       	ld	r24, -Y
     918:	83 83       	std	Z+3, r24	; 0x03
			
			while(spi->STATUS == 0){
     91a:	82 81       	ldd	r24, Z+2	; 0x02
     91c:	88 23       	and	r24, r24
     91e:	e9 f3       	breq	.-6      	; 0x91a <spi_txrx+0x4e>
			}
			
			spi->DATA;
     920:	83 81       	ldd	r24, Z+3	; 0x03
		}
	}
	
	//Case, just want to send
	else if(rxd == NULL){
		for(int i = len-1; i >= 0; i--){
     922:	41 50       	subi	r20, 0x01	; 1
     924:	51 09       	sbc	r21, r1
     926:	ba f7       	brpl	.-18     	; 0x916 <spi_txrx+0x4a>
     928:	0f c0       	rjmp	.+30     	; 0x948 <spi_txrx+0x7c>
		}
	}
	
	//Case, just want to receive
	else if(txd == NULL){
		for(int i = 0; i < len; i++){
     92a:	21 15       	cp	r18, r1
     92c:	31 05       	cpc	r19, r1
     92e:	61 f0       	breq	.+24     	; 0x948 <spi_txrx+0x7c>
     930:	da 01       	movw	r26, r20
     932:	24 0f       	add	r18, r20
     934:	35 1f       	adc	r19, r21
			spi->DATA = 0x0;
     936:	13 82       	std	Z+3, r1	; 0x03
			((uint8_t*)rxd)[i] = spi->DATA;
     938:	83 81       	ldd	r24, Z+3	; 0x03
     93a:	8d 93       	st	X+, r24
			while(spi->STATUS == 0){
     93c:	82 81       	ldd	r24, Z+2	; 0x02
     93e:	88 23       	and	r24, r24
     940:	e9 f3       	breq	.-6      	; 0x93c <spi_txrx+0x70>
		}
	}
	
	//Case, just want to receive
	else if(txd == NULL){
		for(int i = 0; i < len; i++){
     942:	a2 17       	cp	r26, r18
     944:	b3 07       	cpc	r27, r19
     946:	b9 f7       	brne	.-18     	; 0x936 <spi_txrx+0x6a>
			while(spi->STATUS == 0){
			}
		}
	}

}
     948:	df 91       	pop	r29
     94a:	cf 91       	pop	r28
     94c:	08 95       	ret

0000094e <uart_putchar>:
//Configure the USART D0 peripheral to operate at 1 Mbit/s baud, with 8 bit characters, one start bit and one stop bit, and no parity bits.
void uart_init();

//Transmit the specified byte called data over the UART bus. This function will complete when the byte has been fully transmitted.
inline void uart_tx_byte(uint8_t data){
  while(!(USARTD0.STATUS & USART_DREIF_bm)){} //Pause until ReadyToSend bit goes high
     94e:	e0 ea       	ldi	r30, 0xA0	; 160
     950:	f9 e0       	ldi	r31, 0x09	; 9
     952:	91 81       	ldd	r25, Z+1	; 0x01
     954:	95 ff       	sbrs	r25, 5
     956:	fd cf       	rjmp	.-6      	; 0x952 <uart_putchar+0x4>
  USARTD0.DATA = data;
     958:	80 93 a0 09 	sts	0x09A0, r24
  while(!(USARTD0.STATUS & USART_TXCIF_bm)){} //Pause until Done Sending bit goes high
     95c:	e0 ea       	ldi	r30, 0xA0	; 160
     95e:	f9 e0       	ldi	r31, 0x09	; 9
     960:	91 81       	ldd	r25, Z+1	; 0x01
     962:	96 ff       	sbrs	r25, 6
     964:	fd cf       	rjmp	.-6      	; 0x960 <uart_putchar+0x12>
#include "uart.h"
#include <stdio.h>

int uart_putchar(char c, FILE* stream){
	uart_tx_byte(c);
	if(c == '\n') uart_tx_byte('\r');
     966:	8a 30       	cpi	r24, 0x0A	; 10
     968:	69 f4       	brne	.+26     	; 0x984 <uart_putchar+0x36>
//Configure the USART D0 peripheral to operate at 1 Mbit/s baud, with 8 bit characters, one start bit and one stop bit, and no parity bits.
void uart_init();

//Transmit the specified byte called data over the UART bus. This function will complete when the byte has been fully transmitted.
inline void uart_tx_byte(uint8_t data){
  while(!(USARTD0.STATUS & USART_DREIF_bm)){} //Pause until ReadyToSend bit goes high
     96a:	e0 ea       	ldi	r30, 0xA0	; 160
     96c:	f9 e0       	ldi	r31, 0x09	; 9
     96e:	81 81       	ldd	r24, Z+1	; 0x01
     970:	85 ff       	sbrs	r24, 5
     972:	fd cf       	rjmp	.-6      	; 0x96e <uart_putchar+0x20>
  USARTD0.DATA = data;
     974:	8d e0       	ldi	r24, 0x0D	; 13
     976:	80 93 a0 09 	sts	0x09A0, r24
  while(!(USARTD0.STATUS & USART_TXCIF_bm)){} //Pause until Done Sending bit goes high
     97a:	e0 ea       	ldi	r30, 0xA0	; 160
     97c:	f9 e0       	ldi	r31, 0x09	; 9
     97e:	81 81       	ldd	r24, Z+1	; 0x01
     980:	86 ff       	sbrs	r24, 6
     982:	fd cf       	rjmp	.-6      	; 0x97e <uart_putchar+0x30>
	return 0;
}
     984:	80 e0       	ldi	r24, 0x00	; 0
     986:	90 e0       	ldi	r25, 0x00	; 0
     988:	08 95       	ret

0000098a <uart_getchar>:
}
  
//Receive the specified byte called data over the UART bus. This function will complete when one byte has been fully received.
inline uint8_t uart_rx_byte(){
  while(!(USARTD0.STATUS & USART_RXCIF_bm)){} //Pause until data ready bit goes high
     98a:	e0 ea       	ldi	r30, 0xA0	; 160
     98c:	f9 e0       	ldi	r31, 0x09	; 9
     98e:	81 81       	ldd	r24, Z+1	; 0x01
     990:	88 23       	and	r24, r24
     992:	ec f7       	brge	.-6      	; 0x98e <uart_getchar+0x4>
  return USARTD0.DATA;
     994:	80 91 a0 09 	lds	r24, 0x09A0

int uart_getchar(FILE* stream){
	char c = uart_rx_byte();
	return (c == '\r') ? '\n' : c;
     998:	8d 30       	cpi	r24, 0x0D	; 13
     99a:	11 f0       	breq	.+4      	; 0x9a0 <uart_getchar+0x16>
     99c:	90 e0       	ldi	r25, 0x00	; 0
     99e:	08 95       	ret
     9a0:	8a e0       	ldi	r24, 0x0A	; 10
     9a2:	90 e0       	ldi	r25, 0x00	; 0
}
     9a4:	08 95       	ret

000009a6 <stdinout_init>:

void stdinout_init(){
	uart_init();
     9a6:	0e 94 eb 04 	call	0x9d6	; 0x9d6 <uart_init>

	static FILE uart_stream = FDEV_SETUP_STREAM(uart_putchar, uart_getchar, _FDEV_SETUP_RW);

	stdout = &uart_stream;
     9aa:	e8 eb       	ldi	r30, 0xB8	; 184
     9ac:	f0 e2       	ldi	r31, 0x20	; 32
     9ae:	80 e0       	ldi	r24, 0x00	; 0
     9b0:	90 e2       	ldi	r25, 0x20	; 32
     9b2:	82 83       	std	Z+2, r24	; 0x02
     9b4:	93 83       	std	Z+3, r25	; 0x03
	stdin = &uart_stream;
     9b6:	80 83       	st	Z, r24
     9b8:	91 83       	std	Z+1, r25	; 0x01
     9ba:	08 95       	ret

000009bc <timer_init>:
#include <stdint.h>
#include <avr/io.h>
#include "gpio.h"

//Setup the specified timer peripheral. Clear out any timer state and reset all counters. Set it to have the specified interrupt_level.
void timer_init(TC0_t* timer, uint8_t int_level){
     9bc:	fc 01       	movw	r30, r24
	timer->CTRLFSET = timer->CTRLFSET | 0b1000; //Executes reset command on CTRLFSet, see p179
     9be:	81 85       	ldd	r24, Z+9	; 0x09
     9c0:	88 60       	ori	r24, 0x08	; 8
     9c2:	81 87       	std	Z+9, r24	; 0x09
	timer->INTCTRLA = 0b1 & int_level; //Enables overflow interrupt. See p134.
     9c4:	61 70       	andi	r22, 0x01	; 1
     9c6:	66 83       	std	Z+6, r22	; 0x06
     9c8:	08 95       	ret

000009ca <timer_set>:
	setBit(timer->CTRLFSET, 0b1000, 1); //Executes restart command on CTRLFSet, see p179
}

//Takes in period as time in microseconds between every overflow interrupt.
void timer_set(TC0_t* timer, uint8_t prescaler, uint16_t period){
	timer->CTRLA = (0b00000111 & prescaler); //Set prescaler by setting lower 3 bits of CLKSel;
     9ca:	67 70       	andi	r22, 0x07	; 7
     9cc:	fc 01       	movw	r30, r24
     9ce:	60 83       	st	Z, r22
	timer->PER = period;
     9d0:	46 a3       	std	Z+38, r20	; 0x26
     9d2:	57 a3       	std	Z+39, r21	; 0x27
     9d4:	08 95       	ret

000009d6 <uart_init>:
#include "gpio.h"
#include <avr/io.h>
#include <stdio.h>

void uart_init(){
  gpio_set_mode(&PORTD, 0b100, 0);
     9d6:	40 e0       	ldi	r20, 0x00	; 0
     9d8:	64 e0       	ldi	r22, 0x04	; 4
     9da:	80 e6       	ldi	r24, 0x60	; 96
     9dc:	96 e0       	ldi	r25, 0x06	; 6
     9de:	0e 94 45 03 	call	0x68a	; 0x68a <gpio_set_mode>
  gpio_set_mode(&PORTD, 0b1000, 1);
     9e2:	41 e0       	ldi	r20, 0x01	; 1
     9e4:	68 e0       	ldi	r22, 0x08	; 8
     9e6:	80 e6       	ldi	r24, 0x60	; 96
     9e8:	96 e0       	ldi	r25, 0x06	; 6
     9ea:	0e 94 45 03 	call	0x68a	; 0x68a <gpio_set_mode>
void gpio_set_mode(PORT_t* port, uint8_t pin, uint8_t out_or_in);
//Set the specified pin on the specified port to be in output (1) or input (0) mode.

//If the specified pin on the specified port is in output mode, set the output of that pin to be on (1) or off (0).
inline void gpio_set_out(PORT_t* port, uint8_t pin, uint8_t on_or_off){
	if(on_or_off) port->OUTSET = pin;
     9ee:	88 e0       	ldi	r24, 0x08	; 8
     9f0:	80 93 65 06 	sts	0x0665, r24
  gpio_set_out(&PORTD, 0b1000, 1);
  USARTD0.CTRLB = 0b00011000; //Initialize UART
     9f4:	e0 ea       	ldi	r30, 0xA0	; 160
     9f6:	f9 e0       	ldi	r31, 0x09	; 9
     9f8:	88 e1       	ldi	r24, 0x18	; 24
     9fa:	84 83       	std	Z+4, r24	; 0x04
  USARTD0.CTRLC = 0b00000011; //Set UART start, stop, parity, # data bits
     9fc:	83 e0       	ldi	r24, 0x03	; 3
     9fe:	85 83       	std	Z+5, r24	; 0x05
  USARTD0.BAUDCTRLA = 0b00000000; //This and next line set baud rate to f_clk/16, or 1MHz
     a00:	16 82       	std	Z+6, r1	; 0x06
  USARTD0.BAUDCTRLB = 0b00000000;
     a02:	17 82       	std	Z+7, r1	; 0x07
     a04:	08 95       	ret

00000a06 <__divmodsi4>:
     a06:	05 2e       	mov	r0, r21
     a08:	97 fb       	bst	r25, 7
     a0a:	1e f4       	brtc	.+6      	; 0xa12 <__divmodsi4+0xc>
     a0c:	00 94       	com	r0
     a0e:	0e 94 1a 05 	call	0xa34	; 0xa34 <__negsi2>
     a12:	57 fd       	sbrc	r21, 7
     a14:	07 d0       	rcall	.+14     	; 0xa24 <__divmodsi4_neg2>
     a16:	0e 94 2d 05 	call	0xa5a	; 0xa5a <__udivmodsi4>
     a1a:	07 fc       	sbrc	r0, 7
     a1c:	03 d0       	rcall	.+6      	; 0xa24 <__divmodsi4_neg2>
     a1e:	4e f4       	brtc	.+18     	; 0xa32 <__divmodsi4_exit>
     a20:	0c 94 1a 05 	jmp	0xa34	; 0xa34 <__negsi2>

00000a24 <__divmodsi4_neg2>:
     a24:	50 95       	com	r21
     a26:	40 95       	com	r20
     a28:	30 95       	com	r19
     a2a:	21 95       	neg	r18
     a2c:	3f 4f       	sbci	r19, 0xFF	; 255
     a2e:	4f 4f       	sbci	r20, 0xFF	; 255
     a30:	5f 4f       	sbci	r21, 0xFF	; 255

00000a32 <__divmodsi4_exit>:
     a32:	08 95       	ret

00000a34 <__negsi2>:
     a34:	90 95       	com	r25
     a36:	80 95       	com	r24
     a38:	70 95       	com	r23
     a3a:	61 95       	neg	r22
     a3c:	7f 4f       	sbci	r23, 0xFF	; 255
     a3e:	8f 4f       	sbci	r24, 0xFF	; 255
     a40:	9f 4f       	sbci	r25, 0xFF	; 255
     a42:	08 95       	ret

00000a44 <__muluhisi3>:
     a44:	0e 94 4f 05 	call	0xa9e	; 0xa9e <__umulhisi3>
     a48:	a5 9f       	mul	r26, r21
     a4a:	90 0d       	add	r25, r0
     a4c:	b4 9f       	mul	r27, r20
     a4e:	90 0d       	add	r25, r0
     a50:	a4 9f       	mul	r26, r20
     a52:	80 0d       	add	r24, r0
     a54:	91 1d       	adc	r25, r1
     a56:	11 24       	eor	r1, r1
     a58:	08 95       	ret

00000a5a <__udivmodsi4>:
     a5a:	a1 e2       	ldi	r26, 0x21	; 33
     a5c:	1a 2e       	mov	r1, r26
     a5e:	aa 1b       	sub	r26, r26
     a60:	bb 1b       	sub	r27, r27
     a62:	fd 01       	movw	r30, r26
     a64:	0d c0       	rjmp	.+26     	; 0xa80 <__udivmodsi4_ep>

00000a66 <__udivmodsi4_loop>:
     a66:	aa 1f       	adc	r26, r26
     a68:	bb 1f       	adc	r27, r27
     a6a:	ee 1f       	adc	r30, r30
     a6c:	ff 1f       	adc	r31, r31
     a6e:	a2 17       	cp	r26, r18
     a70:	b3 07       	cpc	r27, r19
     a72:	e4 07       	cpc	r30, r20
     a74:	f5 07       	cpc	r31, r21
     a76:	20 f0       	brcs	.+8      	; 0xa80 <__udivmodsi4_ep>
     a78:	a2 1b       	sub	r26, r18
     a7a:	b3 0b       	sbc	r27, r19
     a7c:	e4 0b       	sbc	r30, r20
     a7e:	f5 0b       	sbc	r31, r21

00000a80 <__udivmodsi4_ep>:
     a80:	66 1f       	adc	r22, r22
     a82:	77 1f       	adc	r23, r23
     a84:	88 1f       	adc	r24, r24
     a86:	99 1f       	adc	r25, r25
     a88:	1a 94       	dec	r1
     a8a:	69 f7       	brne	.-38     	; 0xa66 <__udivmodsi4_loop>
     a8c:	60 95       	com	r22
     a8e:	70 95       	com	r23
     a90:	80 95       	com	r24
     a92:	90 95       	com	r25
     a94:	9b 01       	movw	r18, r22
     a96:	ac 01       	movw	r20, r24
     a98:	bd 01       	movw	r22, r26
     a9a:	cf 01       	movw	r24, r30
     a9c:	08 95       	ret

00000a9e <__umulhisi3>:
     a9e:	a2 9f       	mul	r26, r18
     aa0:	b0 01       	movw	r22, r0
     aa2:	b3 9f       	mul	r27, r19
     aa4:	c0 01       	movw	r24, r0
     aa6:	a3 9f       	mul	r26, r19
     aa8:	70 0d       	add	r23, r0
     aaa:	81 1d       	adc	r24, r1
     aac:	11 24       	eor	r1, r1
     aae:	91 1d       	adc	r25, r1
     ab0:	b2 9f       	mul	r27, r18
     ab2:	70 0d       	add	r23, r0
     ab4:	81 1d       	adc	r24, r1
     ab6:	11 24       	eor	r1, r1
     ab8:	91 1d       	adc	r25, r1
     aba:	08 95       	ret

00000abc <strtol>:
     abc:	2f 92       	push	r2
     abe:	3f 92       	push	r3
     ac0:	4f 92       	push	r4
     ac2:	5f 92       	push	r5
     ac4:	6f 92       	push	r6
     ac6:	7f 92       	push	r7
     ac8:	8f 92       	push	r8
     aca:	9f 92       	push	r9
     acc:	af 92       	push	r10
     ace:	bf 92       	push	r11
     ad0:	cf 92       	push	r12
     ad2:	df 92       	push	r13
     ad4:	ef 92       	push	r14
     ad6:	ff 92       	push	r15
     ad8:	0f 93       	push	r16
     ada:	1f 93       	push	r17
     adc:	cf 93       	push	r28
     ade:	df 93       	push	r29
     ae0:	5c 01       	movw	r10, r24
     ae2:	6b 01       	movw	r12, r22
     ae4:	7a 01       	movw	r14, r20
     ae6:	61 15       	cp	r22, r1
     ae8:	71 05       	cpc	r23, r1
     aea:	19 f0       	breq	.+6      	; 0xaf2 <strtol+0x36>
     aec:	fb 01       	movw	r30, r22
     aee:	80 83       	st	Z, r24
     af0:	91 83       	std	Z+1, r25	; 0x01
     af2:	e1 14       	cp	r14, r1
     af4:	f1 04       	cpc	r15, r1
     af6:	29 f0       	breq	.+10     	; 0xb02 <strtol+0x46>
     af8:	c7 01       	movw	r24, r14
     afa:	02 97       	sbiw	r24, 0x02	; 2
     afc:	83 97       	sbiw	r24, 0x23	; 35
     afe:	08 f0       	brcs	.+2      	; 0xb02 <strtol+0x46>
     b00:	f1 c0       	rjmp	.+482    	; 0xce4 <strtol+0x228>
     b02:	e5 01       	movw	r28, r10
     b04:	21 96       	adiw	r28, 0x01	; 1
     b06:	f5 01       	movw	r30, r10
     b08:	10 81       	ld	r17, Z
     b0a:	81 2f       	mov	r24, r17
     b0c:	90 e0       	ldi	r25, 0x00	; 0
     b0e:	0e 94 89 06 	call	0xd12	; 0xd12 <isspace>
     b12:	89 2b       	or	r24, r25
     b14:	11 f0       	breq	.+4      	; 0xb1a <strtol+0x5e>
     b16:	5e 01       	movw	r10, r28
     b18:	f4 cf       	rjmp	.-24     	; 0xb02 <strtol+0x46>
     b1a:	1d 32       	cpi	r17, 0x2D	; 45
     b1c:	29 f4       	brne	.+10     	; 0xb28 <strtol+0x6c>
     b1e:	21 96       	adiw	r28, 0x01	; 1
     b20:	f5 01       	movw	r30, r10
     b22:	11 81       	ldd	r17, Z+1	; 0x01
     b24:	01 e0       	ldi	r16, 0x01	; 1
     b26:	07 c0       	rjmp	.+14     	; 0xb36 <strtol+0x7a>
     b28:	1b 32       	cpi	r17, 0x2B	; 43
     b2a:	21 f4       	brne	.+8      	; 0xb34 <strtol+0x78>
     b2c:	e5 01       	movw	r28, r10
     b2e:	22 96       	adiw	r28, 0x02	; 2
     b30:	f5 01       	movw	r30, r10
     b32:	11 81       	ldd	r17, Z+1	; 0x01
     b34:	00 e0       	ldi	r16, 0x00	; 0
     b36:	e1 14       	cp	r14, r1
     b38:	f1 04       	cpc	r15, r1
     b3a:	59 f1       	breq	.+86     	; 0xb92 <strtol+0xd6>
     b3c:	f0 e1       	ldi	r31, 0x10	; 16
     b3e:	ef 16       	cp	r14, r31
     b40:	f1 04       	cpc	r15, r1
     b42:	61 f4       	brne	.+24     	; 0xb5c <strtol+0xa0>
     b44:	10 33       	cpi	r17, 0x30	; 48
     b46:	e1 f4       	brne	.+56     	; 0xb80 <strtol+0xc4>
     b48:	88 81       	ld	r24, Y
     b4a:	8f 7d       	andi	r24, 0xDF	; 223
     b4c:	88 35       	cpi	r24, 0x58	; 88
     b4e:	69 f5       	brne	.+90     	; 0xbaa <strtol+0xee>
     b50:	19 81       	ldd	r17, Y+1	; 0x01
     b52:	22 96       	adiw	r28, 0x02	; 2
     b54:	02 60       	ori	r16, 0x02	; 2
     b56:	70 e1       	ldi	r23, 0x10	; 16
     b58:	e7 2e       	mov	r14, r23
     b5a:	f1 2c       	mov	r15, r1
     b5c:	88 e0       	ldi	r24, 0x08	; 8
     b5e:	e8 16       	cp	r14, r24
     b60:	f1 04       	cpc	r15, r1
     b62:	39 f1       	breq	.+78     	; 0xbb2 <strtol+0xf6>
     b64:	2c f4       	brge	.+10     	; 0xb70 <strtol+0xb4>
     b66:	f2 e0       	ldi	r31, 0x02	; 2
     b68:	ef 16       	cp	r14, r31
     b6a:	f1 04       	cpc	r15, r1
     b6c:	c9 f1       	breq	.+114    	; 0xbe0 <strtol+0x124>
     b6e:	2a c0       	rjmp	.+84     	; 0xbc4 <strtol+0x108>
     b70:	8a e0       	ldi	r24, 0x0A	; 10
     b72:	e8 16       	cp	r14, r24
     b74:	f1 04       	cpc	r15, r1
     b76:	79 f0       	breq	.+30     	; 0xb96 <strtol+0xda>
     b78:	e0 e1       	ldi	r30, 0x10	; 16
     b7a:	ee 16       	cp	r14, r30
     b7c:	f1 04       	cpc	r15, r1
     b7e:	11 f5       	brne	.+68     	; 0xbc4 <strtol+0x108>
     b80:	50 e1       	ldi	r21, 0x10	; 16
     b82:	e5 2e       	mov	r14, r21
     b84:	f1 2c       	mov	r15, r1
     b86:	81 2c       	mov	r8, r1
     b88:	91 2c       	mov	r9, r1
     b8a:	a1 2c       	mov	r10, r1
     b8c:	68 e0       	ldi	r22, 0x08	; 8
     b8e:	b6 2e       	mov	r11, r22
     b90:	2c c0       	rjmp	.+88     	; 0xbea <strtol+0x12e>
     b92:	10 33       	cpi	r17, 0x30	; 48
     b94:	c9 f2       	breq	.-78     	; 0xb48 <strtol+0x8c>
     b96:	3a e0       	ldi	r19, 0x0A	; 10
     b98:	e3 2e       	mov	r14, r19
     b9a:	f1 2c       	mov	r15, r1
     b9c:	4c ec       	ldi	r20, 0xCC	; 204
     b9e:	84 2e       	mov	r8, r20
     ba0:	98 2c       	mov	r9, r8
     ba2:	a8 2c       	mov	r10, r8
     ba4:	4c e0       	ldi	r20, 0x0C	; 12
     ba6:	b4 2e       	mov	r11, r20
     ba8:	20 c0       	rjmp	.+64     	; 0xbea <strtol+0x12e>
     baa:	10 e3       	ldi	r17, 0x30	; 48
     bac:	e1 14       	cp	r14, r1
     bae:	f1 04       	cpc	r15, r1
     bb0:	a9 f6       	brne	.-86     	; 0xb5c <strtol+0xa0>
     bb2:	98 e0       	ldi	r25, 0x08	; 8
     bb4:	e9 2e       	mov	r14, r25
     bb6:	f1 2c       	mov	r15, r1
     bb8:	81 2c       	mov	r8, r1
     bba:	91 2c       	mov	r9, r1
     bbc:	a1 2c       	mov	r10, r1
     bbe:	20 e1       	ldi	r18, 0x10	; 16
     bc0:	b2 2e       	mov	r11, r18
     bc2:	13 c0       	rjmp	.+38     	; 0xbea <strtol+0x12e>
     bc4:	60 e0       	ldi	r22, 0x00	; 0
     bc6:	70 e0       	ldi	r23, 0x00	; 0
     bc8:	80 e0       	ldi	r24, 0x00	; 0
     bca:	90 e8       	ldi	r25, 0x80	; 128
     bcc:	97 01       	movw	r18, r14
     bce:	0f 2c       	mov	r0, r15
     bd0:	00 0c       	add	r0, r0
     bd2:	44 0b       	sbc	r20, r20
     bd4:	55 0b       	sbc	r21, r21
     bd6:	0e 94 2d 05 	call	0xa5a	; 0xa5a <__udivmodsi4>
     bda:	49 01       	movw	r8, r18
     bdc:	5a 01       	movw	r10, r20
     bde:	05 c0       	rjmp	.+10     	; 0xbea <strtol+0x12e>
     be0:	81 2c       	mov	r8, r1
     be2:	91 2c       	mov	r9, r1
     be4:	a1 2c       	mov	r10, r1
     be6:	80 e4       	ldi	r24, 0x40	; 64
     be8:	b8 2e       	mov	r11, r24
     bea:	60 e0       	ldi	r22, 0x00	; 0
     bec:	20 e0       	ldi	r18, 0x00	; 0
     bee:	30 e0       	ldi	r19, 0x00	; 0
     bf0:	a9 01       	movw	r20, r18
     bf2:	27 01       	movw	r4, r14
     bf4:	0f 2c       	mov	r0, r15
     bf6:	00 0c       	add	r0, r0
     bf8:	66 08       	sbc	r6, r6
     bfa:	77 08       	sbc	r7, r7
     bfc:	1e 01       	movw	r2, r28
     bfe:	e0 ed       	ldi	r30, 0xD0	; 208
     c00:	e1 0f       	add	r30, r17
     c02:	ea 30       	cpi	r30, 0x0A	; 10
     c04:	60 f0       	brcs	.+24     	; 0xc1e <strtol+0x162>
     c06:	8f eb       	ldi	r24, 0xBF	; 191
     c08:	81 0f       	add	r24, r17
     c0a:	8a 31       	cpi	r24, 0x1A	; 26
     c0c:	10 f4       	brcc	.+4      	; 0xc12 <strtol+0x156>
     c0e:	e9 ec       	ldi	r30, 0xC9	; 201
     c10:	05 c0       	rjmp	.+10     	; 0xc1c <strtol+0x160>
     c12:	8f e9       	ldi	r24, 0x9F	; 159
     c14:	81 0f       	add	r24, r17
     c16:	8a 31       	cpi	r24, 0x1A	; 26
     c18:	28 f5       	brcc	.+74     	; 0xc64 <strtol+0x1a8>
     c1a:	e9 ea       	ldi	r30, 0xA9	; 169
     c1c:	e1 0f       	add	r30, r17
     c1e:	8e 2f       	mov	r24, r30
     c20:	90 e0       	ldi	r25, 0x00	; 0
     c22:	8e 15       	cp	r24, r14
     c24:	9f 05       	cpc	r25, r15
     c26:	f4 f4       	brge	.+60     	; 0xc64 <strtol+0x1a8>
     c28:	67 fd       	sbrc	r22, 7
     c2a:	18 c0       	rjmp	.+48     	; 0xc5c <strtol+0x1a0>
     c2c:	82 16       	cp	r8, r18
     c2e:	93 06       	cpc	r9, r19
     c30:	a4 06       	cpc	r10, r20
     c32:	b5 06       	cpc	r11, r21
     c34:	90 f0       	brcs	.+36     	; 0xc5a <strtol+0x19e>
     c36:	c3 01       	movw	r24, r6
     c38:	b2 01       	movw	r22, r4
     c3a:	0e 94 e8 09 	call	0x13d0	; 0x13d0 <__mulsi3>
     c3e:	9b 01       	movw	r18, r22
     c40:	ac 01       	movw	r20, r24
     c42:	2e 0f       	add	r18, r30
     c44:	31 1d       	adc	r19, r1
     c46:	41 1d       	adc	r20, r1
     c48:	51 1d       	adc	r21, r1
     c4a:	21 30       	cpi	r18, 0x01	; 1
     c4c:	31 05       	cpc	r19, r1
     c4e:	41 05       	cpc	r20, r1
     c50:	f0 e8       	ldi	r31, 0x80	; 128
     c52:	5f 07       	cpc	r21, r31
     c54:	10 f4       	brcc	.+4      	; 0xc5a <strtol+0x19e>
     c56:	61 e0       	ldi	r22, 0x01	; 1
     c58:	01 c0       	rjmp	.+2      	; 0xc5c <strtol+0x1a0>
     c5a:	6f ef       	ldi	r22, 0xFF	; 255
     c5c:	21 96       	adiw	r28, 0x01	; 1
     c5e:	f1 01       	movw	r30, r2
     c60:	10 81       	ld	r17, Z
     c62:	cc cf       	rjmp	.-104    	; 0xbfc <strtol+0x140>
     c64:	80 2f       	mov	r24, r16
     c66:	81 70       	andi	r24, 0x01	; 1
     c68:	c1 14       	cp	r12, r1
     c6a:	d1 04       	cpc	r13, r1
     c6c:	71 f0       	breq	.+28     	; 0xc8a <strtol+0x1ce>
     c6e:	66 23       	and	r22, r22
     c70:	29 f0       	breq	.+10     	; 0xc7c <strtol+0x1c0>
     c72:	21 97       	sbiw	r28, 0x01	; 1
     c74:	f6 01       	movw	r30, r12
     c76:	c0 83       	st	Z, r28
     c78:	d1 83       	std	Z+1, r29	; 0x01
     c7a:	07 c0       	rjmp	.+14     	; 0xc8a <strtol+0x1ce>
     c7c:	01 ff       	sbrs	r16, 1
     c7e:	19 c0       	rjmp	.+50     	; 0xcb2 <strtol+0x1f6>
     c80:	22 97       	sbiw	r28, 0x02	; 2
     c82:	f6 01       	movw	r30, r12
     c84:	c0 83       	st	Z, r28
     c86:	d1 83       	std	Z+1, r29	; 0x01
     c88:	14 c0       	rjmp	.+40     	; 0xcb2 <strtol+0x1f6>
     c8a:	67 ff       	sbrs	r22, 7
     c8c:	12 c0       	rjmp	.+36     	; 0xcb2 <strtol+0x1f6>
     c8e:	81 11       	cpse	r24, r1
     c90:	05 c0       	rjmp	.+10     	; 0xc9c <strtol+0x1e0>
     c92:	2f ef       	ldi	r18, 0xFF	; 255
     c94:	3f ef       	ldi	r19, 0xFF	; 255
     c96:	4f ef       	ldi	r20, 0xFF	; 255
     c98:	5f e7       	ldi	r21, 0x7F	; 127
     c9a:	04 c0       	rjmp	.+8      	; 0xca4 <strtol+0x1e8>
     c9c:	20 e0       	ldi	r18, 0x00	; 0
     c9e:	30 e0       	ldi	r19, 0x00	; 0
     ca0:	40 e0       	ldi	r20, 0x00	; 0
     ca2:	50 e8       	ldi	r21, 0x80	; 128
     ca4:	82 e2       	ldi	r24, 0x22	; 34
     ca6:	90 e0       	ldi	r25, 0x00	; 0
     ca8:	80 93 be 20 	sts	0x20BE, r24
     cac:	90 93 bf 20 	sts	0x20BF, r25
     cb0:	16 c0       	rjmp	.+44     	; 0xcde <strtol+0x222>
     cb2:	88 23       	and	r24, r24
     cb4:	41 f0       	breq	.+16     	; 0xcc6 <strtol+0x20a>
     cb6:	50 95       	com	r21
     cb8:	40 95       	com	r20
     cba:	30 95       	com	r19
     cbc:	21 95       	neg	r18
     cbe:	3f 4f       	sbci	r19, 0xFF	; 255
     cc0:	4f 4f       	sbci	r20, 0xFF	; 255
     cc2:	5f 4f       	sbci	r21, 0xFF	; 255
     cc4:	0c c0       	rjmp	.+24     	; 0xcde <strtol+0x222>
     cc6:	57 ff       	sbrs	r21, 7
     cc8:	0a c0       	rjmp	.+20     	; 0xcde <strtol+0x222>
     cca:	82 e2       	ldi	r24, 0x22	; 34
     ccc:	90 e0       	ldi	r25, 0x00	; 0
     cce:	80 93 be 20 	sts	0x20BE, r24
     cd2:	90 93 bf 20 	sts	0x20BF, r25
     cd6:	2f ef       	ldi	r18, 0xFF	; 255
     cd8:	3f ef       	ldi	r19, 0xFF	; 255
     cda:	4f ef       	ldi	r20, 0xFF	; 255
     cdc:	5f e7       	ldi	r21, 0x7F	; 127
     cde:	b9 01       	movw	r22, r18
     ce0:	ca 01       	movw	r24, r20
     ce2:	04 c0       	rjmp	.+8      	; 0xcec <strtol+0x230>
     ce4:	60 e0       	ldi	r22, 0x00	; 0
     ce6:	70 e0       	ldi	r23, 0x00	; 0
     ce8:	80 e0       	ldi	r24, 0x00	; 0
     cea:	90 e0       	ldi	r25, 0x00	; 0
     cec:	df 91       	pop	r29
     cee:	cf 91       	pop	r28
     cf0:	1f 91       	pop	r17
     cf2:	0f 91       	pop	r16
     cf4:	ff 90       	pop	r15
     cf6:	ef 90       	pop	r14
     cf8:	df 90       	pop	r13
     cfa:	cf 90       	pop	r12
     cfc:	bf 90       	pop	r11
     cfe:	af 90       	pop	r10
     d00:	9f 90       	pop	r9
     d02:	8f 90       	pop	r8
     d04:	7f 90       	pop	r7
     d06:	6f 90       	pop	r6
     d08:	5f 90       	pop	r5
     d0a:	4f 90       	pop	r4
     d0c:	3f 90       	pop	r3
     d0e:	2f 90       	pop	r2
     d10:	08 95       	ret

00000d12 <isspace>:
     d12:	91 11       	cpse	r25, r1
     d14:	0c 94 fb 08 	jmp	0x11f6	; 0x11f6 <__ctype_isfalse>
     d18:	80 32       	cpi	r24, 0x20	; 32
     d1a:	19 f0       	breq	.+6      	; 0xd22 <isspace+0x10>
     d1c:	89 50       	subi	r24, 0x09	; 9
     d1e:	85 50       	subi	r24, 0x05	; 5
     d20:	c8 f7       	brcc	.-14     	; 0xd14 <isspace+0x2>
     d22:	08 95       	ret

00000d24 <gets>:
     d24:	0f 93       	push	r16
     d26:	1f 93       	push	r17
     d28:	cf 93       	push	r28
     d2a:	df 93       	push	r29
     d2c:	e0 91 b8 20 	lds	r30, 0x20B8
     d30:	f0 91 b9 20 	lds	r31, 0x20B9
     d34:	23 81       	ldd	r18, Z+3	; 0x03
     d36:	20 fd       	sbrc	r18, 0
     d38:	03 c0       	rjmp	.+6      	; 0xd40 <gets+0x1c>
     d3a:	80 e0       	ldi	r24, 0x00	; 0
     d3c:	90 e0       	ldi	r25, 0x00	; 0
     d3e:	17 c0       	rjmp	.+46     	; 0xd6e <gets+0x4a>
     d40:	c9 2f       	mov	r28, r25
     d42:	d8 2f       	mov	r29, r24
     d44:	08 2f       	mov	r16, r24
     d46:	19 2f       	mov	r17, r25
     d48:	80 91 b8 20 	lds	r24, 0x20B8
     d4c:	90 91 b9 20 	lds	r25, 0x20B9
     d50:	0e 94 14 09 	call	0x1228	; 0x1228 <fgetc>
     d54:	8f 3f       	cpi	r24, 0xFF	; 255
     d56:	2f ef       	ldi	r18, 0xFF	; 255
     d58:	92 07       	cpc	r25, r18
     d5a:	79 f3       	breq	.-34     	; 0xd3a <gets+0x16>
     d5c:	f8 01       	movw	r30, r16
     d5e:	81 93       	st	Z+, r24
     d60:	8f 01       	movw	r16, r30
     d62:	0a 97       	sbiw	r24, 0x0a	; 10
     d64:	89 f7       	brne	.-30     	; 0xd48 <gets+0x24>
     d66:	31 97       	sbiw	r30, 0x01	; 1
     d68:	10 82       	st	Z, r1
     d6a:	8d 2f       	mov	r24, r29
     d6c:	9c 2f       	mov	r25, r28
     d6e:	df 91       	pop	r29
     d70:	cf 91       	pop	r28
     d72:	1f 91       	pop	r17
     d74:	0f 91       	pop	r16
     d76:	08 95       	ret

00000d78 <printf>:
     d78:	cf 93       	push	r28
     d7a:	df 93       	push	r29
     d7c:	cd b7       	in	r28, 0x3d	; 61
     d7e:	de b7       	in	r29, 0x3e	; 62
     d80:	ae 01       	movw	r20, r28
     d82:	4a 5f       	subi	r20, 0xFA	; 250
     d84:	5f 4f       	sbci	r21, 0xFF	; 255
     d86:	fa 01       	movw	r30, r20
     d88:	61 91       	ld	r22, Z+
     d8a:	71 91       	ld	r23, Z+
     d8c:	af 01       	movw	r20, r30
     d8e:	80 91 ba 20 	lds	r24, 0x20BA
     d92:	90 91 bb 20 	lds	r25, 0x20BB
     d96:	0e 94 06 07 	call	0xe0c	; 0xe0c <vfprintf>
     d9a:	df 91       	pop	r29
     d9c:	cf 91       	pop	r28
     d9e:	08 95       	ret

00000da0 <putchar>:
     da0:	60 91 ba 20 	lds	r22, 0x20BA
     da4:	70 91 bb 20 	lds	r23, 0x20BB
     da8:	0c 94 52 09 	jmp	0x12a4	; 0x12a4 <fputc>

00000dac <puts>:
     dac:	0f 93       	push	r16
     dae:	1f 93       	push	r17
     db0:	cf 93       	push	r28
     db2:	df 93       	push	r29
     db4:	e0 91 ba 20 	lds	r30, 0x20BA
     db8:	f0 91 bb 20 	lds	r31, 0x20BB
     dbc:	23 81       	ldd	r18, Z+3	; 0x03
     dbe:	21 ff       	sbrs	r18, 1
     dc0:	1b c0       	rjmp	.+54     	; 0xdf8 <puts+0x4c>
     dc2:	8c 01       	movw	r16, r24
     dc4:	d0 e0       	ldi	r29, 0x00	; 0
     dc6:	c0 e0       	ldi	r28, 0x00	; 0
     dc8:	f8 01       	movw	r30, r16
     dca:	81 91       	ld	r24, Z+
     dcc:	8f 01       	movw	r16, r30
     dce:	60 91 ba 20 	lds	r22, 0x20BA
     dd2:	70 91 bb 20 	lds	r23, 0x20BB
     dd6:	db 01       	movw	r26, r22
     dd8:	18 96       	adiw	r26, 0x08	; 8
     dda:	ed 91       	ld	r30, X+
     ddc:	fc 91       	ld	r31, X
     dde:	19 97       	sbiw	r26, 0x09	; 9
     de0:	88 23       	and	r24, r24
     de2:	31 f0       	breq	.+12     	; 0xdf0 <puts+0x44>
     de4:	19 95       	eicall
     de6:	89 2b       	or	r24, r25
     de8:	79 f3       	breq	.-34     	; 0xdc8 <puts+0x1c>
     dea:	df ef       	ldi	r29, 0xFF	; 255
     dec:	cf ef       	ldi	r28, 0xFF	; 255
     dee:	ec cf       	rjmp	.-40     	; 0xdc8 <puts+0x1c>
     df0:	8a e0       	ldi	r24, 0x0A	; 10
     df2:	19 95       	eicall
     df4:	89 2b       	or	r24, r25
     df6:	19 f0       	breq	.+6      	; 0xdfe <puts+0x52>
     df8:	8f ef       	ldi	r24, 0xFF	; 255
     dfa:	9f ef       	ldi	r25, 0xFF	; 255
     dfc:	02 c0       	rjmp	.+4      	; 0xe02 <puts+0x56>
     dfe:	8d 2f       	mov	r24, r29
     e00:	9c 2f       	mov	r25, r28
     e02:	df 91       	pop	r29
     e04:	cf 91       	pop	r28
     e06:	1f 91       	pop	r17
     e08:	0f 91       	pop	r16
     e0a:	08 95       	ret

00000e0c <vfprintf>:
     e0c:	2f 92       	push	r2
     e0e:	3f 92       	push	r3
     e10:	4f 92       	push	r4
     e12:	5f 92       	push	r5
     e14:	6f 92       	push	r6
     e16:	7f 92       	push	r7
     e18:	8f 92       	push	r8
     e1a:	9f 92       	push	r9
     e1c:	af 92       	push	r10
     e1e:	bf 92       	push	r11
     e20:	cf 92       	push	r12
     e22:	df 92       	push	r13
     e24:	ef 92       	push	r14
     e26:	ff 92       	push	r15
     e28:	0f 93       	push	r16
     e2a:	1f 93       	push	r17
     e2c:	cf 93       	push	r28
     e2e:	df 93       	push	r29
     e30:	cd b7       	in	r28, 0x3d	; 61
     e32:	de b7       	in	r29, 0x3e	; 62
     e34:	2c 97       	sbiw	r28, 0x0c	; 12
     e36:	cd bf       	out	0x3d, r28	; 61
     e38:	de bf       	out	0x3e, r29	; 62
     e3a:	7c 01       	movw	r14, r24
     e3c:	6b 01       	movw	r12, r22
     e3e:	8a 01       	movw	r16, r20
     e40:	fc 01       	movw	r30, r24
     e42:	16 82       	std	Z+6, r1	; 0x06
     e44:	17 82       	std	Z+7, r1	; 0x07
     e46:	83 81       	ldd	r24, Z+3	; 0x03
     e48:	81 ff       	sbrs	r24, 1
     e4a:	bd c1       	rjmp	.+890    	; 0x11c6 <vfprintf+0x3ba>
     e4c:	ce 01       	movw	r24, r28
     e4e:	01 96       	adiw	r24, 0x01	; 1
     e50:	4c 01       	movw	r8, r24
     e52:	f7 01       	movw	r30, r14
     e54:	93 81       	ldd	r25, Z+3	; 0x03
     e56:	f6 01       	movw	r30, r12
     e58:	93 fd       	sbrc	r25, 3
     e5a:	85 91       	lpm	r24, Z+
     e5c:	93 ff       	sbrs	r25, 3
     e5e:	81 91       	ld	r24, Z+
     e60:	6f 01       	movw	r12, r30
     e62:	88 23       	and	r24, r24
     e64:	09 f4       	brne	.+2      	; 0xe68 <vfprintf+0x5c>
     e66:	ab c1       	rjmp	.+854    	; 0x11be <vfprintf+0x3b2>
     e68:	85 32       	cpi	r24, 0x25	; 37
     e6a:	39 f4       	brne	.+14     	; 0xe7a <vfprintf+0x6e>
     e6c:	93 fd       	sbrc	r25, 3
     e6e:	85 91       	lpm	r24, Z+
     e70:	93 ff       	sbrs	r25, 3
     e72:	81 91       	ld	r24, Z+
     e74:	6f 01       	movw	r12, r30
     e76:	85 32       	cpi	r24, 0x25	; 37
     e78:	29 f4       	brne	.+10     	; 0xe84 <vfprintf+0x78>
     e7a:	b7 01       	movw	r22, r14
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	0e 94 52 09 	call	0x12a4	; 0x12a4 <fputc>
     e82:	e7 cf       	rjmp	.-50     	; 0xe52 <vfprintf+0x46>
     e84:	51 2c       	mov	r5, r1
     e86:	31 2c       	mov	r3, r1
     e88:	20 e0       	ldi	r18, 0x00	; 0
     e8a:	20 32       	cpi	r18, 0x20	; 32
     e8c:	a0 f4       	brcc	.+40     	; 0xeb6 <vfprintf+0xaa>
     e8e:	8b 32       	cpi	r24, 0x2B	; 43
     e90:	69 f0       	breq	.+26     	; 0xeac <vfprintf+0xa0>
     e92:	30 f4       	brcc	.+12     	; 0xea0 <vfprintf+0x94>
     e94:	80 32       	cpi	r24, 0x20	; 32
     e96:	59 f0       	breq	.+22     	; 0xeae <vfprintf+0xa2>
     e98:	83 32       	cpi	r24, 0x23	; 35
     e9a:	69 f4       	brne	.+26     	; 0xeb6 <vfprintf+0xaa>
     e9c:	20 61       	ori	r18, 0x10	; 16
     e9e:	2c c0       	rjmp	.+88     	; 0xef8 <vfprintf+0xec>
     ea0:	8d 32       	cpi	r24, 0x2D	; 45
     ea2:	39 f0       	breq	.+14     	; 0xeb2 <vfprintf+0xa6>
     ea4:	80 33       	cpi	r24, 0x30	; 48
     ea6:	39 f4       	brne	.+14     	; 0xeb6 <vfprintf+0xaa>
     ea8:	21 60       	ori	r18, 0x01	; 1
     eaa:	26 c0       	rjmp	.+76     	; 0xef8 <vfprintf+0xec>
     eac:	22 60       	ori	r18, 0x02	; 2
     eae:	24 60       	ori	r18, 0x04	; 4
     eb0:	23 c0       	rjmp	.+70     	; 0xef8 <vfprintf+0xec>
     eb2:	28 60       	ori	r18, 0x08	; 8
     eb4:	21 c0       	rjmp	.+66     	; 0xef8 <vfprintf+0xec>
     eb6:	27 fd       	sbrc	r18, 7
     eb8:	27 c0       	rjmp	.+78     	; 0xf08 <vfprintf+0xfc>
     eba:	30 ed       	ldi	r19, 0xD0	; 208
     ebc:	38 0f       	add	r19, r24
     ebe:	3a 30       	cpi	r19, 0x0A	; 10
     ec0:	78 f4       	brcc	.+30     	; 0xee0 <vfprintf+0xd4>
     ec2:	26 ff       	sbrs	r18, 6
     ec4:	06 c0       	rjmp	.+12     	; 0xed2 <vfprintf+0xc6>
     ec6:	fa e0       	ldi	r31, 0x0A	; 10
     ec8:	5f 9e       	mul	r5, r31
     eca:	30 0d       	add	r19, r0
     ecc:	11 24       	eor	r1, r1
     ece:	53 2e       	mov	r5, r19
     ed0:	13 c0       	rjmp	.+38     	; 0xef8 <vfprintf+0xec>
     ed2:	8a e0       	ldi	r24, 0x0A	; 10
     ed4:	38 9e       	mul	r3, r24
     ed6:	30 0d       	add	r19, r0
     ed8:	11 24       	eor	r1, r1
     eda:	33 2e       	mov	r3, r19
     edc:	20 62       	ori	r18, 0x20	; 32
     ede:	0c c0       	rjmp	.+24     	; 0xef8 <vfprintf+0xec>
     ee0:	8e 32       	cpi	r24, 0x2E	; 46
     ee2:	21 f4       	brne	.+8      	; 0xeec <vfprintf+0xe0>
     ee4:	26 fd       	sbrc	r18, 6
     ee6:	6b c1       	rjmp	.+726    	; 0x11be <vfprintf+0x3b2>
     ee8:	20 64       	ori	r18, 0x40	; 64
     eea:	06 c0       	rjmp	.+12     	; 0xef8 <vfprintf+0xec>
     eec:	8c 36       	cpi	r24, 0x6C	; 108
     eee:	11 f4       	brne	.+4      	; 0xef4 <vfprintf+0xe8>
     ef0:	20 68       	ori	r18, 0x80	; 128
     ef2:	02 c0       	rjmp	.+4      	; 0xef8 <vfprintf+0xec>
     ef4:	88 36       	cpi	r24, 0x68	; 104
     ef6:	41 f4       	brne	.+16     	; 0xf08 <vfprintf+0xfc>
     ef8:	f6 01       	movw	r30, r12
     efa:	93 fd       	sbrc	r25, 3
     efc:	85 91       	lpm	r24, Z+
     efe:	93 ff       	sbrs	r25, 3
     f00:	81 91       	ld	r24, Z+
     f02:	6f 01       	movw	r12, r30
     f04:	81 11       	cpse	r24, r1
     f06:	c1 cf       	rjmp	.-126    	; 0xe8a <vfprintf+0x7e>
     f08:	98 2f       	mov	r25, r24
     f0a:	9f 7d       	andi	r25, 0xDF	; 223
     f0c:	95 54       	subi	r25, 0x45	; 69
     f0e:	93 30       	cpi	r25, 0x03	; 3
     f10:	28 f4       	brcc	.+10     	; 0xf1c <vfprintf+0x110>
     f12:	0c 5f       	subi	r16, 0xFC	; 252
     f14:	1f 4f       	sbci	r17, 0xFF	; 255
     f16:	ff e3       	ldi	r31, 0x3F	; 63
     f18:	f9 83       	std	Y+1, r31	; 0x01
     f1a:	0d c0       	rjmp	.+26     	; 0xf36 <vfprintf+0x12a>
     f1c:	83 36       	cpi	r24, 0x63	; 99
     f1e:	31 f0       	breq	.+12     	; 0xf2c <vfprintf+0x120>
     f20:	83 37       	cpi	r24, 0x73	; 115
     f22:	71 f0       	breq	.+28     	; 0xf40 <vfprintf+0x134>
     f24:	83 35       	cpi	r24, 0x53	; 83
     f26:	09 f0       	breq	.+2      	; 0xf2a <vfprintf+0x11e>
     f28:	5b c0       	rjmp	.+182    	; 0xfe0 <vfprintf+0x1d4>
     f2a:	22 c0       	rjmp	.+68     	; 0xf70 <vfprintf+0x164>
     f2c:	f8 01       	movw	r30, r16
     f2e:	80 81       	ld	r24, Z
     f30:	89 83       	std	Y+1, r24	; 0x01
     f32:	0e 5f       	subi	r16, 0xFE	; 254
     f34:	1f 4f       	sbci	r17, 0xFF	; 255
     f36:	44 24       	eor	r4, r4
     f38:	43 94       	inc	r4
     f3a:	51 2c       	mov	r5, r1
     f3c:	54 01       	movw	r10, r8
     f3e:	15 c0       	rjmp	.+42     	; 0xf6a <vfprintf+0x15e>
     f40:	38 01       	movw	r6, r16
     f42:	f2 e0       	ldi	r31, 0x02	; 2
     f44:	6f 0e       	add	r6, r31
     f46:	71 1c       	adc	r7, r1
     f48:	f8 01       	movw	r30, r16
     f4a:	a0 80       	ld	r10, Z
     f4c:	b1 80       	ldd	r11, Z+1	; 0x01
     f4e:	26 ff       	sbrs	r18, 6
     f50:	03 c0       	rjmp	.+6      	; 0xf58 <vfprintf+0x14c>
     f52:	65 2d       	mov	r22, r5
     f54:	70 e0       	ldi	r23, 0x00	; 0
     f56:	02 c0       	rjmp	.+4      	; 0xf5c <vfprintf+0x150>
     f58:	6f ef       	ldi	r22, 0xFF	; 255
     f5a:	7f ef       	ldi	r23, 0xFF	; 255
     f5c:	c5 01       	movw	r24, r10
     f5e:	2c 87       	std	Y+12, r18	; 0x0c
     f60:	0e 94 09 09 	call	0x1212	; 0x1212 <strnlen>
     f64:	2c 01       	movw	r4, r24
     f66:	83 01       	movw	r16, r6
     f68:	2c 85       	ldd	r18, Y+12	; 0x0c
     f6a:	2f 77       	andi	r18, 0x7F	; 127
     f6c:	22 2e       	mov	r2, r18
     f6e:	17 c0       	rjmp	.+46     	; 0xf9e <vfprintf+0x192>
     f70:	38 01       	movw	r6, r16
     f72:	f2 e0       	ldi	r31, 0x02	; 2
     f74:	6f 0e       	add	r6, r31
     f76:	71 1c       	adc	r7, r1
     f78:	f8 01       	movw	r30, r16
     f7a:	a0 80       	ld	r10, Z
     f7c:	b1 80       	ldd	r11, Z+1	; 0x01
     f7e:	26 ff       	sbrs	r18, 6
     f80:	03 c0       	rjmp	.+6      	; 0xf88 <vfprintf+0x17c>
     f82:	65 2d       	mov	r22, r5
     f84:	70 e0       	ldi	r23, 0x00	; 0
     f86:	02 c0       	rjmp	.+4      	; 0xf8c <vfprintf+0x180>
     f88:	6f ef       	ldi	r22, 0xFF	; 255
     f8a:	7f ef       	ldi	r23, 0xFF	; 255
     f8c:	c5 01       	movw	r24, r10
     f8e:	2c 87       	std	Y+12, r18	; 0x0c
     f90:	0e 94 fe 08 	call	0x11fc	; 0x11fc <strnlen_P>
     f94:	2c 01       	movw	r4, r24
     f96:	2c 85       	ldd	r18, Y+12	; 0x0c
     f98:	20 68       	ori	r18, 0x80	; 128
     f9a:	22 2e       	mov	r2, r18
     f9c:	83 01       	movw	r16, r6
     f9e:	23 fc       	sbrc	r2, 3
     fa0:	1b c0       	rjmp	.+54     	; 0xfd8 <vfprintf+0x1cc>
     fa2:	83 2d       	mov	r24, r3
     fa4:	90 e0       	ldi	r25, 0x00	; 0
     fa6:	48 16       	cp	r4, r24
     fa8:	59 06       	cpc	r5, r25
     faa:	b0 f4       	brcc	.+44     	; 0xfd8 <vfprintf+0x1cc>
     fac:	b7 01       	movw	r22, r14
     fae:	80 e2       	ldi	r24, 0x20	; 32
     fb0:	90 e0       	ldi	r25, 0x00	; 0
     fb2:	0e 94 52 09 	call	0x12a4	; 0x12a4 <fputc>
     fb6:	3a 94       	dec	r3
     fb8:	f4 cf       	rjmp	.-24     	; 0xfa2 <vfprintf+0x196>
     fba:	f5 01       	movw	r30, r10
     fbc:	27 fc       	sbrc	r2, 7
     fbe:	85 91       	lpm	r24, Z+
     fc0:	27 fe       	sbrs	r2, 7
     fc2:	81 91       	ld	r24, Z+
     fc4:	5f 01       	movw	r10, r30
     fc6:	b7 01       	movw	r22, r14
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	0e 94 52 09 	call	0x12a4	; 0x12a4 <fputc>
     fce:	31 10       	cpse	r3, r1
     fd0:	3a 94       	dec	r3
     fd2:	f1 e0       	ldi	r31, 0x01	; 1
     fd4:	4f 1a       	sub	r4, r31
     fd6:	51 08       	sbc	r5, r1
     fd8:	41 14       	cp	r4, r1
     fda:	51 04       	cpc	r5, r1
     fdc:	71 f7       	brne	.-36     	; 0xfba <vfprintf+0x1ae>
     fde:	e5 c0       	rjmp	.+458    	; 0x11aa <vfprintf+0x39e>
     fe0:	84 36       	cpi	r24, 0x64	; 100
     fe2:	11 f0       	breq	.+4      	; 0xfe8 <vfprintf+0x1dc>
     fe4:	89 36       	cpi	r24, 0x69	; 105
     fe6:	39 f5       	brne	.+78     	; 0x1036 <vfprintf+0x22a>
     fe8:	f8 01       	movw	r30, r16
     fea:	27 ff       	sbrs	r18, 7
     fec:	07 c0       	rjmp	.+14     	; 0xffc <vfprintf+0x1f0>
     fee:	60 81       	ld	r22, Z
     ff0:	71 81       	ldd	r23, Z+1	; 0x01
     ff2:	82 81       	ldd	r24, Z+2	; 0x02
     ff4:	93 81       	ldd	r25, Z+3	; 0x03
     ff6:	0c 5f       	subi	r16, 0xFC	; 252
     ff8:	1f 4f       	sbci	r17, 0xFF	; 255
     ffa:	08 c0       	rjmp	.+16     	; 0x100c <vfprintf+0x200>
     ffc:	60 81       	ld	r22, Z
     ffe:	71 81       	ldd	r23, Z+1	; 0x01
    1000:	07 2e       	mov	r0, r23
    1002:	00 0c       	add	r0, r0
    1004:	88 0b       	sbc	r24, r24
    1006:	99 0b       	sbc	r25, r25
    1008:	0e 5f       	subi	r16, 0xFE	; 254
    100a:	1f 4f       	sbci	r17, 0xFF	; 255
    100c:	2f 76       	andi	r18, 0x6F	; 111
    100e:	72 2e       	mov	r7, r18
    1010:	97 ff       	sbrs	r25, 7
    1012:	09 c0       	rjmp	.+18     	; 0x1026 <vfprintf+0x21a>
    1014:	90 95       	com	r25
    1016:	80 95       	com	r24
    1018:	70 95       	com	r23
    101a:	61 95       	neg	r22
    101c:	7f 4f       	sbci	r23, 0xFF	; 255
    101e:	8f 4f       	sbci	r24, 0xFF	; 255
    1020:	9f 4f       	sbci	r25, 0xFF	; 255
    1022:	20 68       	ori	r18, 0x80	; 128
    1024:	72 2e       	mov	r7, r18
    1026:	2a e0       	ldi	r18, 0x0A	; 10
    1028:	30 e0       	ldi	r19, 0x00	; 0
    102a:	a4 01       	movw	r20, r8
    102c:	0e 94 8a 09 	call	0x1314	; 0x1314 <__ultoa_invert>
    1030:	a8 2e       	mov	r10, r24
    1032:	a8 18       	sub	r10, r8
    1034:	44 c0       	rjmp	.+136    	; 0x10be <vfprintf+0x2b2>
    1036:	85 37       	cpi	r24, 0x75	; 117
    1038:	29 f4       	brne	.+10     	; 0x1044 <vfprintf+0x238>
    103a:	2f 7e       	andi	r18, 0xEF	; 239
    103c:	b2 2e       	mov	r11, r18
    103e:	2a e0       	ldi	r18, 0x0A	; 10
    1040:	30 e0       	ldi	r19, 0x00	; 0
    1042:	25 c0       	rjmp	.+74     	; 0x108e <vfprintf+0x282>
    1044:	f2 2f       	mov	r31, r18
    1046:	f9 7f       	andi	r31, 0xF9	; 249
    1048:	bf 2e       	mov	r11, r31
    104a:	8f 36       	cpi	r24, 0x6F	; 111
    104c:	c1 f0       	breq	.+48     	; 0x107e <vfprintf+0x272>
    104e:	18 f4       	brcc	.+6      	; 0x1056 <vfprintf+0x24a>
    1050:	88 35       	cpi	r24, 0x58	; 88
    1052:	79 f0       	breq	.+30     	; 0x1072 <vfprintf+0x266>
    1054:	b4 c0       	rjmp	.+360    	; 0x11be <vfprintf+0x3b2>
    1056:	80 37       	cpi	r24, 0x70	; 112
    1058:	19 f0       	breq	.+6      	; 0x1060 <vfprintf+0x254>
    105a:	88 37       	cpi	r24, 0x78	; 120
    105c:	21 f0       	breq	.+8      	; 0x1066 <vfprintf+0x25a>
    105e:	af c0       	rjmp	.+350    	; 0x11be <vfprintf+0x3b2>
    1060:	2f 2f       	mov	r18, r31
    1062:	20 61       	ori	r18, 0x10	; 16
    1064:	b2 2e       	mov	r11, r18
    1066:	b4 fe       	sbrs	r11, 4
    1068:	0d c0       	rjmp	.+26     	; 0x1084 <vfprintf+0x278>
    106a:	8b 2d       	mov	r24, r11
    106c:	84 60       	ori	r24, 0x04	; 4
    106e:	b8 2e       	mov	r11, r24
    1070:	09 c0       	rjmp	.+18     	; 0x1084 <vfprintf+0x278>
    1072:	24 ff       	sbrs	r18, 4
    1074:	0a c0       	rjmp	.+20     	; 0x108a <vfprintf+0x27e>
    1076:	9f 2f       	mov	r25, r31
    1078:	96 60       	ori	r25, 0x06	; 6
    107a:	b9 2e       	mov	r11, r25
    107c:	06 c0       	rjmp	.+12     	; 0x108a <vfprintf+0x27e>
    107e:	28 e0       	ldi	r18, 0x08	; 8
    1080:	30 e0       	ldi	r19, 0x00	; 0
    1082:	05 c0       	rjmp	.+10     	; 0x108e <vfprintf+0x282>
    1084:	20 e1       	ldi	r18, 0x10	; 16
    1086:	30 e0       	ldi	r19, 0x00	; 0
    1088:	02 c0       	rjmp	.+4      	; 0x108e <vfprintf+0x282>
    108a:	20 e1       	ldi	r18, 0x10	; 16
    108c:	32 e0       	ldi	r19, 0x02	; 2
    108e:	f8 01       	movw	r30, r16
    1090:	b7 fe       	sbrs	r11, 7
    1092:	07 c0       	rjmp	.+14     	; 0x10a2 <vfprintf+0x296>
    1094:	60 81       	ld	r22, Z
    1096:	71 81       	ldd	r23, Z+1	; 0x01
    1098:	82 81       	ldd	r24, Z+2	; 0x02
    109a:	93 81       	ldd	r25, Z+3	; 0x03
    109c:	0c 5f       	subi	r16, 0xFC	; 252
    109e:	1f 4f       	sbci	r17, 0xFF	; 255
    10a0:	06 c0       	rjmp	.+12     	; 0x10ae <vfprintf+0x2a2>
    10a2:	60 81       	ld	r22, Z
    10a4:	71 81       	ldd	r23, Z+1	; 0x01
    10a6:	80 e0       	ldi	r24, 0x00	; 0
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	0e 5f       	subi	r16, 0xFE	; 254
    10ac:	1f 4f       	sbci	r17, 0xFF	; 255
    10ae:	a4 01       	movw	r20, r8
    10b0:	0e 94 8a 09 	call	0x1314	; 0x1314 <__ultoa_invert>
    10b4:	a8 2e       	mov	r10, r24
    10b6:	a8 18       	sub	r10, r8
    10b8:	fb 2d       	mov	r31, r11
    10ba:	ff 77       	andi	r31, 0x7F	; 127
    10bc:	7f 2e       	mov	r7, r31
    10be:	76 fe       	sbrs	r7, 6
    10c0:	0b c0       	rjmp	.+22     	; 0x10d8 <vfprintf+0x2cc>
    10c2:	37 2d       	mov	r19, r7
    10c4:	3e 7f       	andi	r19, 0xFE	; 254
    10c6:	a5 14       	cp	r10, r5
    10c8:	50 f4       	brcc	.+20     	; 0x10de <vfprintf+0x2d2>
    10ca:	74 fe       	sbrs	r7, 4
    10cc:	0a c0       	rjmp	.+20     	; 0x10e2 <vfprintf+0x2d6>
    10ce:	72 fc       	sbrc	r7, 2
    10d0:	08 c0       	rjmp	.+16     	; 0x10e2 <vfprintf+0x2d6>
    10d2:	37 2d       	mov	r19, r7
    10d4:	3e 7e       	andi	r19, 0xEE	; 238
    10d6:	05 c0       	rjmp	.+10     	; 0x10e2 <vfprintf+0x2d6>
    10d8:	ba 2c       	mov	r11, r10
    10da:	37 2d       	mov	r19, r7
    10dc:	03 c0       	rjmp	.+6      	; 0x10e4 <vfprintf+0x2d8>
    10de:	ba 2c       	mov	r11, r10
    10e0:	01 c0       	rjmp	.+2      	; 0x10e4 <vfprintf+0x2d8>
    10e2:	b5 2c       	mov	r11, r5
    10e4:	34 ff       	sbrs	r19, 4
    10e6:	0d c0       	rjmp	.+26     	; 0x1102 <vfprintf+0x2f6>
    10e8:	fe 01       	movw	r30, r28
    10ea:	ea 0d       	add	r30, r10
    10ec:	f1 1d       	adc	r31, r1
    10ee:	80 81       	ld	r24, Z
    10f0:	80 33       	cpi	r24, 0x30	; 48
    10f2:	11 f4       	brne	.+4      	; 0x10f8 <vfprintf+0x2ec>
    10f4:	39 7e       	andi	r19, 0xE9	; 233
    10f6:	09 c0       	rjmp	.+18     	; 0x110a <vfprintf+0x2fe>
    10f8:	32 ff       	sbrs	r19, 2
    10fa:	06 c0       	rjmp	.+12     	; 0x1108 <vfprintf+0x2fc>
    10fc:	b3 94       	inc	r11
    10fe:	b3 94       	inc	r11
    1100:	04 c0       	rjmp	.+8      	; 0x110a <vfprintf+0x2fe>
    1102:	83 2f       	mov	r24, r19
    1104:	86 78       	andi	r24, 0x86	; 134
    1106:	09 f0       	breq	.+2      	; 0x110a <vfprintf+0x2fe>
    1108:	b3 94       	inc	r11
    110a:	33 fd       	sbrc	r19, 3
    110c:	13 c0       	rjmp	.+38     	; 0x1134 <vfprintf+0x328>
    110e:	30 ff       	sbrs	r19, 0
    1110:	06 c0       	rjmp	.+12     	; 0x111e <vfprintf+0x312>
    1112:	5a 2c       	mov	r5, r10
    1114:	b3 14       	cp	r11, r3
    1116:	18 f4       	brcc	.+6      	; 0x111e <vfprintf+0x312>
    1118:	53 0c       	add	r5, r3
    111a:	5b 18       	sub	r5, r11
    111c:	b3 2c       	mov	r11, r3
    111e:	b3 14       	cp	r11, r3
    1120:	68 f4       	brcc	.+26     	; 0x113c <vfprintf+0x330>
    1122:	b7 01       	movw	r22, r14
    1124:	80 e2       	ldi	r24, 0x20	; 32
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	3c 87       	std	Y+12, r19	; 0x0c
    112a:	0e 94 52 09 	call	0x12a4	; 0x12a4 <fputc>
    112e:	b3 94       	inc	r11
    1130:	3c 85       	ldd	r19, Y+12	; 0x0c
    1132:	f5 cf       	rjmp	.-22     	; 0x111e <vfprintf+0x312>
    1134:	b3 14       	cp	r11, r3
    1136:	10 f4       	brcc	.+4      	; 0x113c <vfprintf+0x330>
    1138:	3b 18       	sub	r3, r11
    113a:	01 c0       	rjmp	.+2      	; 0x113e <vfprintf+0x332>
    113c:	31 2c       	mov	r3, r1
    113e:	34 ff       	sbrs	r19, 4
    1140:	12 c0       	rjmp	.+36     	; 0x1166 <vfprintf+0x35a>
    1142:	b7 01       	movw	r22, r14
    1144:	80 e3       	ldi	r24, 0x30	; 48
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	3c 87       	std	Y+12, r19	; 0x0c
    114a:	0e 94 52 09 	call	0x12a4	; 0x12a4 <fputc>
    114e:	3c 85       	ldd	r19, Y+12	; 0x0c
    1150:	32 ff       	sbrs	r19, 2
    1152:	17 c0       	rjmp	.+46     	; 0x1182 <vfprintf+0x376>
    1154:	31 fd       	sbrc	r19, 1
    1156:	03 c0       	rjmp	.+6      	; 0x115e <vfprintf+0x352>
    1158:	88 e7       	ldi	r24, 0x78	; 120
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	02 c0       	rjmp	.+4      	; 0x1162 <vfprintf+0x356>
    115e:	88 e5       	ldi	r24, 0x58	; 88
    1160:	90 e0       	ldi	r25, 0x00	; 0
    1162:	b7 01       	movw	r22, r14
    1164:	0c c0       	rjmp	.+24     	; 0x117e <vfprintf+0x372>
    1166:	83 2f       	mov	r24, r19
    1168:	86 78       	andi	r24, 0x86	; 134
    116a:	59 f0       	breq	.+22     	; 0x1182 <vfprintf+0x376>
    116c:	31 ff       	sbrs	r19, 1
    116e:	02 c0       	rjmp	.+4      	; 0x1174 <vfprintf+0x368>
    1170:	8b e2       	ldi	r24, 0x2B	; 43
    1172:	01 c0       	rjmp	.+2      	; 0x1176 <vfprintf+0x36a>
    1174:	80 e2       	ldi	r24, 0x20	; 32
    1176:	37 fd       	sbrc	r19, 7
    1178:	8d e2       	ldi	r24, 0x2D	; 45
    117a:	b7 01       	movw	r22, r14
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	0e 94 52 09 	call	0x12a4	; 0x12a4 <fputc>
    1182:	a5 14       	cp	r10, r5
    1184:	38 f4       	brcc	.+14     	; 0x1194 <vfprintf+0x388>
    1186:	b7 01       	movw	r22, r14
    1188:	80 e3       	ldi	r24, 0x30	; 48
    118a:	90 e0       	ldi	r25, 0x00	; 0
    118c:	0e 94 52 09 	call	0x12a4	; 0x12a4 <fputc>
    1190:	5a 94       	dec	r5
    1192:	f7 cf       	rjmp	.-18     	; 0x1182 <vfprintf+0x376>
    1194:	aa 94       	dec	r10
    1196:	f4 01       	movw	r30, r8
    1198:	ea 0d       	add	r30, r10
    119a:	f1 1d       	adc	r31, r1
    119c:	80 81       	ld	r24, Z
    119e:	b7 01       	movw	r22, r14
    11a0:	90 e0       	ldi	r25, 0x00	; 0
    11a2:	0e 94 52 09 	call	0x12a4	; 0x12a4 <fputc>
    11a6:	a1 10       	cpse	r10, r1
    11a8:	f5 cf       	rjmp	.-22     	; 0x1194 <vfprintf+0x388>
    11aa:	33 20       	and	r3, r3
    11ac:	09 f4       	brne	.+2      	; 0x11b0 <vfprintf+0x3a4>
    11ae:	51 ce       	rjmp	.-862    	; 0xe52 <vfprintf+0x46>
    11b0:	b7 01       	movw	r22, r14
    11b2:	80 e2       	ldi	r24, 0x20	; 32
    11b4:	90 e0       	ldi	r25, 0x00	; 0
    11b6:	0e 94 52 09 	call	0x12a4	; 0x12a4 <fputc>
    11ba:	3a 94       	dec	r3
    11bc:	f6 cf       	rjmp	.-20     	; 0x11aa <vfprintf+0x39e>
    11be:	f7 01       	movw	r30, r14
    11c0:	86 81       	ldd	r24, Z+6	; 0x06
    11c2:	97 81       	ldd	r25, Z+7	; 0x07
    11c4:	02 c0       	rjmp	.+4      	; 0x11ca <vfprintf+0x3be>
    11c6:	8f ef       	ldi	r24, 0xFF	; 255
    11c8:	9f ef       	ldi	r25, 0xFF	; 255
    11ca:	2c 96       	adiw	r28, 0x0c	; 12
    11cc:	cd bf       	out	0x3d, r28	; 61
    11ce:	de bf       	out	0x3e, r29	; 62
    11d0:	df 91       	pop	r29
    11d2:	cf 91       	pop	r28
    11d4:	1f 91       	pop	r17
    11d6:	0f 91       	pop	r16
    11d8:	ff 90       	pop	r15
    11da:	ef 90       	pop	r14
    11dc:	df 90       	pop	r13
    11de:	cf 90       	pop	r12
    11e0:	bf 90       	pop	r11
    11e2:	af 90       	pop	r10
    11e4:	9f 90       	pop	r9
    11e6:	8f 90       	pop	r8
    11e8:	7f 90       	pop	r7
    11ea:	6f 90       	pop	r6
    11ec:	5f 90       	pop	r5
    11ee:	4f 90       	pop	r4
    11f0:	3f 90       	pop	r3
    11f2:	2f 90       	pop	r2
    11f4:	08 95       	ret

000011f6 <__ctype_isfalse>:
    11f6:	99 27       	eor	r25, r25
    11f8:	88 27       	eor	r24, r24

000011fa <__ctype_istrue>:
    11fa:	08 95       	ret

000011fc <strnlen_P>:
    11fc:	fc 01       	movw	r30, r24
    11fe:	05 90       	lpm	r0, Z+
    1200:	61 50       	subi	r22, 0x01	; 1
    1202:	70 40       	sbci	r23, 0x00	; 0
    1204:	01 10       	cpse	r0, r1
    1206:	d8 f7       	brcc	.-10     	; 0x11fe <strnlen_P+0x2>
    1208:	80 95       	com	r24
    120a:	90 95       	com	r25
    120c:	8e 0f       	add	r24, r30
    120e:	9f 1f       	adc	r25, r31
    1210:	08 95       	ret

00001212 <strnlen>:
    1212:	fc 01       	movw	r30, r24
    1214:	61 50       	subi	r22, 0x01	; 1
    1216:	70 40       	sbci	r23, 0x00	; 0
    1218:	01 90       	ld	r0, Z+
    121a:	01 10       	cpse	r0, r1
    121c:	d8 f7       	brcc	.-10     	; 0x1214 <strnlen+0x2>
    121e:	80 95       	com	r24
    1220:	90 95       	com	r25
    1222:	8e 0f       	add	r24, r30
    1224:	9f 1f       	adc	r25, r31
    1226:	08 95       	ret

00001228 <fgetc>:
    1228:	cf 93       	push	r28
    122a:	df 93       	push	r29
    122c:	ec 01       	movw	r28, r24
    122e:	2b 81       	ldd	r18, Y+3	; 0x03
    1230:	20 ff       	sbrs	r18, 0
    1232:	33 c0       	rjmp	.+102    	; 0x129a <fgetc+0x72>
    1234:	26 ff       	sbrs	r18, 6
    1236:	0a c0       	rjmp	.+20     	; 0x124c <fgetc+0x24>
    1238:	2f 7b       	andi	r18, 0xBF	; 191
    123a:	2b 83       	std	Y+3, r18	; 0x03
    123c:	8e 81       	ldd	r24, Y+6	; 0x06
    123e:	9f 81       	ldd	r25, Y+7	; 0x07
    1240:	01 96       	adiw	r24, 0x01	; 1
    1242:	8e 83       	std	Y+6, r24	; 0x06
    1244:	9f 83       	std	Y+7, r25	; 0x07
    1246:	8a 81       	ldd	r24, Y+2	; 0x02
    1248:	90 e0       	ldi	r25, 0x00	; 0
    124a:	29 c0       	rjmp	.+82     	; 0x129e <fgetc+0x76>
    124c:	22 ff       	sbrs	r18, 2
    124e:	0f c0       	rjmp	.+30     	; 0x126e <fgetc+0x46>
    1250:	e8 81       	ld	r30, Y
    1252:	f9 81       	ldd	r31, Y+1	; 0x01
    1254:	80 81       	ld	r24, Z
    1256:	08 2e       	mov	r0, r24
    1258:	00 0c       	add	r0, r0
    125a:	99 0b       	sbc	r25, r25
    125c:	00 97       	sbiw	r24, 0x00	; 0
    125e:	19 f4       	brne	.+6      	; 0x1266 <fgetc+0x3e>
    1260:	20 62       	ori	r18, 0x20	; 32
    1262:	2b 83       	std	Y+3, r18	; 0x03
    1264:	1a c0       	rjmp	.+52     	; 0x129a <fgetc+0x72>
    1266:	31 96       	adiw	r30, 0x01	; 1
    1268:	e8 83       	st	Y, r30
    126a:	f9 83       	std	Y+1, r31	; 0x01
    126c:	0e c0       	rjmp	.+28     	; 0x128a <fgetc+0x62>
    126e:	ea 85       	ldd	r30, Y+10	; 0x0a
    1270:	fb 85       	ldd	r31, Y+11	; 0x0b
    1272:	19 95       	eicall
    1274:	97 ff       	sbrs	r25, 7
    1276:	09 c0       	rjmp	.+18     	; 0x128a <fgetc+0x62>
    1278:	2b 81       	ldd	r18, Y+3	; 0x03
    127a:	01 96       	adiw	r24, 0x01	; 1
    127c:	11 f0       	breq	.+4      	; 0x1282 <fgetc+0x5a>
    127e:	80 e2       	ldi	r24, 0x20	; 32
    1280:	01 c0       	rjmp	.+2      	; 0x1284 <fgetc+0x5c>
    1282:	80 e1       	ldi	r24, 0x10	; 16
    1284:	82 2b       	or	r24, r18
    1286:	8b 83       	std	Y+3, r24	; 0x03
    1288:	08 c0       	rjmp	.+16     	; 0x129a <fgetc+0x72>
    128a:	2e 81       	ldd	r18, Y+6	; 0x06
    128c:	3f 81       	ldd	r19, Y+7	; 0x07
    128e:	2f 5f       	subi	r18, 0xFF	; 255
    1290:	3f 4f       	sbci	r19, 0xFF	; 255
    1292:	2e 83       	std	Y+6, r18	; 0x06
    1294:	3f 83       	std	Y+7, r19	; 0x07
    1296:	99 27       	eor	r25, r25
    1298:	02 c0       	rjmp	.+4      	; 0x129e <fgetc+0x76>
    129a:	8f ef       	ldi	r24, 0xFF	; 255
    129c:	9f ef       	ldi	r25, 0xFF	; 255
    129e:	df 91       	pop	r29
    12a0:	cf 91       	pop	r28
    12a2:	08 95       	ret

000012a4 <fputc>:
    12a4:	0f 93       	push	r16
    12a6:	1f 93       	push	r17
    12a8:	cf 93       	push	r28
    12aa:	df 93       	push	r29
    12ac:	fb 01       	movw	r30, r22
    12ae:	23 81       	ldd	r18, Z+3	; 0x03
    12b0:	21 fd       	sbrc	r18, 1
    12b2:	03 c0       	rjmp	.+6      	; 0x12ba <fputc+0x16>
    12b4:	8f ef       	ldi	r24, 0xFF	; 255
    12b6:	9f ef       	ldi	r25, 0xFF	; 255
    12b8:	28 c0       	rjmp	.+80     	; 0x130a <fputc+0x66>
    12ba:	22 ff       	sbrs	r18, 2
    12bc:	16 c0       	rjmp	.+44     	; 0x12ea <fputc+0x46>
    12be:	46 81       	ldd	r20, Z+6	; 0x06
    12c0:	57 81       	ldd	r21, Z+7	; 0x07
    12c2:	24 81       	ldd	r18, Z+4	; 0x04
    12c4:	35 81       	ldd	r19, Z+5	; 0x05
    12c6:	42 17       	cp	r20, r18
    12c8:	53 07       	cpc	r21, r19
    12ca:	44 f4       	brge	.+16     	; 0x12dc <fputc+0x38>
    12cc:	a0 81       	ld	r26, Z
    12ce:	b1 81       	ldd	r27, Z+1	; 0x01
    12d0:	9d 01       	movw	r18, r26
    12d2:	2f 5f       	subi	r18, 0xFF	; 255
    12d4:	3f 4f       	sbci	r19, 0xFF	; 255
    12d6:	20 83       	st	Z, r18
    12d8:	31 83       	std	Z+1, r19	; 0x01
    12da:	8c 93       	st	X, r24
    12dc:	26 81       	ldd	r18, Z+6	; 0x06
    12de:	37 81       	ldd	r19, Z+7	; 0x07
    12e0:	2f 5f       	subi	r18, 0xFF	; 255
    12e2:	3f 4f       	sbci	r19, 0xFF	; 255
    12e4:	26 83       	std	Z+6, r18	; 0x06
    12e6:	37 83       	std	Z+7, r19	; 0x07
    12e8:	10 c0       	rjmp	.+32     	; 0x130a <fputc+0x66>
    12ea:	eb 01       	movw	r28, r22
    12ec:	09 2f       	mov	r16, r25
    12ee:	18 2f       	mov	r17, r24
    12f0:	00 84       	ldd	r0, Z+8	; 0x08
    12f2:	f1 85       	ldd	r31, Z+9	; 0x09
    12f4:	e0 2d       	mov	r30, r0
    12f6:	19 95       	eicall
    12f8:	89 2b       	or	r24, r25
    12fa:	e1 f6       	brne	.-72     	; 0x12b4 <fputc+0x10>
    12fc:	8e 81       	ldd	r24, Y+6	; 0x06
    12fe:	9f 81       	ldd	r25, Y+7	; 0x07
    1300:	01 96       	adiw	r24, 0x01	; 1
    1302:	8e 83       	std	Y+6, r24	; 0x06
    1304:	9f 83       	std	Y+7, r25	; 0x07
    1306:	81 2f       	mov	r24, r17
    1308:	90 2f       	mov	r25, r16
    130a:	df 91       	pop	r29
    130c:	cf 91       	pop	r28
    130e:	1f 91       	pop	r17
    1310:	0f 91       	pop	r16
    1312:	08 95       	ret

00001314 <__ultoa_invert>:
    1314:	fa 01       	movw	r30, r20
    1316:	aa 27       	eor	r26, r26
    1318:	28 30       	cpi	r18, 0x08	; 8
    131a:	51 f1       	breq	.+84     	; 0x1370 <__ultoa_invert+0x5c>
    131c:	20 31       	cpi	r18, 0x10	; 16
    131e:	81 f1       	breq	.+96     	; 0x1380 <__ultoa_invert+0x6c>
    1320:	e8 94       	clt
    1322:	6f 93       	push	r22
    1324:	6e 7f       	andi	r22, 0xFE	; 254
    1326:	6e 5f       	subi	r22, 0xFE	; 254
    1328:	7f 4f       	sbci	r23, 0xFF	; 255
    132a:	8f 4f       	sbci	r24, 0xFF	; 255
    132c:	9f 4f       	sbci	r25, 0xFF	; 255
    132e:	af 4f       	sbci	r26, 0xFF	; 255
    1330:	b1 e0       	ldi	r27, 0x01	; 1
    1332:	3e d0       	rcall	.+124    	; 0x13b0 <__ultoa_invert+0x9c>
    1334:	b4 e0       	ldi	r27, 0x04	; 4
    1336:	3c d0       	rcall	.+120    	; 0x13b0 <__ultoa_invert+0x9c>
    1338:	67 0f       	add	r22, r23
    133a:	78 1f       	adc	r23, r24
    133c:	89 1f       	adc	r24, r25
    133e:	9a 1f       	adc	r25, r26
    1340:	a1 1d       	adc	r26, r1
    1342:	68 0f       	add	r22, r24
    1344:	79 1f       	adc	r23, r25
    1346:	8a 1f       	adc	r24, r26
    1348:	91 1d       	adc	r25, r1
    134a:	a1 1d       	adc	r26, r1
    134c:	6a 0f       	add	r22, r26
    134e:	71 1d       	adc	r23, r1
    1350:	81 1d       	adc	r24, r1
    1352:	91 1d       	adc	r25, r1
    1354:	a1 1d       	adc	r26, r1
    1356:	20 d0       	rcall	.+64     	; 0x1398 <__ultoa_invert+0x84>
    1358:	09 f4       	brne	.+2      	; 0x135c <__ultoa_invert+0x48>
    135a:	68 94       	set
    135c:	3f 91       	pop	r19
    135e:	2a e0       	ldi	r18, 0x0A	; 10
    1360:	26 9f       	mul	r18, r22
    1362:	11 24       	eor	r1, r1
    1364:	30 19       	sub	r19, r0
    1366:	30 5d       	subi	r19, 0xD0	; 208
    1368:	31 93       	st	Z+, r19
    136a:	de f6       	brtc	.-74     	; 0x1322 <__ultoa_invert+0xe>
    136c:	cf 01       	movw	r24, r30
    136e:	08 95       	ret
    1370:	46 2f       	mov	r20, r22
    1372:	47 70       	andi	r20, 0x07	; 7
    1374:	40 5d       	subi	r20, 0xD0	; 208
    1376:	41 93       	st	Z+, r20
    1378:	b3 e0       	ldi	r27, 0x03	; 3
    137a:	0f d0       	rcall	.+30     	; 0x139a <__ultoa_invert+0x86>
    137c:	c9 f7       	brne	.-14     	; 0x1370 <__ultoa_invert+0x5c>
    137e:	f6 cf       	rjmp	.-20     	; 0x136c <__ultoa_invert+0x58>
    1380:	46 2f       	mov	r20, r22
    1382:	4f 70       	andi	r20, 0x0F	; 15
    1384:	40 5d       	subi	r20, 0xD0	; 208
    1386:	4a 33       	cpi	r20, 0x3A	; 58
    1388:	18 f0       	brcs	.+6      	; 0x1390 <__ultoa_invert+0x7c>
    138a:	49 5d       	subi	r20, 0xD9	; 217
    138c:	31 fd       	sbrc	r19, 1
    138e:	40 52       	subi	r20, 0x20	; 32
    1390:	41 93       	st	Z+, r20
    1392:	02 d0       	rcall	.+4      	; 0x1398 <__ultoa_invert+0x84>
    1394:	a9 f7       	brne	.-22     	; 0x1380 <__ultoa_invert+0x6c>
    1396:	ea cf       	rjmp	.-44     	; 0x136c <__ultoa_invert+0x58>
    1398:	b4 e0       	ldi	r27, 0x04	; 4
    139a:	a6 95       	lsr	r26
    139c:	97 95       	ror	r25
    139e:	87 95       	ror	r24
    13a0:	77 95       	ror	r23
    13a2:	67 95       	ror	r22
    13a4:	ba 95       	dec	r27
    13a6:	c9 f7       	brne	.-14     	; 0x139a <__ultoa_invert+0x86>
    13a8:	00 97       	sbiw	r24, 0x00	; 0
    13aa:	61 05       	cpc	r22, r1
    13ac:	71 05       	cpc	r23, r1
    13ae:	08 95       	ret
    13b0:	9b 01       	movw	r18, r22
    13b2:	ac 01       	movw	r20, r24
    13b4:	0a 2e       	mov	r0, r26
    13b6:	06 94       	lsr	r0
    13b8:	57 95       	ror	r21
    13ba:	47 95       	ror	r20
    13bc:	37 95       	ror	r19
    13be:	27 95       	ror	r18
    13c0:	ba 95       	dec	r27
    13c2:	c9 f7       	brne	.-14     	; 0x13b6 <__ultoa_invert+0xa2>
    13c4:	62 0f       	add	r22, r18
    13c6:	73 1f       	adc	r23, r19
    13c8:	84 1f       	adc	r24, r20
    13ca:	95 1f       	adc	r25, r21
    13cc:	a0 1d       	adc	r26, r0
    13ce:	08 95       	ret

000013d0 <__mulsi3>:
    13d0:	db 01       	movw	r26, r22
    13d2:	8f 93       	push	r24
    13d4:	9f 93       	push	r25
    13d6:	0e 94 22 05 	call	0xa44	; 0xa44 <__muluhisi3>
    13da:	bf 91       	pop	r27
    13dc:	af 91       	pop	r26
    13de:	a2 9f       	mul	r26, r18
    13e0:	80 0d       	add	r24, r0
    13e2:	91 1d       	adc	r25, r1
    13e4:	a3 9f       	mul	r26, r19
    13e6:	90 0d       	add	r25, r0
    13e8:	b2 9f       	mul	r27, r18
    13ea:	90 0d       	add	r25, r0
    13ec:	11 24       	eor	r1, r1
    13ee:	08 95       	ret

000013f0 <_exit>:
    13f0:	f8 94       	cli

000013f2 <__stop_program>:
    13f2:	ff cf       	rjmp	.-2      	; 0x13f2 <__stop_program>
