<!-- $Revision: 1.2.4.4 $ -->
<a name="gsm_digital_down_converter"></a><!-- H1 --><a name="4639"></a><p><font size=+2 color="#990000"><b>GSM Digital Down Converter</b></font><br>
<p><a name="4640"></a>This demo simulates steady-state behavior of a fixed-point digital down converter for GSM (Global System for Mobile) baseband conversions. The demo model uses blocks from Simulink and the Signal Processing Blockset to emulate the operation of the TI GC4016 Quad Digital Down Converter.</p>
<p><a name="4641"></a>In this model, the digital down converter (DDC) <font face=sansserif>accepts</font> a high sample-rate bandpass signal, which may be 50 to 100 MSPS or higher.</p>
<p><a name="4642"></a>The DDC <font face=sansserif>performs</font></p>
<ul><li><a name="4643"></a>Digital mixing (down conversion) of the input signal
</li>
<li><a name="4644"></a>Narrow band low-pass filtering and decimation
</li>
<li><a name="4645"></a>Gain adjustment and final resampling of the data stream
</li>
</ul>
<p><a name="4646"></a>The DDC<font face=sansserif> produces</font> a low sample-rate (270 KSPS) baseband signal, ready for demodulation.</p>
<a name="customizing_the_ddc"></a><!-- H1 --><a name="4647"></a><p><font size=+2 color="#990000"><b>Customizing the DDC</b></font><br>
<p><a name="4648"></a>You can modify the parameters of the blocks in the demo model to observe the possibilities for modeling a customized DDC with Simulink:</p>
<ul><li><a name="4652"></a><a href="dspddc.html#4666">Changing the GSM Source</a>
</li>
<li><a name="4656"></a><a href="dspddc.html#4669">Adjusting NCO Block Parameters</a>
</li>
<li><a name="4660"></a><a href="dspddc.html#4700">Adjusting Filter Parameters</a>
</li>
<li><a name="4664"></a><a href="dspddc.html#4721">Adjusting Rate Conversion Block Parameters</a>
</li>
</ul>
<a name="changing_the_gsm_source"></a><!-- H2 --><a name="4666"></a><p><font size=+1 color="#990000"><b>Changing the GSM Source</b></font><br>
<p><a name="4667"></a>The GSM Source block in the demo model allows you to switch between a <font face=sansserif>chirp</font> and<font face=sansserif> a sinusoid signa</font>l. You can replace this block with a different source to model your application, however you will have to adjust the parameters of the NCO block accordingly.</p>
<a name="adjusting_nco_block_parameters"></a><!-- H2 --><a name="4669"></a><p><font size=+1 color="#990000"><b>Adjusting NCO Block Parameters</b></font><br>
<p><a name="4670"></a>Look at the output of the NCO Cosine Spectrum scope block to observe the effects of tuning NCO block parameters.</p>
<a name="frequency_and_phase"></a><!-- H3 --><a name="4671"></a><p><font color="#990000"><b>Frequency and Phase</b></font><br>
<p><a name="4672"></a>Adjusting the <code>Normalized 32-bit tuning frequency</code> and <code>Normalized 16-bit phase offset</code> parameters of the NCO block allows you to ensure that your GSM source signal gets received and mixed down with minimum error.</p>
<p><a name="4673"></a>Since this demo is simulating the TI GC4016 Quad Digital Down Converter, the frequency and phase parameters must be entered in a particular format. The <code>Normalized 32-bit tuning frequency</code> parameter must be entered in the format</p>
<a name="4677"></a>(N)*(2^32)
<p><a name="4678"></a>where</p>
<a name="4682"></a>0 <u><</u> N <u><</u> 1
<p><a name="4683"></a>This range gets mapped to normalized frequencies of 0 through 1 by the hardware.</p>
<p><a name="4684"></a>The parameter <code>Normalized 16-bit phase offset </code>must be entered in the format </p>
<a name="4688"></a>(N)*(2^16)
<p><a name="4689"></a>where</p>
<a name="4693"></a>0 <u><</u> N <u><</u> 1
<p><a name="4694"></a>This range gets mapped to phases of 0 to 2&#960 by the hardware.</p>
<a name="dithering"></a><!-- H3 --><a name="4695"></a><p><font color="#990000"><b>Dithering</b></font><br>
<p><a name="4696"></a>Adjusting the amount of dithering allows you to minimize the effect of spurious NCO frequencies. You can change the <code>Number of dither bits</code> parameter to maximize the spurious-free dynamic range, or the range in magnitude between the NCO noise floor and the peak of the fundamental frequency.</p>
<p><a name="4697"></a>As you increase the number of dither bits, the effect of spurious frequencies is reduced. However, at a certain number of dither bits, the noise floor begins to rise. Therefore you must find the number of bits that reduces the spurious frequencies while keeping down the noise.</p>
<p><a name="4698"></a>The number of dither bits affects hardware implementation choices. Adjusting the number of dither bits in simulation allows you to see the trade-offs between noise floor level, spurious effects, and number of dither bits before implementing in hardware.</p>
<a name="adjusting_filter_parameters"></a><!-- H2 --><a name="4700"></a><p><font size=+1 color="#990000"><b>Adjusting Filter Parameters</b></font><br>
<p><a name="4701"></a>The CIC Decimator, Compensation FIR, and Programmable FIR blocks are used together to achieve</p>
<ul><li><a name="4702"></a>A high decimation ratio
</li>
<li><a name="4703"></a>Aliasing attenuation
</li>
<li><a name="4704"></a>Application-specific filtering
</li>
</ul>
<p><a name="4705"></a>You can use Filter Design and Analysis tool (FDATool) to visualize and analyze the filters. Refer to the Signal Processing Toolbox documentation to learn about FDATool.</p>
<p><a name="4706"></a>Double-clicking on the CIC Decimator block in the demo model allows you to see the implementation of the filter. To customize the DDC, you can change the CIC filter by editing the CIC Decimation block parameters.</p>
<p><a name="4634"></a>CIC Decimation filters are implemented using integer overflow &quot;wrap&quot; arithmetic in order to properly perform the decimation filtering within their cascaded integrator-comb structures. This type of filter is economical for implementation on hardware such as FPGAs and ASICs, since the only arithmetic operation required is summing; no multiplies are required. For more information on CIC filters please refer to Hogenauer, E. B., &quot;An Economical Class of Digital Filters for Decimation and Interpolation,&quot; <i>IEEE Transactions on Acoustics, Speech, and Signal Processing</i>, ASSP-29(2):155 - 162, 1981.</p>
<p><a name="4707"></a>The Compensation FIR block adjusts for roll-off of the CIC passband, and the Programmable FIR block filters the signal to meet the requirements of the GSM baseband spectral mask. You can adjust the gain and coefficients of these filters.</p>
<p><a name="4708"></a>In the Compensation FIR block, the filter gain is set through the <code>COARSE gain</code> parameter. The TI GC4016 Quad Digital Down Converter requires input from a <code>COARSE</code> parameter to shift the output of the CIC filter by 0 - 7 bits, according to</p>
<a name="4712"></a>2^<sup><code>COARSE</code></sup>
<p><a name="4713"></a>Thus you may enter 0 - 7 for the <code>COARSE gain</code> parameter in the Compensation FIR block mask.</p>
<p><a name="4714"></a>In the Programmable FIR block, the filter gain is set through the <code>FINE gain</code> parameter. The TI GC4016 Quad Digital Down Converter requires input from a <code>FINE</code> parameter to shift the signal by 1 - 4 bits, according to </p>
<a name="4718"></a>(<code>FINE</code>/1024)
<p><a name="4719"></a>Thus you may enter 1 - 16383 for the <code>FINE gain</code> parameter in the Programmable FIR block mask.</p>
<a name="adjusting_rate_conversion_block_parameters"></a><!-- H2 --><a name="4721"></a><p><font size=+1 color="#990000"><b>Adjusting Rate Conversion Block Parameters</b></font><br>
<p><a name="4722"></a>This final stage of the DDC can be used to change the rate of the output of the DDC to match the baseband frequency of your particular system's demodulator input. The Rate Conversion block is a fixed-point filter that acts similarly to the FIR Rate Conversion block in the Signal Processing Blockset. The Rate Conversion block's <code>NDELAY</code> parameter is the interpolation factor, and the <code>NDEC</code> parameter is the decimation factor.</p>
<a name="analyzing_the_ddc"></a><!-- H1 --><a name="4723"></a><p><font size=+2 color="#990000"><b>Analyzing the DDC</b></font><br>
<p><a name="4724"></a>You can use scopes and the Fixed-Point Settings interface to observe and analyze the results of your simulation.</p>
<a name="scopes"></a><!-- H2 --><a name="4725"></a><p><font size=+1 color="#990000"><b>Scopes</b></font><br>
<p><a name="4726"></a>Double-click on the Scopes block in the demo model to gain access to the following scopes:</p>
<ul><li><a name="4727"></a>NCO Cosine Spectrum
</li>
<li><a name="4728"></a>Digital Mixer Real Output
</li>
<li><a name="4730"></a>CIC Decimator Output
</li>
<li><a name="4731"></a>Compensation FIR Output
</li>
<li><a name="4732"></a>Programmable FIR Output
</li>
<li><a name="4733"></a>Resampler Output
</li>
</ul>
<a name="fixed-point_settings_interface"></a><!-- H2 --><a name="4734"></a><p><font size=+1 color="#990000"><b>Fixed-Point Settings Interface</b></font><br>
<p><a name="4735"></a>Invoke the Fixed-Point Settings interface for the demo by double-clicking on the FixPt GUI block. This interface allows you to see the maximum values, minimum values, and overflows for fixed-point blocks in any subsystem in the demo model. Refer to the Simulink and Simulink Fixed Point documentation for more information on the Fixed-Point Settings interface.</p>

<div class=MsoNormal align=center style='text-align:center'>

<hr size=2 width="100%" align=center>

</div>

<p>More information on the GC4016 device may be obtained from the <a
href="http://focus.ti.com/docs/prod/folders/print/gc4016.html">TI website</a>. </p>

<p>A full <a href="http://www-s.ti.com/sc/ds/gc4016.pdf">PDF specification</a>
is also available from TI. </p>

<div class=MsoNormal align=center style='text-align:center'>

<hr size=2 width="100%" align=center>

</div>
