0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0027: mov_imm:
	regs[5] = 0xa66c17cc, opcode= 0x06
0x002d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0030: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0033: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0036: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0039: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x003c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x003f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0042: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0046: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x004b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x004e: mov_imm:
	regs[5] = 0x2071f555, opcode= 0x06
0x0054: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0057: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x005a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0060: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0066: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0069: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x006c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x006f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0073: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0078: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x007b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x007e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0081: mov_imm:
	regs[5] = 0x995de10c, opcode= 0x06
0x0087: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x008a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x008d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0090: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0093: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0096: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0099: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x009c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x009f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x00a2: mov_imm:
	regs[5] = 0x55a22390, opcode= 0x06
0x00a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x00ab: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x00af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00b4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x00ba: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x00c0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x00c3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x00c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x00c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x00cc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x00cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x00d2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x00d5: mov_imm:
	regs[5] = 0x7448faed, opcode= 0x06
0x00db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x00de: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x00e1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x00e4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x00e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x00f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x00f9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x00fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0100: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0105: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0109: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x010e: mov_imm:
	regs[5] = 0x525d2c09, opcode= 0x06
0x0114: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0117: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x011a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0120: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0126: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0129: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x012d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0132: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0135: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0138: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x013c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0141: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0144: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0147: mov_imm:
	regs[5] = 0x76c7b1a2, opcode= 0x06
0x014d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0150: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0153: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0157: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x015c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x015f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0163: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0168: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x016b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x016e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0177: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0180: mov_imm:
	regs[5] = 0xa8ff7abb, opcode= 0x06
0x0187: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x018c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x018f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0192: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0198: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x019f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01a4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x01a7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x01aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x01ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x01b0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x01b6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x01b9: mov_imm:
	regs[5] = 0xeebed536, opcode= 0x06
0x01c0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x01c8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x01cb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x01ce: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x01d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x01d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x01d7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x01de: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01e3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x01e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01ec: mov_imm:
	regs[5] = 0x67c0c8e2, opcode= 0x06
0x01f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x01f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01fb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x01fe: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0204: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x020a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x020e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0213: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0216: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0219: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x021c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x021f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0222: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0225: mov_imm:
	regs[5] = 0xb6c2181d, opcode= 0x06
0x022c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0231: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0234: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0238: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x023d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0246: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0249: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x024c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x024f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0252: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0255: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0259: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x025e: mov_imm:
	regs[5] = 0x54271e67, opcode= 0x06
0x0264: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0267: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x026a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0270: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x027c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x027f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0282: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0285: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0288: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x028c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0291: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0294: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0297: mov_imm:
	regs[5] = 0xb8b662e8, opcode= 0x06
0x029d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02a6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x02a9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x02ac: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x02af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x02b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02b5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x02b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x02bb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x02bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02c4: mov_imm:
	regs[5] = 0xa25e3cd9, opcode= 0x06
0x02ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x02cd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x02d0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x02d6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x02dc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x02df: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x02e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x02e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02e8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x02eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x02ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02f4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x02f7: mov_imm:
	regs[5] = 0x6075e0f2, opcode= 0x06
0x02fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0300: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0304: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0309: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x030d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0312: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0315: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0318: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x031b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x031e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0321: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0324: mov_imm:
	regs[5] = 0x911666f7, opcode= 0x06
0x032b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0330: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0334: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0339: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x033c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0342: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0349: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x034e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0351: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0354: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0358: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x035d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0360: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0363: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0366: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x036f: mov_imm:
	regs[5] = 0xcf64ab1, opcode= 0x06
0x0375: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0378: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x037b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x037e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0381: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0384: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0387: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x038a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x038e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0393: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0396: mov_imm:
	regs[5] = 0x83aa971e, opcode= 0x06
0x039c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x03a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03a5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x03a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03ae: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x03b4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x03ba: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x03be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03c3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x03c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x03c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x03cc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x03cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x03d2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x03d5: mov_imm:
	regs[5] = 0x325204ce, opcode= 0x06
0x03db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x03de: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x03e1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x03e4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x03e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x03ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x03ed: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x03f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x03f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03f9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x03fc: mov_imm:
	regs[5] = 0xc3d59a01, opcode= 0x06
0x0402: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0405: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0408: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x040f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0414: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x041a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x041d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0426: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x042a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x042f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0432: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0435: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0439: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x043e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0441: mov_imm:
	regs[5] = 0x2cfc0753, opcode= 0x06
0x0447: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x044b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0450: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0453: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0456: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0459: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x045c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x045f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0462: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0465: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0468: mov_imm:
	regs[5] = 0xfcc9c3f0, opcode= 0x06
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0474: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0477: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x047a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0480: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0487: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x048c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x048f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0492: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0495: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0498: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x049b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x049e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x04a1: mov_imm:
	regs[5] = 0x7677d3d0, opcode= 0x06
0x04a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04b0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x04b3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x04b6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x04b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x04bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x04bf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x04c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x04c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04cb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x04ce: mov_imm:
	regs[5] = 0xb9f052d0, opcode= 0x06
0x04d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x04d7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x04da: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x04e0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x04e6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x04e9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x04ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x04ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x04f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04f8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x04fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x04fe: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0502: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0507: mov_imm:
	regs[5] = 0x6bb644cb, opcode= 0x06
0x050d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0510: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0514: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0519: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x051c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x051f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0522: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0525: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0528: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x052c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0531: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0534: mov_imm:
	regs[5] = 0xa7069e77, opcode= 0x06
0x053a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x053d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0540: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0546: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x054d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0552: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0555: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0558: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x055c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0561: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0564: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0567: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x056b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0570: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0573: mov_imm:
	regs[5] = 0xd4d7ca0f, opcode= 0x06
0x057a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x057f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0582: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0585: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0588: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x058b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x058e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0591: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0595: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x059a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x059d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x05a0: mov_imm:
	regs[5] = 0x44f5578a, opcode= 0x06
0x05a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x05a9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x05ac: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x05b2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x05b9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05be: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x05c1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x05c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x05cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x05d0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x05d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x05d6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x05d9: mov_imm:
	regs[5] = 0x4f237e81, opcode= 0x06
0x05df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x05e2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05eb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x05ee: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x05f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x05f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x05f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05fd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0600: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0603: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0606: mov_imm:
	regs[5] = 0x235fb84, opcode= 0x06
0x060c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x060f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0612: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0618: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x061e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0621: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0625: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x062a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x062e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0633: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0636: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0639: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x063d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0642: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0646: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x064b: mov_imm:
	regs[5] = 0xa3ead3a3, opcode= 0x06
0x0651: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0655: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x065a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x065d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0660: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0664: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0669: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x066d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0672: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0675: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0678: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x067b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x067e: mov_imm:
	regs[5] = 0x8fe6350a, opcode= 0x06
0x0684: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0687: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x068a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0690: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0696: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0699: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x069c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x069f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06a2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x06a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x06a8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x06ab: mov_imm:
	regs[5] = 0x537f4b65, opcode= 0x06
0x06b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x06b4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x06b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06bd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06c6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x06c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x06cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06d5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x06d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x06dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06e1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x06e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06ea: mov_imm:
	regs[5] = 0xd3ed4310, opcode= 0x06
0x06f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x06f3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x06f6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x06fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0702: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0709: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x070e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0712: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0717: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x071a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x071d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0720: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0723: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0727: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x072c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x072f: mov_imm:
	regs[5] = 0xb0cb9fcb, opcode= 0x06
0x0735: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0738: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x073c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0741: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0744: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0747: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x074a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x074d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0750: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0753: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0756: mov_imm:
	regs[5] = 0x19ca63a2, opcode= 0x06
0x075c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0760: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0765: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0769: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x076e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0774: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x077a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x077d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0780: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0783: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0786: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0789: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x078c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x078f: mov_imm:
	regs[5] = 0xba0ba995, opcode= 0x06
0x0795: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0798: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x079b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x079e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x07a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x07a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x07a7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x07aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x07ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07b3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x07b6: mov_imm:
	regs[5] = 0xf99a9084, opcode= 0x06
0x07bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07bf: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x07c2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x07c8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x07ce: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x07d1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x07d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x07d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x07e0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x07e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x07e6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x07e9: mov_imm:
	regs[5] = 0xc596d73b, opcode= 0x06
0x07ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07f2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x07f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07fb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x07fe: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0801: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0804: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0808: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x080d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0810: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0813: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0816: mov_imm:
	regs[5] = 0x4557900, opcode= 0x06
0x081d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0822: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0826: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x082b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x082e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0834: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x083a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x083d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0840: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0843: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0846: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0849: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x084c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x084f: mov_imm:
	regs[5] = 0x9a5470a3, opcode= 0x06
0x0855: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0859: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x085e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0861: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0865: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x086a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x086d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0870: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0874: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0879: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x087c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0880: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0885: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0888: mov_imm:
	regs[5] = 0x61d8b3fc, opcode= 0x06
0x088e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0891: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0895: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x089a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x08a0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x08a6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x08a9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x08ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x08af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x08b2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x08b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x08be: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x08c1: mov_imm:
	regs[5] = 0x47970b2d, opcode= 0x06
0x08c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x08ca: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x08cd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x08d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08d6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x08d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x08dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08eb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x08ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x08f7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x08fa: mov_imm:
	regs[5] = 0xb32f4285, opcode= 0x06
0x0900: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0903: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0906: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x090c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0912: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0915: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0919: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x091e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0921: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0924: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0927: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x092b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0930: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0933: mov_imm:
	regs[5] = 0x17c47097, opcode= 0x06
0x0939: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x093c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x093f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0942: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0946: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x094b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x094e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0952: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0957: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x095a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x095d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0960: mov_imm:
	regs[5] = 0x7563fae3, opcode= 0x06
0x0967: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x096c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x096f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0972: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0978: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x097f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0984: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x098d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0991: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0996: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x099a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x099f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x09a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09a8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x09ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x09b4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x09b7: mov_imm:
	regs[5] = 0x666ad03c, opcode= 0x06
0x09bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x09c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09c6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x09c9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x09cc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x09cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x09d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x09d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09db: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x09de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09e7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x09ea: mov_imm:
	regs[5] = 0xab92a264, opcode= 0x06
0x09f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x09f3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x09f6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x09fc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0a02: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0a06: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a0b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0a0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a14: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a1a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0a1d: mov_imm:
	regs[5] = 0xfe3b2e6b, opcode= 0x06
0x0a23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a26: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0a29: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0a2c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0a2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a35: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a3b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0a3e: mov_imm:
	regs[5] = 0xec6fb49, opcode= 0x06
0x0a45: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a4d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0a51: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a56: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0a5c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0a62: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0a66: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a6b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0a6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a72: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a7a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a80: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0a83: mov_imm:
	regs[5] = 0xe9d37dee, opcode= 0x06
0x0a8a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a92: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0a95: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0a98: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0a9c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0aa1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0aa4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0aa7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0aaa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0aad: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0ab0: mov_imm:
	regs[5] = 0x998eaa6e, opcode= 0x06
0x0ab6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ab9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0abc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0ac2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0ac8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0acc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ad1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0ad4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ad7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ada: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0add: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ae0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0ae3: mov_imm:
	regs[5] = 0xade584ef, opcode= 0x06
0x0ae9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0aec: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0af0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0af5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0af8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0afb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0afe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b02: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b07: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b0e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b13: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0b17: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b1c: mov_imm:
	regs[5] = 0x8da29910, opcode= 0x06
0x0b22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b25: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0b28: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0b2e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0b34: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0b37: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0b3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0b3e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b47: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b4c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b52: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0b56: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b5b: mov_imm:
	regs[5] = 0xf93af0e7, opcode= 0x06
0x0b61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b64: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0b67: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0b6b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b70: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0b73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0b76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b79: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b85: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0b88: mov_imm:
	regs[5] = 0xa77d521b, opcode= 0x06
0x0b8f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b97: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0b9a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0ba0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0ba7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bac: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0baf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0bb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0bb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0bb8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0bbc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bc1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0bc4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0bc8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bcd: mov_imm:
	regs[5] = 0x8fc16855, opcode= 0x06
0x0bd3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0bd6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0bda: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bdf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0be3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0be8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0beb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0bee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0bf2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bf7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0bfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0bfd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c06: mov_imm:
	regs[5] = 0x277c1f2f, opcode= 0x06
0x0c0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c0f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0c13: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c18: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0c1e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0c24: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0c27: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0c2b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c36: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c3a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c42: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0c45: mov_imm:
	regs[5] = 0x4f1a72f, opcode= 0x06
0x0c4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c4f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c54: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0c57: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0c5a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0c5e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c69: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c6f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0c73: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c78: mov_imm:
	regs[5] = 0x981a7800, opcode= 0x06
0x0c7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c81: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0c84: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0c8a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0c90: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0c94: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c99: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0c9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ca0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ca5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cae: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0cb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0cb4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0cb7: mov_imm:
	regs[5] = 0x3acd821d, opcode= 0x06
0x0cbe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0cc6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0cc9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0ccc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ccf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cd8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0cdb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0cdf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ce4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ce7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0cea: mov_imm:
	regs[5] = 0xf0c55012, opcode= 0x06
0x0cf0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0cf3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0cf6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0cfc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0d02: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0d05: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0d08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d0e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d14: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0d18: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d1d: mov_imm:
	regs[5] = 0xf977c362, opcode= 0x06
0x0d23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d26: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0d2a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d2f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0d32: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0d35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d3b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d41: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0d45: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d4a: mov_imm:
	regs[5] = 0xeeef9c47, opcode= 0x06
0x0d50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d53: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0d56: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0d5c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0d62: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0d65: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0d68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d6c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d75: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d7a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d80: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0d84: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d89: mov_imm:
	regs[5] = 0xf3b38e0b, opcode= 0x06
0x0d90: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d98: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0d9b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0d9e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0da1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0da4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0da8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dad: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0db1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0db6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0db9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0dbc: mov_imm:
	regs[5] = 0xa2914b5e, opcode= 0x06
0x0dc2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0dc5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0dc8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0dce: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0dd5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0dda: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0ddd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0de0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0de3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0de6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0dea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0def: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0df2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0df5: mov_imm:
	regs[5] = 0x2fda8afa, opcode= 0x06
0x0dfc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e05: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e0a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0e0d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0e11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e16: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0e19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e1d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e25: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e29: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e31: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0e34: mov_imm:
	regs[5] = 0x9fa18072, opcode= 0x06
0x0e3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e3d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0e40: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0e46: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0e4c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0e4f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0e52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e59: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e5e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e64: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0e68: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e6d: mov_imm:
	regs[5] = 0xa9a5ba37, opcode= 0x06
0x0e73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e76: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0e79: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0e7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e82: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0e85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e8c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e91: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e98: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e9d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0ea0: mov_imm:
	regs[5] = 0xd412685f, opcode= 0x06
0x0ea6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ea9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0eac: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0eb2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0eb9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ebe: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0ec1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0ec4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ec7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0eca: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ecd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ed0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0ed3: mov_imm:
	regs[5] = 0x81ec8761, opcode= 0x06
0x0ed9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0edc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0edf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0ee2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ee5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ee8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0eeb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0eee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ef2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ef7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0efa: mov_imm:
	regs[5] = 0x84c79522, opcode= 0x06
0x0f00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f04: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f09: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0f0c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0f12: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0f18: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0f1b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0f1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f22: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f2a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f36: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0f3a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f3f: mov_imm:
	regs[5] = 0xf892f84e, opcode= 0x06
0x0f45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f48: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0f4b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0f4e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0f51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f58: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f5d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f63: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0f66: mov_imm:
	regs[5] = 0x7bd0273b, opcode= 0x06
0x0f6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f6f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0f72: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0f78: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0f7e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0f81: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0f85: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f90: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f96: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0f9a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f9f: mov_imm:
	regs[5] = 0x48edf149, opcode= 0x06
0x0fa6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fb4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0fb7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0fbb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fc0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0fcc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0fcf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0fd3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0fdb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0fdf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fe4: mov_imm:
	regs[5] = 0xc9497567, opcode= 0x06
0x0fea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0fed: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0ff0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0ff7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ffc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1002: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1005: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1008: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x100b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x100e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1011: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1014: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1017: mov_imm:
	regs[5] = 0x5023db12, opcode= 0x06
0x101d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1020: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1023: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1027: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x102c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1030: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1035: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1038: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x103b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x103f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1044: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1048: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x104d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1050: mov_imm:
	regs[5] = 0x1f7158bb, opcode= 0x06
0x1056: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1059: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x105c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1063: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1068: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x106f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1074: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1077: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x107b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1080: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1083: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1086: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1089: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x108c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1090: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1095: mov_imm:
	regs[5] = 0xe1c78eb2, opcode= 0x06
0x109c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x10a4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10ad: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x10b0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x10b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x10b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x10b9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x10bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10bf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x10c2: mov_imm:
	regs[5] = 0xd33c0113, opcode= 0x06
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x10d1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x10d4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x10da: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x10e0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x10e3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x10ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x10f2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x10f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10f8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x10fb: mov_imm:
	regs[5] = 0xb0a1aa8d, opcode= 0x06
0x1101: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1105: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x110a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x110d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1110: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1119: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x111c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x111f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1122: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1125: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1129: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x112e: mov_imm:
	regs[5] = 0x20d9b94f, opcode= 0x06
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x113a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x113d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1140: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1146: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x114c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x114f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1152: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1155: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1159: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x115e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1161: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1164: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1167: mov_imm:
	regs[5] = 0x2a29f54a, opcode= 0x06
0x116d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1176: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1179: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x117d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1182: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1185: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1188: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x118b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x118e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1191: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1194: mov_imm:
	regs[5] = 0x62dfa58a, opcode= 0x06
0x119b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x11a3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x11a6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x11ac: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x11b2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x11b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11bb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x11bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x11c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x11ca: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x11d0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x11d3: mov_imm:
	regs[5] = 0x142788b3, opcode= 0x06
0x11d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x11dc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11e5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x11e8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x11eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x11ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x11f7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11fb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1200: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1203: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1207: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x120c: mov_imm:
	regs[5] = 0x1d000343, opcode= 0x06
0x1212: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1215: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1218: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x121e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1224: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1228: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x122d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1230: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1233: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1237: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x123c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x123f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1242: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1245: mov_imm:
	regs[5] = 0x388d6e55, opcode= 0x06
0x124b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x124e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1251: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1254: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1257: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x125b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1260: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1263: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1266: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1269: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x126d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1272: mov_imm:
	regs[5] = 0xb54e4a59, opcode= 0x06
0x1278: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x127b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x127e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x128a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1291: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1296: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x129a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x129f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x12a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x12a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x12af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12b4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x12b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x12ba: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x12bd: mov_imm:
	regs[5] = 0x81d561a2, opcode= 0x06
0x12c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x12c6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x12ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12cf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x12d2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x12d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x12e7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x12f3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12fc: mov_imm:
	regs[5] = 0x6943a0ec, opcode= 0x06
0x1302: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1305: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1308: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1314: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x131a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x131d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1321: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1326: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1329: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x132c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x132f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1332: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1336: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x133b: mov_imm:
	regs[5] = 0xaec2b85c, opcode= 0x06
0x1341: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1344: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1347: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x134a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x134d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1350: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1354: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1359: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x135c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x135f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1363: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1368: mov_imm:
	regs[5] = 0xb9717d1f, opcode= 0x06
0x136e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1372: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1377: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x137a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1380: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1386: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1389: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x138c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x138f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1393: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1398: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x139b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x139e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x13a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13a7: mov_imm:
	regs[5] = 0xc2ccfca, opcode= 0x06
0x13ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x13b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13b6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x13b9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x13bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13c2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x13c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x13c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x13cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13d1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x13d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x13d7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x13db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13e0: mov_imm:
	regs[5] = 0xc6e2464e, opcode= 0x06
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x13ef: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13f8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x13fe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1404: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1407: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1410: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1413: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1416: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1419: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1422: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1426: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x142b: mov_imm:
	regs[5] = 0xc8d6eb60, opcode= 0x06
0x1431: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1434: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1437: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x143a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x143d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1440: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1444: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1449: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x144c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x144f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1458: mov_imm:
	regs[5] = 0xfb035565, opcode= 0x06
0x145e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1461: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1465: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x146a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1470: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1476: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x147a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x147f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1482: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x148b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x148e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1491: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1494: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1497: mov_imm:
	regs[5] = 0xfeb0de33, opcode= 0x06
0x149d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x14a0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x14a3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x14a6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x14a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x14ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x14af: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x14b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x14b5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x14b8: mov_imm:
	regs[5] = 0xbd9e1a23, opcode= 0x06
0x14be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x14c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14c7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x14ca: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x14d0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x14d7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14dc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x14e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14e5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x14e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x14eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x14ee: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x14f2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x14fa: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x14fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1503: mov_imm:
	regs[5] = 0x1eca5d82, opcode= 0x06
0x1509: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x150c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x150f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1518: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x151c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1521: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1524: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1527: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x152a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x152e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1533: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1537: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x153c: mov_imm:
	regs[5] = 0xeaa077c9, opcode= 0x06
0x1542: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1546: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x154b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x154e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1554: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x155a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x155d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1560: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1563: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1566: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1569: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x156c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x156f: mov_imm:
	regs[5] = 0xd66dd31f, opcode= 0x06
0x1575: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1578: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x157b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1584: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1587: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x158a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x158d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1590: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1593: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1596: mov_imm:
	regs[5] = 0x7d6dc40b, opcode= 0x06
0x159c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x15a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15a5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x15a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15ae: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x15b4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x15ba: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15c3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x15cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x15d2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x15d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x15de: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x15e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15e7: mov_imm:
	regs[5] = 0x6e8018a2, opcode= 0x06
0x15ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x15f0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x15f3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x15f6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x15f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x15fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x15ff: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1602: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1605: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1608: mov_imm:
	regs[5] = 0x4afe055e, opcode= 0x06
0x160e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1612: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1617: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x161a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1626: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x162c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x162f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1633: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1638: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x163b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x163f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1644: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1647: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x164b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1650: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1653: mov_imm:
	regs[5] = 0x7db64a, opcode= 0x06
0x1659: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x165c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x165f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1662: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1665: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1668: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x166c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1671: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1674: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1677: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1680: mov_imm:
	regs[5] = 0x804733e8, opcode= 0x06
0x1686: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1689: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x168d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1692: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1698: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x169e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x16a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16a7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x16ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x16b4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x16bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16c2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x16c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x16c8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x16cb: mov_imm:
	regs[5] = 0x1e7d563, opcode= 0x06
0x16d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x16da: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x16dd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x16e0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x16e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x16e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x16e9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x16f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16fb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x16fe: mov_imm:
	regs[5] = 0xfdf68b52, opcode= 0x06
0x1704: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1707: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1710: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1716: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x171c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1725: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1728: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x172b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x172f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1734: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x173d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1741: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1746: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1749: mov_imm:
	regs[5] = 0xcb34dfd0, opcode= 0x06
0x174f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1752: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1755: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1759: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x175e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1762: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1767: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x176a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x176d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1770: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1774: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1779: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x177c: mov_imm:
	regs[5] = 0x91efee10, opcode= 0x06
0x1783: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1788: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x178b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x178e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1795: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x179a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x17a0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x17a3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x17a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x17aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x17b2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x17b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x17b8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x17bb: mov_imm:
	regs[5] = 0xfe4f3e0c, opcode= 0x06
0x17c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x17c4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x17c7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x17ca: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x17cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x17d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x17d3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x17d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x17d9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x17dc: mov_imm:
	regs[5] = 0xeca0cccb, opcode= 0x06
0x17e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x17eb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x17ee: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x17f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17fa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1800: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1804: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1809: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x180c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x180f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1812: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1815: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1819: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x181e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1822: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1827: mov_imm:
	regs[5] = 0x3fac0a4b, opcode= 0x06
0x182d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1830: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1834: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1839: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x183c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x183f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1842: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1845: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1848: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x184b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x184f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1854: mov_imm:
	regs[5] = 0x58c0a3c3, opcode= 0x06
0x185a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1863: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1866: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1872: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1878: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x187b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x187e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1881: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1884: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1887: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x188b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1890: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1893: mov_imm:
	regs[5] = 0x91c4ab26, opcode= 0x06
0x1899: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x189c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x189f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x18a2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x18a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x18a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18ab: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x18ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x18b1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x18b4: mov_imm:
	regs[5] = 0xa880d090, opcode= 0x06
0x18ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x18bd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x18c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18c6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x18cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18d2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x18d8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x18dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18e1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x18e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x18e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18ea: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x18ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x18f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18f6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x18fa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ff: mov_imm:
	regs[5] = 0x96a15a94, opcode= 0x06
0x1905: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1908: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x190b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x190e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1911: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1914: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1918: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x191d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1920: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1923: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1926: mov_imm:
	regs[5] = 0x76bbb9db, opcode= 0x06
0x192c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1930: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1935: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1939: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x193e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1944: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x194a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x194d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1950: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1953: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1956: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1959: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x195d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1962: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1965: mov_imm:
	regs[5] = 0xc202d176, opcode= 0x06
0x196b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x196e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1971: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1974: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1977: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x197a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x197d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1981: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1986: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1989: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x198c: mov_imm:
	regs[5] = 0x43131394, opcode= 0x06
0x1992: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x199b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x199e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19aa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x19b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19b6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x19b9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x19c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x19c8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x19cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x19ce: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x19d2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19d7: mov_imm:
	regs[5] = 0x2dd7813, opcode= 0x06
0x19dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x19e0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x19e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19e9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x19ec: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x19ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x19f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x19f5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x19f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a01: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1a04: mov_imm:
	regs[5] = 0x24e9115, opcode= 0x06
0x1a0a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a0e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a13: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1a16: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1a1c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1a22: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1a25: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1a28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a2f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a34: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a38: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a40: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1a43: mov_imm:
	regs[5] = 0xe9d0e910, opcode= 0x06
0x1a4a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a58: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1a5b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1a5e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1a62: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a6d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a73: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1a76: mov_imm:
	regs[5] = 0x3acbb6e9, opcode= 0x06
0x1a7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a7f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1a82: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1a88: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1a8f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a94: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1a97: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1a9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a9e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1aa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1aa6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1aa9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1aac: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1aaf: mov_imm:
	regs[5] = 0xbe6e6832, opcode= 0x06
0x1ab5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ab9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1abe: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1ac1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1ac4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1ac7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1acb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ad0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ad3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ad6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ada: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1adf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1ae2: mov_imm:
	regs[5] = 0x2de26515, opcode= 0x06
0x1ae8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1aeb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1aee: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1afa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1b00: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1b03: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1b06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b0c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b12: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1b16: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b1b: mov_imm:
	regs[5] = 0x89c8e04c, opcode= 0x06
0x1b22: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b2a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1b2e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b33: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1b37: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b3c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b4b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b51: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1b54: mov_imm:
	regs[5] = 0xc7066b67, opcode= 0x06
0x1b5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b5d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1b61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b66: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1b6d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b72: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1b79: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b7e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1b81: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1b84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b8a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b90: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1b94: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b99: mov_imm:
	regs[5] = 0x781ce7f, opcode= 0x06
0x1b9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ba2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1ba5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1ba8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1bab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1bae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1bb2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bb7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1bba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1bbe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bc3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1bc6: mov_imm:
	regs[5] = 0x87972ff1, opcode= 0x06
0x1bcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1bd0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bd5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1bd9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bde: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1be5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bea: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1bf0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1bf3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1bf6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1bf9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c02: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c06: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c0e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1c12: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c17: mov_imm:
	regs[5] = 0xb95ebf2a, opcode= 0x06
0x1c1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c21: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c26: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1c29: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1c2c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1c2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1c32: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c35: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c39: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c42: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c47: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1c4a: mov_imm:
	regs[5] = 0x6164efcf, opcode= 0x06
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c59: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1c5c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1c62: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c6e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1c71: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1c7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c80: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c84: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c8c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1c8f: mov_imm:
	regs[5] = 0x283df8a6, opcode= 0x06
0x1c95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c99: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c9e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1ca2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ca7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1caa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1cad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1cb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1cb3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1cb7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cbc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1cc0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cc5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1cc8: mov_imm:
	regs[5] = 0x13ecb339, opcode= 0x06
0x1cce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1cd1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1cd4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1cda: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1ce0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1ce3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ce6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1ce9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1cec: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1cef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1cf2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1cf5: mov_imm:
	regs[5] = 0x79ce0aff, opcode= 0x06
0x1cfb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1cfe: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1d01: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1d04: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1d08: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d13: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d1a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d1f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1d23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d28: mov_imm:
	regs[5] = 0x3f716645, opcode= 0x06
0x1d2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d32: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d37: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1d3a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1d40: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1d47: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d4c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1d4f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1d52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d58: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d64: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1d67: mov_imm:
	regs[5] = 0x59267957, opcode= 0x06
0x1d6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d70: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1d74: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d79: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1d7c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1d7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d85: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d8b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1d8e: mov_imm:
	regs[5] = 0x478ec4c7, opcode= 0x06
0x1d94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d97: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1d9a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1da1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1da6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1dac: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1daf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1db3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1db8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1dbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1dbf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dc4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1dc8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1dd0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dd9: mov_imm:
	regs[5] = 0x4178fa95, opcode= 0x06
0x1de0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1de5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1de8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1deb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1dee: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1df2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1df7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1dfa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1dfd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e03: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1e06: mov_imm:
	regs[5] = 0xe92d6812, opcode= 0x06
0x1e0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e0f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1e12: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1e18: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1e1e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1e21: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1e24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e2a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e30: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1e34: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e39: mov_imm:
	regs[5] = 0x3b748287, opcode= 0x06
0x1e3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e42: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1e45: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1e48: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1e4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e52: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e57: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e5d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1e60: mov_imm:
	regs[5] = 0x5cd7d3e7, opcode= 0x06
0x1e66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e69: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1e6d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e72: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1e78: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1e7e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1e81: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1e84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e8a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e9c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1e9f: mov_imm:
	regs[5] = 0x35a8f99c, opcode= 0x06
0x1ea5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ea8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1eab: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1eae: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1eb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1eb4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1eb8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ebd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ec0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ec4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ec9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1ecc: mov_imm:
	regs[5] = 0x792f6b9d, opcode= 0x06
0x1ed2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ed5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1ed8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1ede: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1ee4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1ee8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eed: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ef0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1ef3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ef6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1eff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f02: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1f05: mov_imm:
	regs[5] = 0x8bf54caf, opcode= 0x06
0x1f0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f0e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1f11: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1f14: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1f17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f1b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f23: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f29: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1f2c: mov_imm:
	regs[5] = 0xcaa939ac, opcode= 0x06
0x1f33: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f3b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1f3e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1f45: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f4a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1f50: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1f53: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1f56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f63: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f68: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f6c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f74: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1f77: mov_imm:
	regs[5] = 0x7f29cf70, opcode= 0x06
0x1f7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f80: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1f83: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1f86: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1f89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f8f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f95: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1f98: mov_imm:
	regs[5] = 0xfe30d4fb, opcode= 0x06
0x1f9f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fa4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1fa7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1faa: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1fb0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1fb6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1fb9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1fbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1fbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1fc3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fc8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1fcb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1fce: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1fd1: mov_imm:
	regs[5] = 0x10629192, opcode= 0x06
0x1fd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1fda: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1fdd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1fe0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1fe3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1fe6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1fe9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1fec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1fef: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1ff2: mov_imm:
	regs[5] = 0x4c31c27b, opcode= 0x06
0x1ff9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ffe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2001: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2004: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x200a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2010: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2013: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2016: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2019: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x201c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x201f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2022: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2025: mov_imm:
	regs[5] = 0xec309a86, opcode= 0x06
0x202b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x202e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2031: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2034: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2037: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x203a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x203d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2040: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2043: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2046: mov_imm:
	regs[5] = 0xac83045c, opcode= 0x06
0x204c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x204f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2052: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2058: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x205e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2061: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2064: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2068: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x206d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2071: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2076: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2079: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x207c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2085: mov_imm:
	regs[5] = 0x141c8078, opcode= 0x06
0x208b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x208e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2091: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2094: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2097: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x209a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x209d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x20a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x20a3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x20a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20ac: mov_imm:
	regs[5] = 0x554e938a, opcode= 0x06
0x20b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20b5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x20b8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x20be: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x20c4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x20c7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x20ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x20ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x20d6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x20d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x20dc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x20df: mov_imm:
	regs[5] = 0xe9e70058, opcode= 0x06
0x20e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20e8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x20eb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x20ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20f4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2100: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2109: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x210c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2110: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2115: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2119: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x211e: mov_imm:
	regs[5] = 0xb263068b, opcode= 0x06
0x2124: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2127: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x212b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2130: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2137: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x213c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2142: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2145: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2148: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x214b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x214e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2151: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2154: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2158: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x215d: mov_imm:
	regs[5] = 0x7a9c30b5, opcode= 0x06
0x2163: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2167: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x216c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x216f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2178: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x217b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x217e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2181: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2184: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2187: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x218a: mov_imm:
	regs[5] = 0x2b0f32ef, opcode= 0x06
0x2190: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2193: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2196: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x219c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x21a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21a8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x21ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21b1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x21b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x21b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x21ba: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x21bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x21c0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x21c3: mov_imm:
	regs[5] = 0x20281891, opcode= 0x06
0x21c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x21cc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x21d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21d5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x21d8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x21db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x21de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x21e1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x21e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x21e7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x21ea: mov_imm:
	regs[5] = 0xfff3c6fd, opcode= 0x06
0x21f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x21f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21f9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x21fc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2202: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2208: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x220b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x220f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2214: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2218: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x221d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2220: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2223: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2226: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2229: mov_imm:
	regs[5] = 0x16047ddf, opcode= 0x06
0x222f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2232: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2235: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2238: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2241: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2244: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2248: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x224d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2250: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2253: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2256: mov_imm:
	regs[5] = 0xb1b7aca1, opcode= 0x06
0x225d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2262: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2265: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2268: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x226e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2275: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x227a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x227d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2280: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2283: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2286: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2289: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x228c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2290: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2295: mov_imm:
	regs[5] = 0x7653fef, opcode= 0x06
0x229b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22a4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x22a7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x22aa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x22ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x22b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22b3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x22b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x22b9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22c2: mov_imm:
	regs[5] = 0x2ec2174b, opcode= 0x06
0x22c9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x22d1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x22d4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x22da: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x22e0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x22e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22e9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x22ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x22ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22f2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x22f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x22f8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x22fb: mov_imm:
	regs[5] = 0x2adfec79, opcode= 0x06
0x2301: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2304: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2307: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x230a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x230d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2310: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2313: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2317: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x231c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x231f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2323: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2328: mov_imm:
	regs[5] = 0x8c1a07e5, opcode= 0x06
0x232e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2332: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2337: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x233a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2340: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2346: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2349: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x234d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2352: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2355: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x235e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2361: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2364: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2367: mov_imm:
	regs[5] = 0x88c467fa, opcode= 0x06
0x236d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2370: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2373: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2376: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2379: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x237d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2382: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2385: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2388: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x238b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x238e: mov_imm:
	regs[5] = 0xc91d1407, opcode= 0x06
0x2394: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2397: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x239a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x23a0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x23a6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x23a9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x23ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x23af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23b8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x23bc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23ca: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x23cd: mov_imm:
	regs[5] = 0x1066f7c4, opcode= 0x06
0x23d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x23d6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x23d9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23e2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x23e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x23e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x23eb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x23ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23f2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23f7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x23fa: mov_imm:
	regs[5] = 0xaaacf0fa, opcode= 0x06
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2406: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2409: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x240c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2413: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2418: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x241e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2421: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2424: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2428: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x242d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2431: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2436: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2439: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x243d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2442: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x244b: mov_imm:
	regs[5] = 0x6847e31c, opcode= 0x06
0x2451: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2454: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2457: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x245a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x245e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2463: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2467: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x246c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x246f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2472: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2475: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2478: mov_imm:
	regs[5] = 0x4768e711, opcode= 0x06
0x247e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2481: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2484: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2490: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2496: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2499: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x249c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x249f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x24a2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x24a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x24a8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x24ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24b1: mov_imm:
	regs[5] = 0x43bb1436, opcode= 0x06
0x24b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24c6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x24c9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x24cc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x24d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x24d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x24db: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x24de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x24e1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x24e4: mov_imm:
	regs[5] = 0x6b464f73, opcode= 0x06
0x24ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x24ed: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x24f0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x24f6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x24fc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x24ff: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2502: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2505: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2508: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x250b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x250e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2511: mov_imm:
	regs[5] = 0x3c04b1b7, opcode= 0x06
0x2517: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x251a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x251e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2523: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2526: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2529: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x252c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x252f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2532: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2535: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2538: mov_imm:
	regs[5] = 0xc7cdf5e7, opcode= 0x06
0x253e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2541: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2544: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x254a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2550: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2559: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x255c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2560: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2565: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2568: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x256b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x256e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2572: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2577: mov_imm:
	regs[5] = 0x145e898d, opcode= 0x06
0x257d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2580: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2584: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2589: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x258c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x258f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2592: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2596: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x259b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x259e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25a1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x25a4: mov_imm:
	regs[5] = 0x60f08971, opcode= 0x06
0x25aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x25ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25b3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x25b6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x25bc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x25c2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25cb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x25d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x25da: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x25dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25e0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x25e3: mov_imm:
	regs[5] = 0x30267954, opcode= 0x06
0x25ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x25f2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x25f5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x25f8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x25fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x25fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2602: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2607: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x260a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x260d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2610: mov_imm:
	regs[5] = 0x23c59123, opcode= 0x06
0x2616: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2619: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2622: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2628: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2634: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2637: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x263a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x263e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2643: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2646: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x264a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x264f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2652: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2655: mov_imm:
	regs[5] = 0x69dbc21f, opcode= 0x06
0x265b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x265e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2661: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2664: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2668: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x266d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2670: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2679: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x267c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x267f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2682: mov_imm:
	regs[5] = 0x9b175301, opcode= 0x06
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x268e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2692: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2697: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x269a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x26a0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x26a6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x26a9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x26ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x26af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x26b2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x26b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x26b8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x26bb: mov_imm:
	regs[5] = 0xee15e8ae, opcode= 0x06
0x26c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x26c4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x26c7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x26ca: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x26cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x26d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x26d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26d9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x26dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x26e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26e5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x26e8: mov_imm:
	regs[5] = 0xe8140201, opcode= 0x06
0x26ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x26f1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x26f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26fa: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2700: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2706: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2709: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x270c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x270f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2712: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2715: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2718: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x271b: mov_imm:
	regs[5] = 0xe2967b79, opcode= 0x06
0x2721: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2725: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x272a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x272e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2733: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2737: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x273c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x273f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2743: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2748: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x274b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x274e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2752: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2757: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x275a: mov_imm:
	regs[5] = 0x5a978ed0, opcode= 0x06
0x2760: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2764: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2769: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x276c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2772: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2778: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x277b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x277e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2781: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2784: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2787: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x278a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x278e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2793: mov_imm:
	regs[5] = 0xbeb4959a, opcode= 0x06
0x2799: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x279c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x279f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x27a2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x27a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x27a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x27ab: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x27ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x27b1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x27b4: mov_imm:
	regs[5] = 0x188248d, opcode= 0x06
0x27bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x27c3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x27c6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x27cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27d2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x27d8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x27db: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x27de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x27e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x27e4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x27e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x27ea: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x27ed: mov_imm:
	regs[5] = 0xea450fd1, opcode= 0x06
0x27f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x27f6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x27f9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x27fc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2800: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2805: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2808: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x280b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x280e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2811: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2814: mov_imm:
	regs[5] = 0xbafade8a, opcode= 0x06
0x281a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x281e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2823: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x282c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2838: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x283e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2841: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2844: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2847: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x284a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x284d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2851: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2856: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2859: mov_imm:
	regs[5] = 0x4ddcee36, opcode= 0x06
0x2860: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2865: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x286e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2871: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2874: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2878: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x287d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2881: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2886: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2889: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x288c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2895: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2898: mov_imm:
	regs[5] = 0x893f61e7, opcode= 0x06
0x289e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28a1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x28a4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x28aa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x28b0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x28b3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x28b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x28b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28bc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x28c2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x28c5: mov_imm:
	regs[5] = 0x37cb500f, opcode= 0x06
0x28cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28ce: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x28d1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x28d4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x28d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x28da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28dd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x28e3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x28e6: mov_imm:
	regs[5] = 0xd0863238, opcode= 0x06
0x28ed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28f5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x28f8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x28ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2904: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x290b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2910: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2919: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x291c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x291f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2922: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2926: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x292b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x292e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2931: mov_imm:
	regs[5] = 0x17923375, opcode= 0x06
0x2937: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x293a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x293e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2943: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2946: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2949: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x294c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x294f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2953: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2958: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x295c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2961: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2964: mov_imm:
	regs[5] = 0xef25e523, opcode= 0x06
0x296a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x296d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2970: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2976: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x297c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x297f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2982: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2985: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2989: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x298e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2991: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2994: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2998: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x299d: mov_imm:
	regs[5] = 0xd9776362, opcode= 0x06
0x29a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x29a6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x29a9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x29ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29b2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x29b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x29be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x29c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29c7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x29ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x29ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29d3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x29d6: mov_imm:
	regs[5] = 0xe2e0eecc, opcode= 0x06
0x29dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x29df: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x29e2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x29e8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x29ee: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x29f1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x29f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x29fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a07: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a0c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a12: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2a15: mov_imm:
	regs[5] = 0x2f1654be, opcode= 0x06
0x2a1b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a1e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2a21: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2a24: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2a27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a2d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a33: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2a36: mov_imm:
	regs[5] = 0xb89eb657, opcode= 0x06
0x2a3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a3f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2a42: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2a48: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2a4e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2a51: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2a54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a5a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a60: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2a63: mov_imm:
	regs[5] = 0xccdeb47f, opcode= 0x06
0x2a69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a6c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2a6f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2a72: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2a75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a7b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a81: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2a84: mov_imm:
	regs[5] = 0x521744c2, opcode= 0x06
0x2a8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a8d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2a90: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2a97: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a9c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2aa3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2aa8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2aab: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2aae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ab2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ab7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2aba: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2abd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ac0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2ac3: mov_imm:
	regs[5] = 0xe1e6126f, opcode= 0x06
0x2ac9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2acd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ad2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2ad5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2ad9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ade: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2ae1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ae4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ae7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2aeb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2af0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2af3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2afc: mov_imm:
	regs[5] = 0xc2ae282a, opcode= 0x06
0x2b02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b05: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2b08: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2b0e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2b14: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2b18: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b1d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2b20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b27: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b2c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b32: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2b35: mov_imm:
	regs[5] = 0xe0bf27ec, opcode= 0x06
0x2b3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b3e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2b41: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2b44: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2b47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b4e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b53: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b5c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b5f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2b62: mov_imm:
	regs[5] = 0x9f8a9c3b, opcode= 0x06
0x2b68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b6b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2b6e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2b75: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b7a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2b80: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2b83: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2b86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b8a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b92: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b98: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2b9b: mov_imm:
	regs[5] = 0xae72111d, opcode= 0x06
0x2ba1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ba4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2ba7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2baa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2bae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bb3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2bb6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2bb9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2bbd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bc2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2bc5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2bc8: mov_imm:
	regs[5] = 0x14c9fed5, opcode= 0x06
0x2bce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2bd1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2bd4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2bda: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2be0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2be3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2be7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2bef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2bf2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2bf6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bfb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2bff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c04: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2c08: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c0d: mov_imm:
	regs[5] = 0xb1aa988e, opcode= 0x06
0x2c13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c16: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2c19: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2c1c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2c1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c26: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c2b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c31: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2c34: mov_imm:
	regs[5] = 0x6358760f, opcode= 0x06
0x2c3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c3d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2c40: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2c46: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2c4c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2c4f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2c53: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c64: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c70: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2c74: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c79: mov_imm:
	regs[5] = 0x8daafc98, opcode= 0x06
0x2c80: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c89: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c8e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2c91: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2c94: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2c97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c9b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ca0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ca3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2cb0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cb5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2cb8: mov_imm:
	regs[5] = 0x71937e60, opcode= 0x06
0x2cbf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cc4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2cc7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2cca: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2cd0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2cd6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2cda: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cdf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2ce3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ce8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ceb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2cee: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2cf1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2cf5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cfa: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2cfe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d03: mov_imm:
	regs[5] = 0xc86a6890, opcode= 0x06
0x2d09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d0c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2d0f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d18: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2d1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d21: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d27: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2d2a: mov_imm:
	regs[5] = 0xef5100ea, opcode= 0x06
0x2d30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d33: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2d36: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2d3c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2d43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d48: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2d4b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2d4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d52: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d5a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d60: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2d64: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d69: mov_imm:
	regs[5] = 0xb5b451f5, opcode= 0x06
0x2d70: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d79: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d7e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2d81: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2d84: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2d88: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d93: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d9a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d9f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2da8: mov_imm:
	regs[5] = 0xdb88c59f, opcode= 0x06
0x2dae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2db1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2db4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2dba: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2dc0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2dc4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dc9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2dcc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2dd0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2dd9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dde: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2de1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2de5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dea: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2ded: mov_imm:
	regs[5] = 0xfb0a09f0, opcode= 0x06
0x2df3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2df7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dfc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2e00: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e05: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2e08: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2e0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e11: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e17: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2e1a: mov_imm:
	regs[5] = 0x16ec0852, opcode= 0x06
0x2e20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e23: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2e26: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2e2d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e32: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2e38: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2e3b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2e3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e44: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e48: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e56: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2e5a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e5f: mov_imm:
	regs[5] = 0x219abefa, opcode= 0x06
0x2e65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e68: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2e6b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2e6e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2e72: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e7d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e81: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e89: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2e8d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e92: mov_imm:
	regs[5] = 0xc8f9005a, opcode= 0x06
0x2e99: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ea1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2ea4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2eaa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2eb0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2eb3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2eb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2eba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ebf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ec2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ec5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ec8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2ecb: mov_imm:
	regs[5] = 0xf1ddeaed, opcode= 0x06
0x2ed1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2eda: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2ede: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ee3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2ee6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2ee9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2eec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2eef: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ef8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2efb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2efe: mov_imm:
	regs[5] = 0x9a482947, opcode= 0x06
0x2f04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f07: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2f0b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f10: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2f16: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2f1d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f22: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2f25: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2f29: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2f31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f34: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f3a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2f3d: mov_imm:
	regs[5] = 0xe9f5d707, opcode= 0x06
0x2f44: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f49: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f4c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2f4f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2f52: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2f55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2f58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f5b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f67: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f70: mov_imm:
	regs[5] = 0x2227d427, opcode= 0x06
0x2f76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f79: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f82: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2f88: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2f8f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f94: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2f98: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f9d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2fa0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2fa3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fac: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2faf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2fb3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fb8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2fbb: mov_imm:
	regs[5] = 0x1f58de7c, opcode= 0x06
0x2fc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2fc4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2fc7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2fca: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2fcd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2fd1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fd6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2fd9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2fdc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2fdf: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2fe2: mov_imm:
	regs[5] = 0x58c3dc6, opcode= 0x06
0x2fe8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2feb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2fee: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ffa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3000: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3004: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3009: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x300c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3018: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x301c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3024: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3027: mov_imm:
	regs[5] = 0x7506d71c, opcode= 0x06
0x302d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3030: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3033: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3036: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x303a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x303f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3045: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x304b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x304e: mov_imm:
	regs[5] = 0x9f8bd53f, opcode= 0x06
0x3054: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3058: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x305d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3060: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3066: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3072: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3075: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x307b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x307e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3081: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3084: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3087: mov_imm:
	regs[5] = 0xe328ec39, opcode= 0x06
0x308d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3090: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3093: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3096: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x309a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x309f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x30a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x30ab: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x30ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x30b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30b7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x30ba: mov_imm:
	regs[5] = 0x9f4fe09f, opcode= 0x06
0x30c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x30c3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x30c6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x30cc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x30d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30d8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x30db: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x30df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x30e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x30eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30f0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x30f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3102: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3105: mov_imm:
	regs[5] = 0xa205d966, opcode= 0x06
0x310c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3114: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3117: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x311a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3123: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3127: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x312c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x312f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3132: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3135: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3138: mov_imm:
	regs[5] = 0x3e1c808e, opcode= 0x06
0x313e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3141: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3144: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x314a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3150: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3153: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3157: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x315c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x315f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3162: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3165: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3168: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x316c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3171: mov_imm:
	regs[5] = 0x1b612447, opcode= 0x06
0x3177: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x317a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x317e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3183: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3186: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3189: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x318c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x318f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3192: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3195: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x319e: mov_imm:
	regs[5] = 0x977123ec, opcode= 0x06
0x31a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x31a7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x31ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31b0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x31b6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x31bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31c2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x31c5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x31c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x31cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x31d4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x31d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x31da: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x31dd: mov_imm:
	regs[5] = 0xe2991903, opcode= 0x06
0x31e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x31ec: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x31ef: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x31f2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x31f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x31fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3201: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3204: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3207: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x320a: mov_imm:
	regs[5] = 0xbac926a8, opcode= 0x06
0x3210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3213: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3216: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x321c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3222: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3225: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3228: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x322c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3231: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3234: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3237: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x323a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x323d: mov_imm:
	regs[5] = 0x39eb64ac, opcode= 0x06
0x3244: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3249: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x324c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x324f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3252: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3255: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3258: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x325b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x325e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3262: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3267: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x326a: mov_imm:
	regs[5] = 0xfb5ae938, opcode= 0x06
0x3271: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3276: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x327a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x327f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3282: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3288: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x328e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3291: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3295: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x329a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x329e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32a6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x32a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x32ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32b2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x32b5: mov_imm:
	regs[5] = 0xba946fac, opcode= 0x06
0x32bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x32be: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x32c1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32ca: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x32cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x32d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32df: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x32e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x32e5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32ee: mov_imm:
	regs[5] = 0x96ce269d, opcode= 0x06
0x32f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x32fd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3300: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x330c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3312: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3315: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3319: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x331e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3321: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3324: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3330: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3333: mov_imm:
	regs[5] = 0xafd3d014, opcode= 0x06
0x3339: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x333d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3342: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3345: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3348: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x334b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x334e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3352: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3357: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x335a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x335d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3361: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3366: mov_imm:
	regs[5] = 0xa0fd2e92, opcode= 0x06
0x336d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3372: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3375: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3378: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x337e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3384: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3387: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x338b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3390: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3394: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3399: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x339c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x33a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x33a8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x33ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33b1: mov_imm:
	regs[5] = 0xc5080ead, opcode= 0x06
0x33b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x33c0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x33c3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x33c6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x33c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x33cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x33cf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x33d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x33d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33db: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x33de: mov_imm:
	regs[5] = 0xf1346cf5, opcode= 0x06
0x33e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x33e7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x33ea: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x33f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33f6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x33fc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x33ff: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3403: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3408: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x340c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3411: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3414: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3417: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x341a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x341d: mov_imm:
	regs[5] = 0xb9b9e63d, opcode= 0x06
0x3423: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3426: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3429: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x342c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3430: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3435: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3438: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x343b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x343e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3441: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3445: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x344a: mov_imm:
	regs[5] = 0x8f47a779, opcode= 0x06
0x3450: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3454: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3459: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x345c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3462: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3469: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x346e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3471: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3474: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3477: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x347a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x347d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3481: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3486: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x348a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x348f: mov_imm:
	regs[5] = 0x57cce604, opcode= 0x06
0x3495: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3498: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x349b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x349e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x34a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x34a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x34a7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x34ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x34b3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x34b6: mov_imm:
	regs[5] = 0x6c0c6dd, opcode= 0x06
0x34bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x34bf: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x34c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34c8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x34cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34d4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x34da: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x34dd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x34e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x34e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x34e6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x34ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x34f2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x34f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34fb: mov_imm:
	regs[5] = 0xa51f05a9, opcode= 0x06
0x3501: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3504: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3507: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x350b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3510: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3513: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3517: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x351c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x351f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3522: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3526: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x352b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x352f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3534: mov_imm:
	regs[5] = 0x7dc1e3e7, opcode= 0x06
0x353a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x353d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3540: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3546: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x354c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x354f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3552: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3555: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3558: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x355b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x355e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3561: mov_imm:
	regs[5] = 0xd6e32dc9, opcode= 0x06
0x3567: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x356a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x356d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3570: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3573: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3579: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x357c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3580: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3585: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3588: mov_imm:
	regs[5] = 0x7c4343f1, opcode= 0x06
0x358e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3591: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3594: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x359a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x35a0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x35a3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x35a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x35a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x35ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35b2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x35be: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x35c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35c7: mov_imm:
	regs[5] = 0x3ecdd153, opcode= 0x06
0x35cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x35d0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x35d3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x35d6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x35da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x35e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x35e5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x35e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x35eb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x35ee: mov_imm:
	regs[5] = 0x85a67c3, opcode= 0x06
0x35f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x35f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35fd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3601: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3606: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x360c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3612: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3615: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3619: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x361e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3621: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3624: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3628: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x362d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3630: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3633: mov_imm:
	regs[5] = 0xcf1d63c8, opcode= 0x06
0x363a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x363f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3643: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3648: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x364b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x364f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3654: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3658: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x365d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3661: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3666: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3669: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x366c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x366f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3672: mov_imm:
	regs[5] = 0x8de06bd9, opcode= 0x06
0x3678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3681: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3685: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x368a: mov_imm:
	regs[30] = 0xb4c47a71, opcode= 0x06
0x3690: mov_imm:
	regs[31] = 0xb300e6e1, opcode= 0x06
0x3696: xor_regs:
	regs[0] ^= regs[30], opcode= 0x0b
0x3699: xor_regs:
	regs[1] ^= regs[31], opcode= 0x0b
max register index:31
