Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Apr 30 14:36:08 2018
 make -f system.make exporttosdk started...
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

counter_5 has been deleted from the project
counter_7 has been deleted from the project
counter_0 has been deleted from the project
counter_4 has been deleted from the project
counter_6 has been deleted from the project
counter_1 has been deleted from the project
counter_3 has been deleted from the project
counter_2 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	/home/adam/RO-PUF/XPS_workspace/hw/etc/system.filters
Done writing Tab View settings to:
	/home/adam/RO-PUF/XPS_workspace/hw/etc/system.gui
Assigned Driver ring_osc 2.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_1
ring_osc_1 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ring_osc_1 has been deleted from the project
ring_osc_0 has been deleted from the project
Assigned Driver ring_osc 2.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_1
ring_osc_1 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_2
ring_osc_2 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_3
ring_osc_3 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_4
ring_osc_4 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_5
ring_osc_5 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_6
ring_osc_6 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_7
ring_osc_7 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue May  8 10:57:46 2018
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/adam/RO-PUF/XPS_workspace/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS_workspace/hw/pcores/ring_osc_v1_02_a/data/ring_osc_v2_1
   _0.mpd line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 45 
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 168 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 16 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 25 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 35 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 48 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs line
62 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs
line 74 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs
line 97 - Copying cache implementation netlist
IPNAME:dut_control_core INSTANCE:dut_control_core_0 -
/home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 104 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 117 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs
line 126 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 148 - Copying cache
implementation netlist
IPNAME:util_reduced_logic INSTANCE:orgate_1 -
/home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 162 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 133 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs line
104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs line
133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 171 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_1 - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 179 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_2 - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 187 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_3 - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 195 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_4 - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_5 - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 211 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_6 - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 219 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_7 - /home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 227 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS_workspace/hw/system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vlx60ff668-10 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 71.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Tue May  8 11:03:40 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vlx60ff668-10 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vlx60ff668-10 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File: /home/adam/RO-PUF/XPS_workspace/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/RO-PUF/XPS_workspace/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-10 -nt timestamp -bm system.bmm
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vlx60ff668-10 -nt timestamp -bm system.bmm
/home/adam/RO-PUF/XPS_workspace/hw/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/adam/RO-PUF/XPS_workspace/hw/implementation/system.ngc"
...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_xps_timer_0_wrapper.ng
c"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_xps_intc_0_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_dut_control_core_0_wra
pper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_orgate_1_wrapper.ngc".
..
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_0_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_1_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_2_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_3_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_4_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_5_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_6_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_7_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(34)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
ERROR:NgdBuild:604 - logical block
   'ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_1/ring_osc_1/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_2/ring_osc_2/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_3/ring_osc_3/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     8
  Number of warnings:  42

Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   13 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
system.make:135: recipe for target '__xps/system_routed' failed
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue May  8 11:05:49 2018
 make -f system.make netlist started...
make: Nothing to be done for 'netlist'.
Done!

********************************************************************************
At Local date and time: Tue May  8 11:11:58 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vlx60ff668-10 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vlx60ff668-10 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File: /home/adam/RO-PUF/XPS_workspace/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/RO-PUF/XPS_workspace/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-10 -nt timestamp -bm system.bmm
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vlx60ff668-10 -nt timestamp -bm system.bmm
/home/adam/RO-PUF/XPS_workspace/hw/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/adam/RO-PUF/XPS_workspace/hw/implementation/system.ngc"
...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_xps_timer_0_wrapper.ng
c"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_xps_intc_0_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_dut_control_core_0_wra
pper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_orgate_1_wrapper.ngc".
..
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_0_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_1_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_2_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_3_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_4_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_5_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_6_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_7_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(34)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
ERROR:NgdBuild:604 - logical block
   'ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_1/ring_osc_1/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_2/ring_osc_2/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_3/ring_osc_3/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_2' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     8
  Number of warnings:  42

Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   12 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
system.make:135: recipe for target '__xps/system_routed' failed
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue May  8 11:13:04 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vlx60ff668-10 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vlx60ff668-10 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File: /home/adam/RO-PUF/XPS_workspace/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/RO-PUF/XPS_workspace/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-10 -nt timestamp -bm system.bmm
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vlx60ff668-10 -nt timestamp -bm system.bmm
/home/adam/RO-PUF/XPS_workspace/hw/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/adam/RO-PUF/XPS_workspace/hw/implementation/system.ngc"
...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_xps_timer_0_wrapper.ng
c"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_xps_intc_0_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_dut_control_core_0_wra
pper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_orgate_1_wrapper.ngc".
..
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_0_wrapper.ngc
"...
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
======Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_1_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_2_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_3_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_4_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_5_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_6_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS_workspace/hw/implementation/system_ring_osc_7_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(34)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  14 sec
Total CPU time to NGDBUILD completion:   14 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-10".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a7e8baf) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a7e8baf) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:80574cf) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:19d5a8b3) REAL time: 11 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:19d5a8b3) REAL time: 11 secs 

..............................................................................................................................................................................
Phase 6.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 16
# Number of Global Clock Networks: 10
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "mdm_0/mdm_0/BUFG_DRCK" LOC = "BUFGCTRL_X0Y27" ;
INST "ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_buf_BUFG" LOC = "BUFGCTRL_X0Y4" ;
INST "ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_buf_BUFG" LOC = "BUFGCTRL_X0Y28" ;
INST "ring_osc_2/ring_osc_2/USER_LOGIC_I/ring_osc_buf_BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_buf_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_buf_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_buf_BUFG" LOC = "BUFGCTRL_X0Y30" ;
INST "ring_osc_3/ring_osc_3/USER_LOGIC_I/ring_osc_buf_BUFG" LOC = "BUFGCTRL_X0Y1" ;
INST "ring_osc_1/ring_osc_1/USER_LOGIC_I/ring_osc_buf_BUFG" LOC = "BUFGCTRL_X0Y0" ;
INST "clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST" LOC = "BUFGCTRL_X0Y31" ;
INST "XIL_ML_UNUSED_DCM_1" LOC = "DCM_ADV_X0Y4" ;
INST "XIL_ML_UNUSED_DCM_2" LOC = "DCM_ADV_X0Y3" ;
INST "XIL_ML_UNUSED_DCM_3" LOC = "DCM_ADV_X0Y5" ;
INST "XIL_ML_UNUSED_DCM_4" LOC = "DCM_ADV_X0Y2" ;
INST "XIL_ML_UNUSED_DCM_5" LOC = "DCM_ADV_X0Y6" ;
INST "XIL_ML_UNUSED_DCM_6" LOC = "DCM_ADV_X0Y1" ;
INST "XIL_ML_UNUSED_DCM_7" LOC = "DCM_ADV_X0Y0" ;
INST "clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST" LOC = "DCM_ADV_X0Y7" ;
INST "fpga_0_clk_1_sys_clk_pin" LOC = "C13" ;

# mdm_0/Dbg_Clk_1 driven by BUFGCTRL_X0Y27
NET "mdm_0/Dbg_Clk_1" TNM_NET = "TN_mdm_0/Dbg_Clk_1" ;
TIMEGRP "TN_mdm_0/Dbg_Clk_1" AREA_GROUP = "CLKAG_mdm_0/Dbg_Clk_1" ;
AREA_GROUP "CLKAG_mdm_0/Dbg_Clk_1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_buf driven by BUFGCTRL_X0Y4
NET "ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_buf" TNM_NET = "TN_ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_buf" ;
TIMEGRP "TN_ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_buf" AREA_GROUP = "CLKAG_ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_buf" ;
AREA_GROUP "CLKAG_ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_buf driven by BUFGCTRL_X0Y28
NET "ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_buf" TNM_NET = "TN_ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_buf" ;
TIMEGRP "TN_ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_buf" AREA_GROUP = "CLKAG_ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_buf" ;
AREA_GROUP "CLKAG_ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_2/ring_osc_2/USER_LOGIC_I/ring_osc_buf driven by BUFGCTRL_X0Y3
NET "ring_osc_2/ring_osc_2/USER_LOGIC_I/ring_osc_buf" TNM_NET = "TN_ring_osc_2/ring_osc_2/USER_LOGIC_I/ring_osc_buf" ;
TIMEGRP "TN_ring_osc_2/ring_osc_2/USER_LOGIC_I/ring_osc_buf" AREA_GROUP = "CLKAG_ring_osc_2/ring_osc_2/USER_LOGIC_I/ring_osc_buf" ;
AREA_GROUP "CLKAG_ring_osc_2/ring_osc_2/USER_LOGIC_I/ring_osc_buf" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2 ;

# ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_buf driven by BUFGCTRL_X0Y29
NET "ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_buf" TNM_NET = "TN_ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_buf" ;
TIMEGRP "TN_ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_buf" AREA_GROUP = "CLKAG_ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_buf" ;
AREA_GROUP "CLKAG_ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_buf" RANGE =   CLOCKREGION_X1Y0, CLOCKREGION_X1Y1, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_buf driven by BUFGCTRL_X0Y2
NET "ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_buf" TNM_NET = "TN_ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_buf" ;
TIMEGRP "TN_ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_buf" AREA_GROUP = "CLKAG_ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_buf" ;
AREA_GROUP "CLKAG_ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_buf driven by BUFGCTRL_X0Y30
NET "ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_buf" TNM_NET = "TN_ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_buf" ;
TIMEGRP "TN_ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_buf" AREA_GROUP = "CLKAG_ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_buf" ;
AREA_GROUP "CLKAG_ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_3/ring_osc_3/USER_LOGIC_I/ring_osc_buf driven by BUFGCTRL_X0Y1
NET "ring_osc_3/ring_osc_3/USER_LOGIC_I/ring_osc_buf" TNM_NET = "TN_ring_osc_3/ring_osc_3/USER_LOGIC_I/ring_osc_buf" ;
TIMEGRP "TN_ring_osc_3/ring_osc_3/USER_LOGIC_I/ring_osc_buf" AREA_GROUP = "CLKAG_ring_osc_3/ring_osc_3/USER_LOGIC_I/ring_osc_buf" ;
AREA_GROUP "CLKAG_ring_osc_3/ring_osc_3/USER_LOGIC_I/ring_osc_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_1/ring_osc_1/USER_LOGIC_I/ring_osc_buf driven by BUFGCTRL_X0Y0
NET "ring_osc_1/ring_osc_1/USER_LOGIC_I/ring_osc_buf" TNM_NET = "TN_ring_osc_1/ring_osc_1/USER_LOGIC_I/ring_osc_buf" ;
TIMEGRP "TN_ring_osc_1/ring_osc_1/USER_LOGIC_I/ring_osc_buf" AREA_GROUP = "CLKAG_ring_osc_1/ring_osc_1/USER_LOGIC_I/ring_osc_buf" ;
AREA_GROUP "CLKAG_ring_osc_1/ring_osc_1/USER_LOGIC_I/ring_osc_buf" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# clk_100_0000MHz driven by BUFGCTRL_X0Y31
NET "clk_100_0000MHz" TNM_NET = "TN_clk_100_0000MHz" ;
TIMEGRP "TN_clk_100_0000MHz" AREA_GROUP = "CLKAG_clk_100_0000MHz" ;
AREA_GROUP "CLKAG_clk_100_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 16
Number of Global Clock Networks: 10

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      2 |      0 |      0 |     32 |     32 |      8 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    179 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    179 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 0/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      1 |      2 |      0 |     48 |     48 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    243 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    243 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |ring_osc_1/ring_osc_1/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |ring_osc_2/ring_osc_2/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |ring_osc_3/ring_osc_3/USER_LOGIC_I/ring_osc_buf
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 6/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     64 |     64 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    230 |   1387 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     23 |mdm_0/Dbg_Clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     43 |ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     58 |ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_buf
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      5 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |      0 |    230 |   1550 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 8/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    156 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     46 |ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |ring_osc_1/ring_osc_1/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     95 |ring_osc_2/ring_osc_2/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |ring_osc_3/ring_osc_3/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_buf
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    518 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 6/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     48 |     48 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    245 |    826 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |    114 |mdm_0/Dbg_Clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     57 |ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_buf
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    257 |   1016 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 5/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |     42 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     22 |ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     31 |ring_osc_6/ring_osc_6/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     28 |ring_osc_7/ring_osc_7/USER_LOGIC_I/ring_osc_buf
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |    143 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 3/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     48 |     48 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |     21 |mdm_0/Dbg_Clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |ring_osc_5/ring_osc_5/USER_LOGIC_I/ring_osc_buf
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |     72 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |     25 |mdm_0/Dbg_Clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |ring_osc_0/ring_osc_0/USER_LOGIC_I/ring_osc_buf
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |ring_osc_4/ring_osc_4/USER_LOGIC_I/ring_osc_buf
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      3 |     51 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     64 |     64 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     20 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     20 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 0/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      1 |      2 |      0 |     48 |     48 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 0/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      4 |      0 |      0 |     32 |     32 |      8 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 0/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 6.30  Global Clock Region Assignment (Checksum:19d5a8b3) REAL time: 15 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:19d5a8b3) REAL time: 15 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:19d5a8b3) REAL time: 15 secs 

Phase 9.8  Global Placement
...............................................................................................
............
...........................................................................................
................
Phase 9.8  Global Placement (Checksum:c1018f05) REAL time: 21 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:c1018f05) REAL time: 21 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:95eb0a9) REAL time: 34 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:95eb0a9) REAL time: 34 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:95eb0a9) REAL time: 35 secs 

Total REAL time to Placer completion: 35 secs 
Total CPU  time to Placer completion: 35 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    5
Logic Utilization:
  Number of Slice Flip Flops:         3,930 out of  53,248    7%
  Number of 4 input LUTs:             4,977 out of  53,248    9%
Logic Distribution:
  Number of occupied Slices:          4,389 out of  26,624   16%
    Number of Slices containing only related logic:   4,389 out of   4,389 100%
    Number of Slices containing unrelated logic:          0 out of   4,389   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       5,342 out of  53,248   10%
    Number used as logic:             4,462
    Number used as a route-thru:        365
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2%
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:              10 out of      32   31%
    Number used as BUFGs:                10
  Number of FIFO16/RAMB16s:              16 out of     160   10%
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4%
  Number of DCM_ADVs:                     1 out of       8   12%
  Number of BSCAN_VIRTEX4s:               1 out of       4   25%

  Number of hard macros:           8
Average Fanout of Non-Clock Nets:                3.46

Peak Memory Usage:  1013 MB
Total REAL time to MAP completion:  37 secs 
Total CPU time to MAP completion:   36 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -10
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          10 out of 32     31%
   Number of DCM_ADVs                        1 out of 8      12%
   Number of DSP48s                          3 out of 64      4%
   Number of ILOGICs                         1 out of 640     1%
   Number of External IOBs                   9 out of 448     2%
      Number of LOCed IOBs                   9 out of 9     100%

   Number of OLOGICs                         1 out of 640     1%
   Number of RAMB16s                        16 out of 160    10%
   Number of Slices                       4389 out of 26624  16%
      Number of SLICEMs                    274 out of 13312   2%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 28728 unrouted;      REAL time: 7 secs 

Phase  2  : 24573 unrouted;      REAL time: 7 secs 

Phase  3  : 8235 unrouted;      REAL time: 9 secs 

Phase  4  : 8237 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 15 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 16 secs 
Total REAL time to Router completion: 16 secs 
Total CPU time to Router completion: 15 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 2862 |  0.622     |  3.168      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_3/ring_osc_ |              |      |      |            |             |
|3/USER_LOGIC_I/ring_ |              |      |      |            |             |
|             osc_buf | BUFGCTRL_X0Y1| No   |   60 |  0.143     |  2.871      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y27| No   |  162 |  0.435     |  2.964      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_5/ring_osc_ |              |      |      |            |             |
|5/USER_LOGIC_I/ring_ |              |      |      |            |             |
|             osc_buf |BUFGCTRL_X0Y30| No   |   60 |  0.118     |  2.883      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_7/ring_osc_ |              |      |      |            |             |
|7/USER_LOGIC_I/ring_ |              |      |      |            |             |
|             osc_buf | BUFGCTRL_X0Y2| No   |   62 |  0.186     |  2.801      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_6/ring_osc_ |              |      |      |            |             |
|6/USER_LOGIC_I/ring_ |              |      |      |            |             |
|             osc_buf | BUFGCTRL_X0Y4| No   |   56 |  0.195     |  2.724      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_4/ring_osc_ |              |      |      |            |             |
|4/USER_LOGIC_I/ring_ |              |      |      |            |             |
|             osc_buf |BUFGCTRL_X0Y28| No   |   60 |  0.183     |  2.833      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_2/ring_osc_ |              |      |      |            |             |
|2/USER_LOGIC_I/ring_ |              |      |      |            |             |
|             osc_buf | BUFGCTRL_X0Y3| No   |   64 |  0.105     |  2.878      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_1/ring_osc_ |              |      |      |            |             |
|1/USER_LOGIC_I/ring_ |              |      |      |            |             |
|             osc_buf | BUFGCTRL_X0Y0| No   |   61 |  0.129     |  2.826      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/ring_ |              |      |      |            |             |
|             osc_buf |BUFGCTRL_X0Y29| No   |   55 |  0.156     |  2.784      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   36 |  1.731     |  2.327      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.714     |  2.276      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.377      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.431ns|     9.569ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.404ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     7.642ns|     2.358ns|       0|           0
  pin" 100 MHz HIGH 50% | HOLD        |     0.649ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.569ns|            0|            0|            3|       315422|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.569ns|          N/A|            0|            0|       315422|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 17 secs 
Total CPU time to PAR completion: 17 secs 

Peak Memory Usage:  824 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -10
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-10 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 315425 paths, 0 nets, and 23851 connections

Design statistics:
   Minimum period:   9.569ns (Maximum frequency: 104.504MHz)


Analysis completed Tue May  8 11:14:27 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.4 - Bitgen P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -10
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Tue May  8 11:14:31 2018


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_0' at 'RAMB16_X1Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_1' at 'RAMB16_X2Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_2' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_3' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_4' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_5' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_6' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_7' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_8' at 'RAMB16_X1Y11' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_9' at 'RAMB16_X0Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_10' at 'RAMB16_X0Y10' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_11' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_12' at 'RAMB16_X1Y10' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_13' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_14' at 'RAMB16_X0Y11' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_15' at 'RAMB16_X2Y9' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 5 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ring_osc_5 has been deleted from the project
ring_osc_7 has been deleted from the project
ring_osc_0 has been deleted from the project
ring_osc_4 has been deleted from the project
ring_osc_6 has been deleted from the project
ring_osc_1 has been deleted from the project
ring_osc_3 has been deleted from the project
ring_osc_2 has been deleted from the project
Assigned Driver ring_osc 2.00.a for instance ring_osc_0
ring_osc_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_1
ring_osc_1 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_2
ring_osc_2 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_3
ring_osc_3 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_4
ring_osc_4 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_5
ring_osc_5 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_6
ring_osc_6 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver ring_osc 2.00.a for instance ring_osc_7
ring_osc_7 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance plb_v46_0
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
plb_v46_0 has been deleted from the project
WARNING:EDK:2137 - Peripheral ring_osc_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral ring_osc_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x000001ff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x000001ff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x000001ff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x000001ff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x000001ff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x000001ff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x000001ff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x000001ff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:dlmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_1 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_2 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_3 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_4 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_5 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_6 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:ring_osc_7 BASEADDR-HIGHADDR:0000000000-0x0000ffff and INST:ilmb_cntlr BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Thu May 10 14:00:29 2018
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/adam/RO-PUF/XPS-workspace/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 45 
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 168 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 16 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 25 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 35 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 48 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
62 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 74 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 97 - Copying cache implementation netlist
IPNAME:dut_control_core INSTANCE:dut_control_core_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 104 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 117 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 126 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 148 - Copying cache
implementation netlist
IPNAME:util_reduced_logic INSTANCE:orgate_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 162 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 171 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
ERROR:HDLParsers:3312 - "/home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/hdl/vhdl/user_logic.vhd" Line 165. Undefined symbol 'slv_reg2'.
ERROR:HDLParsers:1209 - "/home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/hdl/vhdl/user_logic.vhd" Line 165. slv_reg2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/hdl/vhdl/user_logic.vhd" Line 251. Undefined symbol 'reset'.
ERROR:HDLParsers:1209 - "/home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/hdl/vhdl/user_logic.vhd" Line 251. reset: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/adam/RO-PUF/XPS-workspace/hw/synthesis/system_ring_osc_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vlx60ff668-10 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_xps_timer_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu May 10 14:05:38 2018
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/adam/RO-PUF/XPS-workspace/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 45 
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 168 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 16 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 25 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 35 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 48 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
62 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 74 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 97 - Copying cache implementation netlist
IPNAME:dut_control_core INSTANCE:dut_control_core_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 104 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 117 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 126 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 148 - Copying cache
implementation netlist
IPNAME:util_reduced_logic INSTANCE:orgate_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 162 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 171 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
ERROR:HDLParsers:802 - "/home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/hdl/vhdl/user_logic.vhd" Line 248. reset is not a boolean expression.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/adam/RO-PUF/XPS-workspace/hw/synthesis/system_ring_osc_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vlx60ff668-10 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_xps_timer_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu May 10 16:06:34 2018
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/adam/RO-PUF/XPS-workspace/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 45 
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 168 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 16 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 25 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 35 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 48 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
62 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 74 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 97 - Copying cache implementation netlist
IPNAME:dut_control_core INSTANCE:dut_control_core_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 104 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 117 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 126 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 148 - Copying cache
implementation netlist
IPNAME:util_reduced_logic INSTANCE:orgate_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 162 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 171 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
ERROR:HDLParsers:802 - "/home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/hdl/vhdl/user_logic.vhd" Line 248. reset is not a boolean expression.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/adam/RO-PUF/XPS-workspace/hw/synthesis/system_ring_osc_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vlx60ff668-10 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_ring_osc_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu May 10 16:07:56 2018
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/adam/RO-PUF/XPS-workspace/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 45 
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 168 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 16 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 25 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 35 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 48 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
62 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 74 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 97 - Copying cache implementation netlist
IPNAME:dut_control_core INSTANCE:dut_control_core_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 104 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 117 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 126 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 148 - Copying cache
implementation netlist
IPNAME:util_reduced_logic INSTANCE:orgate_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 162 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 171 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_cy<0>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<1>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<2>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<3>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<4>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<5>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<6>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<7>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<8>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<9>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<10>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<11>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<12>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<13>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<14>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<15>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<16>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<17>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<18>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<19>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<20>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<21>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<22>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<23>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<24>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<25>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<26>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<27>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<28>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<29>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<30>>; this signal is connected to multiple drivers.
ERROR:Xst:528 - Multi-source in Unit <user_logic> on signal <Mcount_counter0_lut<31>>; this signal is connected to multiple drivers.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/adam/RO-PUF/XPS-workspace/hw/synthesis/system_ring_osc_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vlx60ff668-10 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_xps_timer_0_wrapper.ngc] Error 2
Done!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Thu May 10 16:17:12 2018
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/adam/RO-PUF/XPS-workspace/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 45 
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 168 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 16 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 25 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 35 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 48 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
62 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 74 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 97 - Copying cache implementation netlist
IPNAME:dut_control_core INSTANCE:dut_control_core_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 104 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 117 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 126 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 148 - Copying cache
implementation netlist
IPNAME:util_reduced_logic INSTANCE:orgate_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 162 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 171 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_1 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 179 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_2 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 187 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_3 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 195 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_4 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_5 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 211 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_6 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 219 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_7 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 227 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vlx60ff668-10 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 127.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Thu May 10 16:23:09 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vlx60ff668-10 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vlx60ff668-10 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File: /home/adam/RO-PUF/XPS-workspace/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/RO-PUF/XPS-workspace/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-10 -nt timestamp -bm system.bmm
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vlx60ff668-10 -nt timestamp -bm system.bmm
/home/adam/RO-PUF/XPS-workspace/hw/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/adam/RO-PUF/XPS-workspace/hw/implementation/system.ngc"
...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_xps_timer_0_wrapper.ng
c"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_xps_intc_0_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_dut_control_core_0_wra
pper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_orgate_1_wrapper.ngc".
..
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_0_wrapper.ngc
"...
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
======ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_0/ring_osc_0/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
   "ring_oscillator" is an NCD, version 3.2, device xc4vlx60, package ff668,
speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
======ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_0/ring_osc_0/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_1_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_1/ring_osc_1/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_1/ring_osc_1/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_2_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_2/ring_osc_2/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_2/ring_osc_2/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_3_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_3/ring_osc_3/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_3/ring_osc_3/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_4_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_4/ring_osc_4/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_4/ring_osc_4/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_5_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_5/ring_osc_5/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_5/ring_osc_5/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_6_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_6/ring_osc_6/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_6/ring_osc_6/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_7_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_7/ring_osc_7/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_7/ring_osc_7/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(34)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
ERROR:NgdBuild:604 - logical block
   'ring_osc_0/ring_osc_0/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_0/ring_osc_0/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_1/ring_osc_1/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_1/ring_osc_1/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_2/ring_osc_2/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_2/ring_osc_2/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_3/ring_osc_3/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_3/ring_osc_3/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_4/ring_osc_4/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_4/ring_osc_4/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_5/ring_osc_5/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_5/ring_osc_5/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_6/ring_osc_6/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_6/ring_osc_6/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_7/ring_osc_7/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_7/ring_osc_7/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    32
  Number of warnings:  42

Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   32 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu May 10 16:24:56 2018
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/adam/RO-PUF/XPS-workspace/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 45 
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 168 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 16 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 25 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 35 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 48 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
62 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 74 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 97 - Copying cache implementation netlist
IPNAME:dut_control_core INSTANCE:dut_control_core_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 104 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 117 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 126 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 148 - Copying cache
implementation netlist
IPNAME:util_reduced_logic INSTANCE:orgate_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 162 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 171 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 179 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_2 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 187 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_3 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 195 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_4 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 203 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_5 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 211 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_6 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 219 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_7 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 227 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 171 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
ERROR:HDLParsers:3312 - "/home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/hdl/vhdl/user_logic.vhd" Line 183. Undefined symbol 'my_inverter'.
ERROR:HDLParsers:3312 - "/home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/hdl/vhdl/user_logic.vhd" Line 192. Undefined symbol 'my_nandgate'.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/adam/RO-PUF/XPS-workspace/hw/synthesis/system_ring_osc_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vlx60ff668-10 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_xps_timer_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Thu May 10 16:28:12 2018
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/adam/RO-PUF/XPS-workspace/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 45 
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 168 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 16 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 25 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 35 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 48 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
62 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 74 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 97 - Copying cache implementation netlist
IPNAME:dut_control_core INSTANCE:dut_control_core_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 104 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 117 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 126 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 148 - Copying cache
implementation netlist
IPNAME:util_reduced_logic INSTANCE:orgate_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 162 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 171 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_1 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 179 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_2 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 187 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_3 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 195 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_4 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 203 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_5 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 211 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_6 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 219 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_7 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 227 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vlx60ff668-10 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 127.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Thu May 10 16:32:10 2018
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vlx60ff668-10 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vlx60ff668-10 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File: /home/adam/RO-PUF/XPS-workspace/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/RO-PUF/XPS-workspace/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-10 -nt timestamp -bm system.bmm
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vlx60ff668-10 -nt timestamp -bm system.bmm
/home/adam/RO-PUF/XPS-workspace/hw/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/adam/RO-PUF/XPS-workspace/hw/implementation/system.ngc"
...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_xps_timer_0_wrapper.ng
c"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_xps_intc_0_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_dut_control_core_0_wra
pper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_orgate_1_wrapper.ngc".
..
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_0_wrapper.ngc
"...
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
======ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_0/ring_osc_0/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
   "ring_oscillator" is an NCD, version 3.2, device xc4vlx60, package ff668,
speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
======ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_0/ring_osc_0/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_1_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_1/ring_osc_1/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_1/ring_osc_1/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_2_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_2/ring_osc_2/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_2/ring_osc_2/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_3_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_3/ring_osc_3/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_3/ring_osc_3/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_4_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_4/ring_osc_4/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_4/ring_osc_4/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_5_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_5/ring_osc_5/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_5/ring_osc_5/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_6_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_6/ring_osc_6/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_6/ring_osc_6/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_7_wrapper.ngc
"...
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/inverter.nmc" cannot be
   merged into block "ring_osc_7/ring_osc_7/USER_LOGIC_I/my_inverter"
   (TYPE="inverter") because one or more pins on the block, including pin "G3",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
ERROR:NgdBuild:76 - File
   "/home/adam/RO-PUF/XPS-workspace/hw/implementation/nandgate.nmc" cannot be
   merged into block "ring_osc_7/ring_osc_7/USER_LOGIC_I/my_nandgate"
   (TYPE="nandgate") because one or more pins on the block, including pin "G2",
   were not found in the file.  Please make sure that all pins on the
   instantiated component match pins in the lower-level design block
   (irrespective of case).  If there are bussed pins on this block, make sure
   that the upper-level and lower-level netlists use the same bus-naming
   convention.
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(34)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
ERROR:NgdBuild:604 - logical block
   'ring_osc_0/ring_osc_0/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_0/ring_osc_0/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_1/ring_osc_1/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_1/ring_osc_1/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_2/ring_osc_2/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_2/ring_osc_2/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_3/ring_osc_3/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_3/ring_osc_3/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_4/ring_osc_4/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_4/ring_osc_4/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_5/ring_osc_5/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_5/ring_osc_5/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_6/ring_osc_6/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_6/ring_osc_6/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_7/ring_osc_7/USER_LOGIC_I/my_inverter' with type 'inverter' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'inverter' is not supported in target
   'virtex4'.
ERROR:NgdBuild:604 - logical block
   'ring_osc_7/ring_osc_7/USER_LOGIC_I/my_nandgate' with type 'nandgate' could
   not be resolved. A pin name misspelling can cause this, a missing edif or ngc
   file, case mismatch between the block name and the edif or ngc file name, or
   the misspelling of a type name. Symbol 'nandgate' is not supported in target
   'virtex4'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    32
  Number of warnings:  42

Total REAL time to NGDBUILD completion:  32 sec
Total CPU time to NGDBUILD completion:   32 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Thu May 10 16:34:29 2018
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc4vlx60ff668-10 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/adam/RO-PUF/XPS-workspace/hw/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc0600000-0xc060ffff) ring_osc_7	mb_plb
  (0xc0620000-0xc062ffff) ring_osc_6	mb_plb
  (0xc0640000-0xc064ffff) ring_osc_5	mb_plb
  (0xc0660000-0xc066ffff) ring_osc_4	mb_plb
  (0xc0680000-0xc068ffff) ring_osc_3	mb_plb
  (0xc06a0000-0xc06affff) ring_osc_2	mb_plb
  (0xc06c0000-0xc06cffff) ring_osc_1	mb_plb
  (0xc06e0000-0xc06effff) ring_osc_0	mb_plb
  (0xc1a00000-0xc1a0ffff) dut_control_core_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 13 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: dut_control_core, INSTANCE:dut_control_core_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/dut_control_core_v1_00_a/data/dut_c
   ontrol_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_3 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_4 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_5 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_6 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 27 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: ring_osc, INSTANCE:ring_osc_7 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/data/ring_osc_v2_1
   _0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 13 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 45 
WARNING:EDK:4181 - PORT: Res, CONNECTOR: fpga_0_ORGate_1_Res_pin - floating
   connection - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 168 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 16 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 25 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 35 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 48 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
62 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 74 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 88 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 97 - Copying cache implementation netlist
IPNAME:dut_control_core INSTANCE:dut_control_core_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 104 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 117 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs
line 126 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 148 - Copying cache
implementation netlist
IPNAME:util_reduced_logic INSTANCE:orgate_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 162 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 171 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_1 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 179 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_2 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 187 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_3 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 195 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_4 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 203 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_5 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 211 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_6 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 219 - Copying cache
implementation netlist
IPNAME:ring_osc INSTANCE:ring_osc_7 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 227 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 81 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:dut_control_core_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:clock_generator_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line
133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
INSTANCE:ring_osc_0 - /home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 171 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
ERROR:HDLParsers:850 - "/home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/hdl/vhdl/user_logic.vhd" Line 185. Formal port G does not exist in Component 'inverter'.
ERROR:HDLParsers:850 - "/home/adam/RO-PUF/XPS-workspace/hw/pcores/ring_osc_v2_00_a/hdl/vhdl/user_logic.vhd" Line 194. Formal port G does not exist in Component 'nandgate'.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/adam/RO-PUF/XPS-workspace/hw/synthesis/system_ring_osc_0_wrapper_xst.sr
   p for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/adam/RO-PUF/XPS-workspace/hw/system.mhs line 133 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc4vlx60ff668-10 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/clock_generator_0_wrapper/sys
tem_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu May 10 16:56:18 2018
 make -f system.make bits started...
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc4vlx60ff668-10 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc4vlx60ff668-10 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Using Flow File: /home/adam/RO-PUF/XPS-workspace/hw/implementation/fpga.flw 
Using Option File(s): 
 /home/adam/RO-PUF/XPS-workspace/hw/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc4vlx60ff668-10 -nt timestamp -bm system.bmm
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>

Command Line: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc4vlx60ff668-10 -nt timestamp -bm system.bmm
/home/adam/RO-PUF/XPS-workspace/hw/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "/home/adam/RO-PUF/XPS-workspace/hw/implementation/system.ngc"
...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_xps_timer_0_wrapper.ng
c"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_xps_intc_0_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_microblaze_0_wrapper.n
gc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_lmb_bram_wrapper.ngc".
..
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ilmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_dut_control_core_0_wra
pper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_dlmb_cntlr_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_clock_generator_0_wrap
per.ngc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_rs232_uart_1_wrapper.n
gc"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_orgate_1_wrapper.ngc".
..
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_0_wrapper.ngc
"...
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
======   "nandgate" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
======Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_1_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_2_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_3_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_4_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_5_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_6_wrapper.ngc
"...
Loading design module
"/home/adam/RO-PUF/XPS-workspace/hw/implementation/system_ring_osc_7_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_ADV instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST. The following new TNM
   groups and period specifications were generated at the DCM_ADV output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST to 10.000000 ns based
   on the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin"
   100000 KHz;> [system.ucf(34)]).
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  33 sec
Total CPU time to NGDBUILD completion:   32 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "4vlx60ff668-10".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "nandgate" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b36bd75b) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b36bd75b) REAL time: 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7f41cf7b) REAL time: 22 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:2ce8fb84) REAL time: 23 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:2ce8fb84) REAL time: 23 secs 

......................................................................................................................................................................................
Phase 6.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 16
# Number of Global Clock Networks: 10
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "mdm_0/mdm_0/BUFG_DRCK" LOC = "BUFGCTRL_X0Y27" ;
INST "clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST" LOC = "BUFGCTRL_X0Y31" ;
INST "ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y4" ;
INST "ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y28" ;
INST "ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y30" ;
INST "ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y1" ;
INST "ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y0" ;
INST "XIL_ML_UNUSED_DCM_1" LOC = "DCM_ADV_X0Y4" ;
INST "XIL_ML_UNUSED_DCM_2" LOC = "DCM_ADV_X0Y3" ;
INST "XIL_ML_UNUSED_DCM_3" LOC = "DCM_ADV_X0Y5" ;
INST "XIL_ML_UNUSED_DCM_4" LOC = "DCM_ADV_X0Y2" ;
INST "XIL_ML_UNUSED_DCM_5" LOC = "DCM_ADV_X0Y6" ;
INST "XIL_ML_UNUSED_DCM_6" LOC = "DCM_ADV_X0Y1" ;
INST "XIL_ML_UNUSED_DCM_7" LOC = "DCM_ADV_X0Y0" ;
INST "clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST" LOC = "DCM_ADV_X0Y7" ;
INST "fpga_0_clk_1_sys_clk_pin" LOC = "C13" ;

# mdm_0/Dbg_Clk_1 driven by BUFGCTRL_X0Y27
NET "mdm_0/Dbg_Clk_1" TNM_NET = "TN_mdm_0/Dbg_Clk_1" ;
TIMEGRP "TN_mdm_0/Dbg_Clk_1" AREA_GROUP = "CLKAG_mdm_0/Dbg_Clk_1" ;
AREA_GROUP "CLKAG_mdm_0/Dbg_Clk_1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# clk_100_0000MHz driven by BUFGCTRL_X0Y31
NET "clk_100_0000MHz" TNM_NET = "TN_clk_100_0000MHz" ;
TIMEGRP "TN_clk_100_0000MHz" AREA_GROUP = "CLKAG_clk_100_0000MHz" ;
AREA_GROUP "CLKAG_clk_100_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y4
NET "ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;

# ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y28
NET "ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y3
NET "ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y29
NET "ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y2
NET "ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y30
NET "ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y1
NET "ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y0
NET "ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 16
Number of Global Clock Networks: 10

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      2 |      0 |      0 |     32 |     32 |      8 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    276 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    276 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 0/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 2/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      1 |      2 |      0 |     48 |     48 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     56 |    474 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |mdm_0/Dbg_Clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     56 |    478 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    178 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     62 |ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    324 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 2/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     64 |     64 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    287 |   1182 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |     29 |mdm_0/Dbg_Clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    295 |   1211 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 4/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    586 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     47 |ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    723 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 2/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     48 |     48 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    122 |    519 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    120 |mdm_0/Dbg_Clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |    639 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 4/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |    296 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |    355 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 3/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     48 |     48 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     62 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |      2 |mdm_0/Dbg_Clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |    128 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |     24 |mdm_0/Dbg_Clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      3 |     90 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     64 |     64 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     19 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     19 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 0/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      1 |      2 |      0 |     48 |     48 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 0/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      4 |      0 |      0 |     32 |     32 |      8 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 0/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 6.30  Global Clock Region Assignment (Checksum:2ce8fb84) REAL time: 31 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:2ce8fb84) REAL time: 31 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2ce8fb84) REAL time: 31 secs 

Phase 9.8  Global Placement
......................................................................................................................................................................................
..................
..........................................................................................................................................................................................
................
................
Phase 9.8  Global Placement (Checksum:78f96f8a) REAL time: 50 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:78f96f8a) REAL time: 51 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:5e22e3c2) REAL time: 1 mins 20 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:5e22e3c2) REAL time: 1 mins 20 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:5e22e3c2) REAL time: 1 mins 21 secs 

Total REAL time to Placer completion: 1 mins 21 secs 
Total CPU  time to Placer completion: 1 mins 19 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    5
Logic Utilization:
  Number of Slice Flip Flops:         4,362 out of  53,248    8%
  Number of 4 input LUTs:             5,397 out of  53,248   10%
Logic Distribution:
  Number of occupied Slices:          4,560 out of  26,624   17%
    Number of Slices containing only related logic:   4,560 out of   4,560 100%
    Number of Slices containing unrelated logic:          0 out of   4,560   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,006 out of  53,248   11%
    Number used as logic:             4,882
    Number used as a route-thru:        609
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2%
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:              10 out of      32   31%
    Number used as BUFGs:                10
  Number of FIFO16/RAMB16s:              16 out of     160   10%
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4%
  Number of DCM_ADVs:                     1 out of       8   12%
  Number of BSCAN_VIRTEX4s:               1 out of       4   25%

  Number of hard macros:          16
Average Fanout of Non-Clock Nets:                3.38

Peak Memory Usage:  1037 MB
Total REAL time to MAP completion:  1 mins 25 secs 
Total CPU time to MAP completion:   1 mins 23 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -10
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "nandgate" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for this device (1). Unless your design is
targeted at devices of this stepping level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any available performance and functional
enhancements for this device. The latest stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.71 2012-12-04".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                          10 out of 32     31%
   Number of DCM_ADVs                        1 out of 8      12%
   Number of DSP48s                          3 out of 64      4%
   Number of ILOGICs                         1 out of 640     1%
   Number of External IOBs                   9 out of 448     2%
      Number of LOCed IOBs                   9 out of 9     100%

   Number of OLOGICs                         1 out of 640     1%
   Number of RAMB16s                        16 out of 160    10%
   Number of Slices                       4560 out of 26624  17%
      Number of SLICEMs                    282 out of 13312   2%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 31680 unrouted;      REAL time: 12 secs 

Phase  2  : 27391 unrouted;      REAL time: 12 secs 

Phase  3  : 9972 unrouted;      REAL time: 15 secs 

Phase  4  : 9977 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 
Total REAL time to Router completion: 27 secs 
Total CPU time to Router completion: 27 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz |BUFGCTRL_X0Y31| No   | 3154 |  0.584     |  3.168      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y27| No   |  165 |  0.451     |  3.009      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_7/ring_osc_ |              |      |      |            |             |
|7/USER_LOGIC_I/inver |              |      |      |            |             |
|          ter_output | BUFGCTRL_X0Y4| No   |   38 |  0.078     |  2.817      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_6/ring_osc_ |              |      |      |            |             |
|6/USER_LOGIC_I/inver |              |      |      |            |             |
|          ter_output |BUFGCTRL_X0Y28| No   |   36 |  0.095     |  2.827      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_5/ring_osc_ |              |      |      |            |             |
|5/USER_LOGIC_I/inver |              |      |      |            |             |
|          ter_output | BUFGCTRL_X0Y3| No   |   35 |  0.103     |  2.701      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_4/ring_osc_ |              |      |      |            |             |
|4/USER_LOGIC_I/inver |              |      |      |            |             |
|          ter_output |BUFGCTRL_X0Y29| No   |   36 |  0.106     |  2.733      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_3/ring_osc_ |              |      |      |            |             |
|3/USER_LOGIC_I/inver |              |      |      |            |             |
|          ter_output | BUFGCTRL_X0Y2| No   |   40 |  0.082     |  2.857      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_2/ring_osc_ |              |      |      |            |             |
|2/USER_LOGIC_I/inver |              |      |      |            |             |
|          ter_output |BUFGCTRL_X0Y30| No   |   36 |  0.093     |  2.706      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_1/ring_osc_ |              |      |      |            |             |
|1/USER_LOGIC_I/inver |              |      |      |            |             |
|          ter_output | BUFGCTRL_X0Y1| No   |   35 |  0.036     |  2.781      |
+---------------------+--------------+------+------+------------+-------------+
|ring_osc_0/ring_osc_ |              |      |      |            |             |
|0/USER_LOGIC_I/inver |              |      |      |            |             |
|          ter_output | BUFGCTRL_X0Y0| No   |   37 |  0.044     |  2.754      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.858      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   39 |  2.797     |  3.752      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.347     |  2.328      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.446ns|     9.554ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.435ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     8.212ns|     1.788ns|       0|           0
  pin" 100 MHz HIGH 50% | HOLD        |     0.516ns|            |       0|           0
                                            | MINPERIOD   |     3.334ns|     6.666ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      6.666ns|      9.554ns|            0|            0|            3|       321672|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.554ns|          N/A|            0|            0|       321672|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  864 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -10
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "nandgate" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc4vlx60,-10 (PRODUCTION 1.71 2012-12-04, STEPPING
level 1)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 321675 paths, 0 nets, and 27026 connections

Design statistics:
   Minimum period:   9.554ns (Maximum frequency: 104.668MHz)


Analysis completed Thu May 10 17:00:40 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.4 - Bitgen P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.4/ISE_DS/EDK/virtex4/data/virtex4.acd> with local file
</opt/Xilinx/14.4/ISE_DS/ISE/virtex4/data/virtex4.acd>
Loading device for application Rf_Device from file '4vlx60.nph' in environment
/opt/Xilinx/14.4/ISE_DS/ISE/:/opt/Xilinx/14.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -10
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "nandgate" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Opened constraints file system.pcf.

Thu May 10 17:00:47 2018


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_0' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_1' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_2' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_3' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_4' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_5' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_6' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_7' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_8' at 'RAMB16_X0Y11' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_9' at 'RAMB16_X1Y11' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_10' at 'RAMB16_X0Y10' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_11' at 'RAMB16_X0Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_12' at 'RAMB16_X1Y10' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_13' at 'RAMB16_X1Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_14' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_15' at 'RAMB16_X1Y6' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_release is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_uart_request is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   dut_test_done is set but the tri state is not configured. 
DRC detected 0 errors and 5 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
