{"Source Block": ["oh/elink/hdl/erx_cfg.v@164:174@HdlIdDef", "   \n   //###############################\n   //# TESTMODE (ADD OR/LFSR)\n   //###############################  \n   wire \ttestmode_add;\n   wire \ttestmode_lfsr;\n   \n   always @ (posedge clk)\n     if(rx_testdata_write)\n       rx_testdata_reg[31:0] <= mi_din[31:0];\n     else if(erx_access)   \n"], "Clone Blocks": [["oh/elink/hdl/erx_cfg.v@163:173", "     load_taps <= rx_idelay1_write;\n   \n   //###############################\n   //# TESTMODE (ADD OR/LFSR)\n   //###############################  \n   wire \ttestmode_add;\n   wire \ttestmode_lfsr;\n   \n   always @ (posedge clk)\n     if(rx_testdata_write)\n       rx_testdata_reg[31:0] <= mi_din[31:0];\n"]], "Diff Content": {"Delete": [[169, "   wire \ttestmode_lfsr;\n"]], "Add": []}}