Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat May 28 09:24:18 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (161)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (257)
5. checking no_input_delay (10)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (161)
--------------------------
 There are 161 register/latch pins with no clock driven by root clock pin: spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (257)
--------------------------------------------------
 There are 257 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.213        0.000                      0                  832        0.085        0.000                      0                  832       -0.811       -3.395                       9                   464  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 20.833}       41.666          24.000          
  cEng_5xpixel  {0.000 0.672}        1.344           744.012         
  cEng_pixel    {0.000 3.360}        6.720           148.802         
  cEng_spi      {0.000 23.521}       47.042          21.257          
  clk_feedback  {0.000 20.833}       41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          39.043        0.000                      0                   30        0.252        0.000                      0                   30       10.833        0.000                       0                    32  
  cEng_5xpixel                                                                                                                                                   -0.811       -3.395                       9                    10  
  cEng_pixel          0.213        0.000                      0                  592        0.155        0.000                      0                  592        2.380        0.000                       0                   318  
  cEng_spi           43.287        0.000                      0                  202        0.085        0.000                      0                  202       23.021        0.000                       0                   102  
  clk_feedback                                                                                                                                                   40.417        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cEng_spi      cEng_pixel          4.007        0.000                      0                    4        0.286        0.000                      0                    4  
cEng_pixel    cEng_spi            3.877        0.000                      0                    4        0.328        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       39.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.043ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 2.148ns (81.720%)  route 0.480ns (18.280%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    count_reg[20]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.757    count_reg[24]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.091 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.091    count_reg[28]_i_1_n_6
    SLICE_X65Y44         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[29]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                 39.043    

Slack (MET) :             39.154ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 2.037ns (80.914%)  route 0.480ns (19.086%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    count_reg[20]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.757 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.757    count_reg[24]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.980 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.980    count_reg[28]_i_1_n_7
    SLICE_X65Y44         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[28]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                 39.154    

Slack (MET) :             39.157ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    count_reg[20]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.977 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.977    count_reg[24]_i_1_n_6
    SLICE_X65Y43         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[25]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                 39.157    

Slack (MET) :             39.178ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    count_reg[20]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.956 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.956    count_reg[24]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[27]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                 39.178    

Slack (MET) :             39.252ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    count_reg[20]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.882 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.882    count_reg[24]_i_1_n_5
    SLICE_X65Y43         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[26]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                 39.252    

Slack (MET) :             39.268ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.643    count_reg[20]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.866 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.866    count_reg[24]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[24]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                 39.268    

Slack (MET) :             39.270ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 46.820 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.863 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.863    count_reg[20]_i_1_n_6
    SLICE_X65Y42         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.521    46.820    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.287    47.107    
                         clock uncertainty           -0.035    47.071    
    SLICE_X65Y42         FDRE (Setup_fdre_C_D)        0.062    47.133    count_reg[21]
  -------------------------------------------------------------------
                         required time                         47.133    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 39.270    

Slack (MET) :             39.291ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 46.820 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.842 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.842    count_reg[20]_i_1_n_4
    SLICE_X65Y42         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.521    46.820    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.287    47.107    
                         clock uncertainty           -0.035    47.071    
    SLICE_X65Y42         FDRE (Setup_fdre_C_D)        0.062    47.133    count_reg[23]
  -------------------------------------------------------------------
                         required time                         47.133    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                 39.291    

Slack (MET) :             39.365ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 46.820 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.768 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.768    count_reg[20]_i_1_n_5
    SLICE_X65Y42         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.521    46.820    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.287    47.107    
                         clock uncertainty           -0.035    47.071    
    SLICE_X65Y42         FDRE (Setup_fdre_C_D)        0.062    47.133    count_reg[22]
  -------------------------------------------------------------------
                         required time                         47.133    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 39.365    

Slack (MET) :             39.381ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 46.820 - 41.666 ) 
    Source Clock Delay      (SCD):    5.463ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.636     5.463    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456     5.919 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.399    count_reg_n_0_[1]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.073 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    count_reg[0]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.187    count_reg[4]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.301 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    count_reg[8]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    count_reg[12]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.529    count_reg[16]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.752 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.752    count_reg[20]_i_1_n_7
    SLICE_X65Y42         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.521    46.820    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.287    47.107    
                         clock uncertainty           -0.035    47.071    
    SLICE_X65Y42         FDRE (Setup_fdre_C_D)        0.062    47.133    count_reg[20]
  -------------------------------------------------------------------
                         required time                         47.133    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                 39.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[15]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[12]_i_1_n_4
    SLICE_X65Y40         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[19]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[16]_i_1_n_4
    SLICE_X65Y41         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.594     1.646    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.895    count_reg_n_0_[3]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.003 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.003    count_reg[0]_i_1_n_4
    SLICE_X65Y37         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.864     2.170    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.524     1.646    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.105     1.751    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.896    count_reg_n_0_[11]
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.004 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    count_reg[8]_i_1_n_4
    SLICE_X65Y39         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.896    count_reg_n_0_[7]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.004 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    count_reg[4]_i_1_n_4
    SLICE_X65Y38         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[12]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[12]_i_1_n_7
    SLICE_X65Y40         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[16]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[16]_i_1_n_7
    SLICE_X65Y41         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[20]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[20]_i_1_n_7
    SLICE_X65Y42         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.893    count_reg_n_0_[4]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.008 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.008    count_reg[4]_i_1_n_7
    SLICE_X65Y38         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.893    count_reg_n_0_[8]
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.008 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.008    count_reg[8]_i_1_n_7
    SLICE_X65Y39         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { CLK24MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.666      39.511     BUFGCTRL_X0Y17   CLK24MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y37     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y39     count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y39     count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y37     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y37     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y37     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y37     count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y39     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y39     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y37     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y39     count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y39     count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  cEng_5xpixel
  To Clock:  cEng_5xpixel

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.811ns,  Total Violation       -3.395ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_5xpixel
Waveform(ns):       { 0.000 0.672 }
Period(ns):         1.344
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.344       -0.811     BUFGCTRL_X0Y1    MMCM_clockEngine/cEng_5xpixel_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.344       0.095      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.344       212.016    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_pixel

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/gamma_smooth_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 3.923ns (60.145%)  route 2.600ns (39.855%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 15.088 - 6.720 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.638     8.887    data_cont/cEng_pixel_BUFG
    SLICE_X59Y48         FDRE                                         r  data_cont/gamma_int_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 r  data_cont/gamma_int_next_reg[4]/Q
                         net (fo=3, routed)           0.606     9.950    data_cont/gamma_int_next_reg[7]_1[4]
    SLICE_X58Y47         LUT2 (Prop_lut2_I0_O)        0.124    10.074 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.074    color_filter/i__carry__0_i_2[0]
    SLICE_X58Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.606 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.606    data_cont/CO[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.877 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.658    11.534    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X58Y45         LUT5 (Prop_lut5_I4_O)        0.369    11.903 r  color_filter/i__carry_i_1__0/O
                         net (fo=1, routed)           0.475    12.379    color_filter/R2_in[1]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.967 r  color_filter/R_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.967    color_filter/R_inferred__0/i__carry_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.301 r  color_filter/R_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.544    13.844    data_cont/R[5]
    SLICE_X61Y47         LUT2 (Prop_lut2_I1_O)        0.303    14.147 r  data_cont/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.147    color_filter/gamma_smooth_reg[3][7]_0[1]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.787 r  color_filter/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.317    15.104    color_filter/plusOp[7]
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.306    15.410 r  color_filter/gamma_smooth[3][7]_i_1/O
                         net (fo=1, routed)           0.000    15.410    color_filter/gamma_smooth[3][7]_i_1_n_0
    SLICE_X60Y48         FDRE                                         r  color_filter/gamma_smooth_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.519    15.088    color_filter/cEng_pixel_BUFG
    SLICE_X60Y48         FDRE                                         r  color_filter/gamma_smooth_reg[3][7]/C
                         clock pessimism              0.495    15.583    
                         clock uncertainty           -0.038    15.544    
    SLICE_X60Y48         FDRE (Setup_fdre_C_D)        0.079    15.623    color_filter/gamma_smooth_reg[3][7]
  -------------------------------------------------------------------
                         required time                         15.623    
                         arrival time                         -15.410    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/gamma_smooth_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 3.859ns (59.411%)  route 2.636ns (40.589%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 15.088 - 6.720 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.638     8.887    data_cont/cEng_pixel_BUFG
    SLICE_X59Y48         FDRE                                         r  data_cont/gamma_int_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 r  data_cont/gamma_int_next_reg[4]/Q
                         net (fo=3, routed)           0.606     9.950    data_cont/gamma_int_next_reg[7]_1[4]
    SLICE_X58Y47         LUT2 (Prop_lut2_I0_O)        0.124    10.074 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.074    color_filter/i__carry__0_i_2[0]
    SLICE_X58Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.606 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.606    data_cont/CO[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.877 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.658    11.534    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X58Y45         LUT5 (Prop_lut5_I4_O)        0.369    11.903 r  color_filter/i__carry_i_1__0/O
                         net (fo=1, routed)           0.475    12.379    color_filter/R2_in[1]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    12.967 r  color_filter/R_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.967    color_filter/R_inferred__0/i__carry_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.301 r  color_filter/R_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.544    13.844    data_cont/R[5]
    SLICE_X61Y47         LUT2 (Prop_lut2_I1_O)        0.303    14.147 r  data_cont/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.147    color_filter/gamma_smooth_reg[3][7]_0[1]
    SLICE_X61Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.727 r  color_filter/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.353    15.081    color_filter/plusOp[6]
    SLICE_X60Y47         LUT3 (Prop_lut3_I1_O)        0.302    15.383 r  color_filter/gamma_smooth[3][6]_i_1/O
                         net (fo=1, routed)           0.000    15.383    color_filter/gamma_smooth[3][6]_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  color_filter/gamma_smooth_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.519    15.088    color_filter/cEng_pixel_BUFG
    SLICE_X60Y47         FDRE                                         r  color_filter/gamma_smooth_reg[3][6]/C
                         clock pessimism              0.495    15.583    
                         clock uncertainty           -0.038    15.544    
    SLICE_X60Y47         FDRE (Setup_fdre_C_D)        0.079    15.623    color_filter/gamma_smooth_reg[3][6]
  -------------------------------------------------------------------
                         required time                         15.623    
                         arrival time                         -15.383    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 1.730ns (28.025%)  route 4.443ns (71.975%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.077 - 6.720 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X58Y49         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419     9.306 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=12, routed)          0.905    10.212    color_filter/BLUE_O[2]
    SLICE_X58Y49         LUT6 (Prop_lut6_I1_O)        0.299    10.511 r  color_filter/e[3]_i_6/O
                         net (fo=1, routed)           0.396    10.906    color_filter/e[3]_i_6_n_0
    SLICE_X61Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.030 r  color_filter/e[3]_i_3/O
                         net (fo=56, routed)          0.726    11.756    color_filter/data_word1
    SLICE_X60Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.880 r  color_filter/dc_bias[3]_i_13/O
                         net (fo=13, routed)          0.882    12.762    color_filter/dc_bias[3]_i_13_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I1_O)        0.124    12.886 r  color_filter/dc_bias[2]_i_11/O
                         net (fo=18, routed)          0.754    13.640    dvid_1/TMDS_encoder_blue/dc_bias_reg[2]_i_2_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I2_O)        0.124    13.764 r  dvid_1/TMDS_encoder_blue/dc_bias[2]_i_8/O
                         net (fo=1, routed)           0.000    13.764    color_filter/dc_bias_reg[2]_2
    SLICE_X58Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    13.981 r  color_filter/dc_bias_reg[2]_i_2/O
                         net (fo=1, routed)           0.780    14.761    color_filter/dc_bias_reg[2]_i_2_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.299    15.060 r  color_filter/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    15.060    dvid_1/TMDS_encoder_blue/dc_bias_reg[2]_0[2]
    SLICE_X58Y52         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.509    15.077    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X58Y52         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.401    15.478    
                         clock uncertainty           -0.038    15.440    
    SLICE_X58Y52         FDRE (Setup_fdre_C_D)        0.032    15.472    dvid_1/TMDS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         15.472    
                         arrival time                         -15.060    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/gamma_smooth_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 3.538ns (55.944%)  route 2.786ns (44.056%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 15.088 - 6.720 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.638     8.887    data_cont/cEng_pixel_BUFG
    SLICE_X59Y48         FDRE                                         r  data_cont/gamma_int_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 r  data_cont/gamma_int_next_reg[4]/Q
                         net (fo=3, routed)           0.606     9.950    data_cont/gamma_int_next_reg[7]_1[4]
    SLICE_X58Y47         LUT2 (Prop_lut2_I0_O)        0.124    10.074 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.074    color_filter/i__carry__0_i_2[0]
    SLICE_X58Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.606 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.606    data_cont/CO[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.877 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.658    11.534    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I3_O)        0.373    11.907 r  color_filter/i__carry_i_2__0/O
                         net (fo=1, routed)           0.599    12.506    color_filter/R2_in[0]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    12.944 r  color_filter/R_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.569    13.513    data_cont/R[3]
    SLICE_X61Y46         LUT2 (Prop_lut2_I1_O)        0.306    13.819 r  data_cont/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    13.819    color_filter/gamma_smooth_reg[3][3]_0[3]
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.220 r  color_filter/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.220    color_filter/plusOp_carry_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.554 r  color_filter/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.355    14.909    color_filter/plusOp[5]
    SLICE_X60Y47         LUT3 (Prop_lut3_I1_O)        0.303    15.212 r  color_filter/gamma_smooth[3][5]_i_1/O
                         net (fo=1, routed)           0.000    15.212    color_filter/gamma_smooth[3][5]_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  color_filter/gamma_smooth_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.519    15.088    color_filter/cEng_pixel_BUFG
    SLICE_X60Y47         FDRE                                         r  color_filter/gamma_smooth_reg[3][5]/C
                         clock pessimism              0.495    15.583    
                         clock uncertainty           -0.038    15.544    
    SLICE_X60Y47         FDRE (Setup_fdre_C_D)        0.081    15.625    color_filter/gamma_smooth_reg[3][5]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -15.212    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 data_cont/bdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 3.330ns (53.570%)  route 2.886ns (46.430%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.290ns = ( 15.010 - 6.720 ) 
    Source Clock Delay      (SCD):    8.802ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.553     8.802    data_cont/cEng_pixel_BUFG
    SLICE_X56Y26         FDRE                                         r  data_cont/bdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     9.320 r  data_cont/bdata_reg[0]/Q
                         net (fo=5, routed)           0.755    10.075    data_cont/bdatashift3[3]
    SLICE_X56Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.199 r  data_cont/ARG__1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.199    data_cont/ARG__1_carry_i_3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.732 r  data_cont/ARG__1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.732    data_cont/ARG__1_carry_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.055 r  data_cont/ARG__1_carry__0/O[1]
                         net (fo=2, routed)           0.791    11.846    data_cont/ARG__1_carry__0_n_6
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.331    12.177 r  data_cont/ARG__70_carry__1_i_4/O
                         net (fo=2, routed)           0.498    12.674    data_cont/ARG__70_carry__1_i_4_n_0
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.332    13.006 r  data_cont/ARG__70_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.006    data_cont/ARG__70_carry__1_i_8_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.538 r  data_cont/ARG__70_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.538    data_cont/ARG__70_carry__1_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.872 r  data_cont/ARG__70_carry__2/O[1]
                         net (fo=3, routed)           0.843    14.716    data_cont/SHIFT_RIGHT__0[5]
    SLICE_X54Y29         LUT3 (Prop_lut3_I1_O)        0.303    15.019 r  data_cont/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    15.019    data_cont/gamma_out[6]
    SLICE_X54Y29         FDRE                                         r  data_cont/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.441    15.010    data_cont/cEng_pixel_BUFG
    SLICE_X54Y29         FDRE                                         r  data_cont/data_out_reg[6]/C
                         clock pessimism              0.481    15.491    
                         clock uncertainty           -0.038    15.452    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.077    15.529    data_cont/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 1.806ns (29.600%)  route 4.295ns (70.400%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.077 - 6.720 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X58Y49         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419     9.306 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=12, routed)          0.905    10.212    color_filter/BLUE_O[2]
    SLICE_X58Y49         LUT6 (Prop_lut6_I1_O)        0.299    10.511 r  color_filter/e[3]_i_6/O
                         net (fo=1, routed)           0.396    10.906    color_filter/e[3]_i_6_n_0
    SLICE_X61Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.030 r  color_filter/e[3]_i_3/O
                         net (fo=56, routed)          0.966    11.996    color_filter/data_word1
    SLICE_X62Y50         LUT2 (Prop_lut2_I1_O)        0.124    12.120 f  color_filter/dc_bias[2]_i_14/O
                         net (fo=12, routed)          0.626    12.746    color_filter/dc_bias[2]_i_14_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I4_O)        0.150    12.896 r  color_filter/dc_bias[3]_i_11__0/O
                         net (fo=1, routed)           0.881    13.777    color_filter/dc_bias[3]_i_11__0_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I1_O)        0.328    14.105 r  color_filter/dc_bias[3]_i_6__0/O
                         net (fo=1, routed)           0.521    14.627    color_filter/dc_bias[3]_i_6__0_n_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I5_O)        0.124    14.751 r  color_filter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.000    14.751    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X58Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    14.989 r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.989    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_i_1__0_n_0
    SLICE_X58Y50         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.509    15.077    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X58Y50         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.401    15.478    
                         clock uncertainty           -0.038    15.440    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)        0.064    15.504    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 data_cont/bdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 3.356ns (53.764%)  route 2.886ns (46.236%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.290ns = ( 15.010 - 6.720 ) 
    Source Clock Delay      (SCD):    8.802ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.553     8.802    data_cont/cEng_pixel_BUFG
    SLICE_X56Y26         FDRE                                         r  data_cont/bdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     9.320 r  data_cont/bdata_reg[0]/Q
                         net (fo=5, routed)           0.755    10.075    data_cont/bdatashift3[3]
    SLICE_X56Y25         LUT2 (Prop_lut2_I1_O)        0.124    10.199 r  data_cont/ARG__1_carry_i_3/O
                         net (fo=1, routed)           0.000    10.199    data_cont/ARG__1_carry_i_3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.732 r  data_cont/ARG__1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.732    data_cont/ARG__1_carry_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.055 r  data_cont/ARG__1_carry__0/O[1]
                         net (fo=2, routed)           0.791    11.846    data_cont/ARG__1_carry__0_n_6
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.331    12.177 r  data_cont/ARG__70_carry__1_i_4/O
                         net (fo=2, routed)           0.498    12.674    data_cont/ARG__70_carry__1_i_4_n_0
    SLICE_X55Y26         LUT4 (Prop_lut4_I0_O)        0.332    13.006 r  data_cont/ARG__70_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.006    data_cont/ARG__70_carry__1_i_8_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.538 r  data_cont/ARG__70_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.538    data_cont/ARG__70_carry__1_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.872 r  data_cont/ARG__70_carry__2/O[1]
                         net (fo=3, routed)           0.843    14.716    data_cont/SHIFT_RIGHT__0[5]
    SLICE_X54Y29         LUT4 (Prop_lut4_I0_O)        0.329    15.045 r  data_cont/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    15.045    data_cont/gamma_out[7]
    SLICE_X54Y29         FDRE                                         r  data_cont/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.441    15.010    data_cont/cEng_pixel_BUFG
    SLICE_X54Y29         FDRE                                         r  data_cont/data_out_reg[7]/C
                         clock pessimism              0.481    15.491    
                         clock uncertainty           -0.038    15.452    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)        0.118    15.570    data_cont/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.570    
                         arrival time                         -15.045    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/gamma_smooth_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 3.422ns (55.529%)  route 2.741ns (44.471%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 15.088 - 6.720 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.638     8.887    data_cont/cEng_pixel_BUFG
    SLICE_X59Y48         FDRE                                         r  data_cont/gamma_int_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 r  data_cont/gamma_int_next_reg[4]/Q
                         net (fo=3, routed)           0.606     9.950    data_cont/gamma_int_next_reg[7]_1[4]
    SLICE_X58Y47         LUT2 (Prop_lut2_I0_O)        0.124    10.074 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.074    color_filter/i__carry__0_i_2[0]
    SLICE_X58Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.606 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.606    data_cont/CO[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.877 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.658    11.534    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X58Y45         LUT4 (Prop_lut4_I3_O)        0.373    11.907 r  color_filter/i__carry_i_2__0/O
                         net (fo=1, routed)           0.599    12.506    color_filter/R2_in[0]
    SLICE_X59Y46         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    12.944 r  color_filter/R_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.569    13.513    data_cont/R[3]
    SLICE_X61Y46         LUT2 (Prop_lut2_I1_O)        0.306    13.819 r  data_cont/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    13.819    color_filter/gamma_smooth_reg[3][3]_0[3]
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.220 r  color_filter/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    14.220    color_filter/plusOp_carry_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.442 r  color_filter/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.309    14.751    color_filter/plusOp[4]
    SLICE_X60Y49         LUT3 (Prop_lut3_I1_O)        0.299    15.050 r  color_filter/gamma_smooth[3][4]_i_1/O
                         net (fo=1, routed)           0.000    15.050    color_filter/gamma_smooth[3][4]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  color_filter/gamma_smooth_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.519    15.088    color_filter/cEng_pixel_BUFG
    SLICE_X60Y49         FDRE                                         r  color_filter/gamma_smooth_reg[3][4]/C
                         clock pessimism              0.495    15.583    
                         clock uncertainty           -0.038    15.544    
    SLICE_X60Y49         FDRE (Setup_fdre_C_D)        0.081    15.625    color_filter/gamma_smooth_reg[3][4]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 1.806ns (29.939%)  route 4.226ns (70.061%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.358ns = ( 15.078 - 6.720 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X58Y49         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419     9.306 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=12, routed)          0.905    10.212    color_filter/BLUE_O[2]
    SLICE_X58Y49         LUT6 (Prop_lut6_I1_O)        0.299    10.511 r  color_filter/e[3]_i_6/O
                         net (fo=1, routed)           0.396    10.906    color_filter/e[3]_i_6_n_0
    SLICE_X61Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.030 r  color_filter/e[3]_i_3/O
                         net (fo=56, routed)          0.966    11.996    color_filter/data_word1
    SLICE_X62Y50         LUT2 (Prop_lut2_I1_O)        0.124    12.120 f  color_filter/dc_bias[2]_i_14/O
                         net (fo=12, routed)          0.793    12.913    color_filter/dc_bias[2]_i_14_n_0
    SLICE_X64Y52         LUT5 (Prop_lut5_I4_O)        0.150    13.063 r  color_filter/dc_bias[3]_i_11__1/O
                         net (fo=1, routed)           0.824    13.886    color_filter/dc_bias[3]_i_11__1_n_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I1_O)        0.328    14.214 r  color_filter/dc_bias[3]_i_6/O
                         net (fo=1, routed)           0.343    14.558    color_filter/dc_bias[3]_i_6_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I5_O)        0.124    14.682 r  color_filter/dc_bias[3]_i_3/O
                         net (fo=1, routed)           0.000    14.682    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_0
    SLICE_X65Y52         MUXF7 (Prop_muxf7_I0_O)      0.238    14.920 r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.920    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_i_1_n_0
    SLICE_X65Y52         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.510    15.078    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X65Y52         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.401    15.479    
                         clock uncertainty           -0.038    15.441    
    SLICE_X65Y52         FDRE (Setup_fdre_C_D)        0.064    15.505    dvid_1/TMDS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.961ns (32.866%)  route 4.006ns (67.134%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.077 - 6.720 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X58Y49         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.419     9.306 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=12, routed)          0.905    10.212    color_filter/BLUE_O[2]
    SLICE_X58Y49         LUT6 (Prop_lut6_I1_O)        0.299    10.511 r  color_filter/e[3]_i_6/O
                         net (fo=1, routed)           0.396    10.906    color_filter/e[3]_i_6_n_0
    SLICE_X61Y49         LUT5 (Prop_lut5_I3_O)        0.124    11.030 r  color_filter/e[3]_i_3/O
                         net (fo=56, routed)          0.580    11.610    color_filter/data_word1
    SLICE_X60Y50         LUT5 (Prop_lut5_I4_O)        0.124    11.734 r  color_filter/dc_bias[0]_i_6/O
                         net (fo=15, routed)          0.754    12.489    color_filter/dc_bias[0]_i_6_n_0
    SLICE_X59Y50         LUT4 (Prop_lut4_I2_O)        0.152    12.641 r  color_filter/dc_bias[1]_i_7/O
                         net (fo=15, routed)          0.913    13.553    color_filter/gamma_smooth_reg[0][0]_4
    SLICE_X64Y53         LUT4 (Prop_lut4_I0_O)        0.332    13.885 r  color_filter/dc_bias[1]_i_6__1/O
                         net (fo=1, routed)           0.000    13.885    color_filter/dc_bias[1]_i_6__1_n_0
    SLICE_X64Y53         MUXF7 (Prop_muxf7_I1_O)      0.214    14.099 r  color_filter/dc_bias_reg[1]_i_2__0/O
                         net (fo=1, routed)           0.458    14.557    color_filter/dc_bias_reg[1]_i_2__0_n_0
    SLICE_X63Y53         LUT5 (Prop_lut5_I0_O)        0.297    14.854 r  color_filter/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    14.854    dvid_1/TMDS_encoder_green/dc_bias_reg[2]_0[1]
    SLICE_X63Y53         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.509    15.077    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X63Y53         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.401    15.478    
                         clock uncertainty           -0.038    15.440    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)        0.029    15.469    dvid_1/TMDS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         15.469    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  0.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[14][hCounter][11]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/SRAMADDR_O0/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.745%)  route 0.211ns (56.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.554     2.719    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X52Y26         FDRE                                         r  Inst_vga_gen/queue_reg[14][hCounter][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164     2.883 r  Inst_vga_gen/queue_reg[14][hCounter][11]/Q
                         net (fo=1, routed)           0.211     3.094    data_cont/C[9]
    DSP48_X1Y10          DSP48E1                                      r  data_cont/SRAMADDR_O0/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.911     3.648    data_cont/cEng_pixel_BUFG
    DSP48_X1Y10          DSP48E1                                      r  data_cont/SRAMADDR_O0/CLK
                         clock pessimism             -0.805     2.842    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[9])
                                                      0.096     2.938    data_cont/SRAMADDR_O0
  -------------------------------------------------------------------
                         required time                         -2.938    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            Inst_vga_gen/queue_reg[13][vCounter][9]_srl13/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.582%)  route 0.230ns (58.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.553     2.718    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X52Y24         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.164     2.882 r  Inst_vga_gen/queue_reg[0][vCounter][9]/Q
                         net (fo=7, routed)           0.230     3.112    Inst_vga_gen/queue_reg[0][vCounter][9]
    SLICE_X54Y24         SRL16E                                       r  Inst_vga_gen/queue_reg[13][vCounter][9]_srl13/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.821     3.557    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X54Y24         SRL16E                                       r  Inst_vga_gen/queue_reg[13][vCounter][9]_srl13/CLK
                         clock pessimism             -0.805     2.752    
    SLICE_X54Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.935    Inst_vga_gen/queue_reg[13][vCounter][9]_srl13
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.558     2.723    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X57Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     2.864 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.116     2.980    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X57Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.825     3.561    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X57Y21         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.838     2.723    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.075     2.798    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.798    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 data_cont/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/SRAMADDR_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.556     2.721    data_cont/cEng_pixel_BUFG
    SLICE_X54Y28         FDRE                                         r  data_cont/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     2.885 r  data_cont/addr_reg[13]/Q
                         net (fo=1, routed)           0.082     2.967    data_cont/addr__0[13]
    SLICE_X55Y28         LUT4 (Prop_lut4_I1_O)        0.045     3.012 r  data_cont/SRAMADDR_O[13]_i_1/O
                         net (fo=1, routed)           0.000     3.012    data_cont/p_1_in[13]
    SLICE_X55Y28         FDRE                                         r  data_cont/SRAMADDR_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.825     3.561    data_cont/cEng_pixel_BUFG
    SLICE_X55Y28         FDRE                                         r  data_cont/SRAMADDR_O_reg[13]/C
                         clock pessimism             -0.827     2.734    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.091     2.825    data_cont/SRAMADDR_O_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_blue/e_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.596     2.761    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y47         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     2.925 r  dvid_1/TMDS_encoder_blue/e_reg[2]/Q
                         net (fo=1, routed)           0.110     3.035    dvid_1/TMDS_encoder_blue_n_7
    SLICE_X65Y47         FDRE                                         r  dvid_1/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.867     3.603    dvid_1/cEng_pixel_BUFG
    SLICE_X65Y47         FDRE                                         r  dvid_1/latched_blue_reg[2]/C
                         clock pessimism             -0.829     2.774    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.072     2.846    dvid_1/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[14][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/SRAMADDR_O0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.818%)  route 0.215ns (59.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.553     2.718    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X52Y25         FDRE                                         r  Inst_vga_gen/queue_reg[14][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.148     2.866 r  Inst_vga_gen/queue_reg[14][hCounter][9]/Q
                         net (fo=1, routed)           0.215     3.080    data_cont/C[7]
    DSP48_X1Y10          DSP48E1                                      r  data_cont/SRAMADDR_O0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.911     3.648    data_cont/cEng_pixel_BUFG
    DSP48_X1Y10          DSP48E1                                      r  data_cont/SRAMADDR_O0/CLK
                         clock pessimism             -0.805     2.842    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                      0.043     2.885    data_cont/SRAMADDR_O0
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 data_cont/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/SRAMADDR_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.022%)  route 0.135ns (41.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.555     2.720    data_cont/cEng_pixel_BUFG
    SLICE_X57Y25         FDRE                                         r  data_cont/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     2.861 r  data_cont/addr_reg[4]/Q
                         net (fo=1, routed)           0.135     2.995    data_cont/addr__0[4]
    SLICE_X57Y24         LUT4 (Prop_lut4_I1_O)        0.045     3.040 r  data_cont/SRAMADDR_O[4]_i_1/O
                         net (fo=1, routed)           0.000     3.040    data_cont/p_1_in[4]
    SLICE_X57Y24         FDRE                                         r  data_cont/SRAMADDR_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.821     3.557    data_cont/cEng_pixel_BUFG
    SLICE_X57Y24         FDRE                                         r  data_cont/SRAMADDR_O_reg[4]/C
                         clock pessimism             -0.805     2.752    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.092     2.844    data_cont/SRAMADDR_O_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.838ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.582     2.747    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X58Y23         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.128     2.875 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/Q
                         net (fo=1, routed)           0.062     2.937    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg_n_0_[3]
    SLICE_X58Y23         LUT6 (Prop_lut6_I5_O)        0.099     3.036 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/gen_pf_ic_rc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     3.036    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/empty_i0
    SLICE_X58Y23         FDSE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.849     3.585    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X58Y23         FDSE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                         clock pessimism             -0.838     2.747    
    SLICE_X58Y23         FDSE (Hold_fdse_C_D)         0.091     2.838    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 data_cont/gamma_int_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/gamma_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.766%)  route 0.142ns (50.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.595     2.760    data_cont/cEng_pixel_BUFG
    SLICE_X58Y48         FDRE                                         r  data_cont/gamma_int_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  data_cont/gamma_int_next_reg[5]/Q
                         net (fo=3, routed)           0.142     3.043    data_cont/gamma_int_next_reg[7]_1[5]
    SLICE_X59Y48         FDRE                                         r  data_cont/gamma_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.865     3.601    data_cont/cEng_pixel_BUFG
    SLICE_X59Y48         FDRE                                         r  data_cont/gamma_int_reg[5]/C
                         clock pessimism             -0.828     2.773    
    SLICE_X59Y48         FDRE (Hold_fdre_C_D)         0.070     2.843    data_cont/gamma_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 data_cont/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            data_cont/SRAMADDR_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.182%)  route 0.144ns (40.818%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.556     2.721    data_cont/cEng_pixel_BUFG
    SLICE_X56Y26         FDRE                                         r  data_cont/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     2.885 r  data_cont/addr_reg[2]/Q
                         net (fo=1, routed)           0.144     3.029    data_cont/addr__0[2]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.045     3.074 r  data_cont/SRAMADDR_O[2]_i_1/O
                         net (fo=1, routed)           0.000     3.074    data_cont/p_1_in[2]
    SLICE_X56Y24         FDRE                                         r  data_cont/SRAMADDR_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.821     3.557    data_cont/cEng_pixel_BUFG
    SLICE_X56Y24         FDRE                                         r  data_cont/SRAMADDR_O_reg[2]/C
                         clock pessimism             -0.805     2.752    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.121     2.873    data_cont/SRAMADDR_O_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_pixel
Waveform(ns):       { 0.000 3.360 }
Period(ns):         6.720
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.720       4.144      RAMB36_X2Y5      fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.720       4.565      BUFGCTRL_X0Y0    cEng_pixel_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.720       4.566      DSP48_X1Y10      data_cont/SRAMADDR_O0/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.720       206.640    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][2]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][3]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][4]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][5]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][6]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][7]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][8]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][9]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X54Y24     Inst_vga_gen/queue_reg[13][vCounter][2]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X54Y24     Inst_vga_gen/queue_reg[13][vCounter][3]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y26     Inst_vga_gen/queue_reg[13][hCounter][10]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y26     Inst_vga_gen/queue_reg[13][hCounter][10]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y26     Inst_vga_gen/queue_reg[13][hCounter][11]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y26     Inst_vga_gen/queue_reg[13][hCounter][11]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][2]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][2]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][3]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][3]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][4]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X52Y25     Inst_vga_gen/queue_reg[13][hCounter][4]_srl13/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cEng_spi
  To Clock:  cEng_spi

Setup :            0  Failing Endpoints,  Worst Slack       43.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.287ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.773ns (24.775%)  route 2.347ns (75.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.329ns = ( 55.371 - 47.042 ) 
    Source Clock Delay      (SCD):    8.872ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.623     8.872    spi_top/CLK
    SLICE_X60Y21         FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     9.350 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.876    10.227    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.295    10.522 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.471    11.992    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.481    55.371    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.852    
                         clock uncertainty           -0.041    55.811    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    55.279    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.279    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                 43.287    

Slack (MET) :             43.383ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.773ns (25.563%)  route 2.251ns (74.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.329ns = ( 55.371 - 47.042 ) 
    Source Clock Delay      (SCD):    8.872ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.623     8.872    spi_top/CLK
    SLICE_X60Y21         FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     9.350 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.876    10.227    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.295    10.522 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.374    11.896    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.481    55.371    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.852    
                         clock uncertainty           -0.041    55.811    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    55.279    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.279    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                 43.383    

Slack (MET) :             43.469ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.773ns (25.543%)  route 2.253ns (74.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.329ns = ( 55.371 - 47.042 ) 
    Source Clock Delay      (SCD):    8.872ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.623     8.872    spi_top/CLK
    SLICE_X60Y21         FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     9.350 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.876    10.227    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.295    10.522 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.377    11.899    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.481    55.371    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.852    
                         clock uncertainty           -0.041    55.811    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    55.368    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.368    
                         arrival time                         -11.899    
  -------------------------------------------------------------------
                         slack                                 43.469    

Slack (MET) :             43.499ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.773ns (26.584%)  route 2.135ns (73.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.329ns = ( 55.371 - 47.042 ) 
    Source Clock Delay      (SCD):    8.872ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.623     8.872    spi_top/CLK
    SLICE_X60Y21         FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     9.350 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.876    10.227    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.295    10.522 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.258    11.780    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.481    55.371    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.852    
                         clock uncertainty           -0.041    55.811    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    55.279    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.279    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                 43.499    

Slack (MET) :             43.499ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.773ns (26.584%)  route 2.135ns (73.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.329ns = ( 55.371 - 47.042 ) 
    Source Clock Delay      (SCD):    8.872ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.623     8.872    spi_top/CLK
    SLICE_X60Y21         FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     9.350 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.876    10.227    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.295    10.522 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.258    11.780    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.481    55.371    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.852    
                         clock uncertainty           -0.041    55.811    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    55.279    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.279    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                 43.499    

Slack (MET) :             43.499ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.773ns (26.584%)  route 2.135ns (73.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.329ns = ( 55.371 - 47.042 ) 
    Source Clock Delay      (SCD):    8.872ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.623     8.872    spi_top/CLK
    SLICE_X60Y21         FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     9.350 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.876    10.227    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.295    10.522 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.258    11.780    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.481    55.371    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.852    
                         clock uncertainty           -0.041    55.811    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    55.279    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.279    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                 43.499    

Slack (MET) :             43.499ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.419ns (15.494%)  route 2.285ns (84.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.329ns = ( 55.371 - 47.042 ) 
    Source Clock Delay      (SCD):    8.866ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.617     8.866    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.419     9.285 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           2.285    11.571    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[1]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.481    55.371    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.852    
                         clock uncertainty           -0.041    55.811    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.741    55.070    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.070    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                 43.499    

Slack (MET) :             43.595ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.773ns (27.494%)  route 2.038ns (72.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.329ns = ( 55.371 - 47.042 ) 
    Source Clock Delay      (SCD):    8.872ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.623     8.872    spi_top/CLK
    SLICE_X60Y21         FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     9.350 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.876    10.227    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.295    10.522 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.162    11.684    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.481    55.371    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.852    
                         clock uncertainty           -0.041    55.811    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    55.279    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.279    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                 43.595    

Slack (MET) :             43.595ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.773ns (27.494%)  route 2.038ns (72.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.329ns = ( 55.371 - 47.042 ) 
    Source Clock Delay      (SCD):    8.872ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.623     8.872    spi_top/CLK
    SLICE_X60Y21         FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     9.350 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.876    10.227    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.295    10.522 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.162    11.684    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.481    55.371    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.852    
                         clock uncertainty           -0.041    55.811    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    55.279    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.279    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                 43.595    

Slack (MET) :             43.595ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.773ns (27.494%)  route 2.038ns (72.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.329ns = ( 55.371 - 47.042 ) 
    Source Clock Delay      (SCD):    8.872ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.623     8.872    spi_top/CLK
    SLICE_X60Y21         FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.478     9.350 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.876    10.227    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.295    10.522 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.162    11.684    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.481    55.371    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.852    
                         clock uncertainty           -0.041    55.811    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    55.279    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.279    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                 43.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.931%)  route 0.249ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.581     2.746    spi_top/CLK
    SLICE_X61Y25         FDRE                                         r  spi_top/SPIDATA_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.128     2.874 r  spi_top/SPIDATA_O_reg[4]/Q
                         net (fo=1, routed)           0.249     3.123    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.864     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.795    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.243     3.038    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.501%)  route 0.254ns (66.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.581     2.746    spi_top/CLK
    SLICE_X61Y25         FDRE                                         r  spi_top/SPIDATA_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.128     2.874 r  spi_top/SPIDATA_O_reg[6]/Q
                         net (fo=1, routed)           0.254     3.128    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.864     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.795    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.243     3.038    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.820%)  route 0.270ns (62.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.586     2.751    spi_top/CLK
    SLICE_X64Y29         FDRE                                         r  spi_top/SPIDATA_O_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     2.915 r  spi_top/SPIDATA_O_reg[19]/Q
                         net (fo=1, routed)           0.270     3.184    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[19]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.864     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.795    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.296     3.091    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.785%)  route 0.262ns (67.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.582     2.747    spi_top/CLK
    SLICE_X58Y26         FDRE                                         r  spi_top/SPIDATA_O_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.128     2.875 r  spi_top/SPIDATA_O_reg[62]/Q
                         net (fo=1, routed)           0.262     3.137    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[62]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.864     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.795    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                      0.243     3.038    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.611%)  route 0.265ns (67.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.585     2.750    spi_top/CLK
    SLICE_X58Y29         FDRE                                         r  spi_top/SPIDATA_O_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.128     2.878 r  spi_top/SPIDATA_O_reg[51]/Q
                         net (fo=1, routed)           0.265     3.142    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[51]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.864     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.795    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.243     3.038    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.407%)  route 0.248ns (62.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.582     2.747    spi_top/CLK
    SLICE_X60Y26         FDRE                                         r  spi_top/SPIDATA_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.148     2.895 r  spi_top/SPIDATA_O_reg[2]/Q
                         net (fo=1, routed)           0.248     3.142    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.864     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.795    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.243     3.038    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.109%)  route 0.251ns (62.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.581     2.746    spi_top/CLK
    SLICE_X60Y25         FDRE                                         r  spi_top/SPIDATA_O_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.148     2.894 r  spi_top/SPIDATA_O_reg[48]/Q
                         net (fo=1, routed)           0.251     3.145    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[48]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.864     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.795    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.243     3.038    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.427%)  route 0.308ns (68.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.750ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.585     2.750    spi_top/CLK
    SLICE_X63Y28         FDRE                                         r  spi_top/SPIDATA_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     2.891 r  spi_top/SPIDATA_O_reg[3]/Q
                         net (fo=1, routed)           0.308     3.198    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.864     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.795    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.296     3.091    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.091    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.002%)  route 0.272ns (67.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.581     2.746    spi_top/CLK
    SLICE_X61Y25         FDRE                                         r  spi_top/SPIDATA_O_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.128     2.874 r  spi_top/SPIDATA_O_reg[22]/Q
                         net (fo=1, routed)           0.272     3.146    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.864     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.795    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.242     3.037    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.016%)  route 0.272ns (67.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.583     2.748    spi_top/CLK
    SLICE_X62Y26         FDRE                                         r  spi_top/SPIDATA_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.128     2.876 r  spi_top/SPIDATA_O_reg[8]/Q
                         net (fo=1, routed)           0.272     3.148    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.864     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.795    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.243     3.038    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_spi
Waveform(ns):       { 0.000 23.521 }
Period(ns):         47.042
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         47.042      44.466     RAMB36_X2Y5      fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         47.042      44.887     BUFGCTRL_X0Y2    cEng_spi_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         47.042      45.793     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X57Y20     fifo/reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X60Y22     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X58Y24     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X58Y24     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X60Y22     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X60Y22     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X60Y23     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       47.042      166.318    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X57Y20     fifo/reset_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X60Y23     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X57Y20     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X57Y20     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X54Y22     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X54Y22     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X60Y26     spi_top/SPIDATA_O_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X60Y26     spi_top/SPIDATA_O_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X60Y26     spi_top/SPIDATA_O_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X60Y26     spi_top/SPIDATA_O_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X57Y20     fifo/reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X60Y22     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X58Y24     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X58Y24     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X60Y22     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X60Y22     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X60Y23     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X59Y25     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X59Y25     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X58Y27     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       41.666      171.694    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cEng_spi
  To Clock:  cEng_pixel

Setup :            0  Failing Endpoints,  Worst Slack        4.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.456ns (20.092%)  route 1.814ns (79.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.350ns = ( 15.070 - 6.720 ) 
    Source Clock Delay      (SCD):    8.866ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.617     8.866    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.456     9.322 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=6, routed)           1.814    11.136    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X58Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.501    15.070    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X58Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.316    15.385    
                         clock uncertainty           -0.161    15.224    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)       -0.081    15.143    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.419ns (20.282%)  route 1.647ns (79.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.350ns = ( 15.070 - 6.720 ) 
    Source Clock Delay      (SCD):    8.866ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.617     8.866    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.419     9.285 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           1.647    10.932    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X58Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.501    15.070    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X58Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.316    15.385    
                         clock uncertainty           -0.161    15.224    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)       -0.236    14.988    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.456ns (21.535%)  route 1.662ns (78.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.350ns = ( 15.070 - 6.720 ) 
    Source Clock Delay      (SCD):    8.869ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.620     8.869    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y27         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     9.325 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           1.662    10.987    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X58Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.501    15.070    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X58Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.316    15.385    
                         clock uncertainty           -0.161    15.224    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)       -0.058    15.166    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.419ns (23.842%)  route 1.338ns (76.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.352ns = ( 15.072 - 6.720 ) 
    Source Clock Delay      (SCD):    8.869ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.620     8.869    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y27         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.419     9.288 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=3, routed)           1.338    10.627    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X58Y23         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.503    15.072    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X58Y23         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.316    15.387    
                         clock uncertainty           -0.161    15.226    
    SLICE_X58Y23         FDRE (Setup_fdre_C_D)       -0.222    15.004    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  4.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.128ns (16.423%)  route 0.651ns (83.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.584     2.749    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y27         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.128     2.877 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=3, routed)           0.651     3.528    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X58Y23         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.849     3.585    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X58Y23         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism             -0.525     3.060    
                         clock uncertainty            0.161     3.222    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.021     3.243    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.141ns (15.503%)  route 0.769ns (84.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.584     2.749    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y27         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     2.890 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           0.769     3.658    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X58Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.848     3.584    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X58Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.525     3.059    
                         clock uncertainty            0.161     3.221    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.072     3.293    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.658    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.141ns (14.834%)  route 0.810ns (85.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.581     2.746    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     2.887 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=6, routed)           0.810     3.696    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X58Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.848     3.584    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X58Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.525     3.059    
                         clock uncertainty            0.161     3.221    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.066     3.287    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.287    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.128ns (14.192%)  route 0.774ns (85.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.581     2.746    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.128     2.874 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           0.774     3.648    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X58Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.848     3.584    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X58Y25         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.525     3.059    
                         clock uncertainty            0.161     3.221    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.016     3.237    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  0.411    





---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_spi

Setup :            0  Failing Endpoints,  Worst Slack        3.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        2.413ns  (logic 0.456ns (18.894%)  route 1.957ns (81.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.350ns = ( 55.392 - 47.042 ) 
    Source Clock Delay      (SCD):    8.866ns = ( 49.188 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.617    49.188    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    49.644 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           1.957    51.602    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X58Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.501    55.392    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X58Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.316    55.707    
                         clock uncertainty           -0.161    55.546    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)       -0.067    55.479    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         55.479    
                         arrival time                         -51.602    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        1.966ns  (logic 0.419ns (21.313%)  route 1.547ns (78.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.353ns = ( 55.395 - 47.042 ) 
    Source Clock Delay      (SCD):    8.866ns = ( 49.188 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.617    49.188    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.419    49.607 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=4, routed)           1.547    51.154    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X60Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.504    55.395    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X60Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.316    55.710    
                         clock uncertainty           -0.161    55.549    
    SLICE_X60Y22         FDRE (Setup_fdre_C_D)       -0.217    55.332    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         55.332    
                         arrival time                         -51.154    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        1.916ns  (logic 0.419ns (21.865%)  route 1.497ns (78.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.350ns = ( 55.392 - 47.042 ) 
    Source Clock Delay      (SCD):    8.866ns = ( 49.188 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.617    49.188    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.419    49.607 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=6, routed)           1.497    51.105    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X58Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.501    55.392    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X58Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.316    55.707    
                         clock uncertainty           -0.161    55.546    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)       -0.256    55.290    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         55.290    
                         arrival time                         -51.105    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        1.894ns  (logic 0.456ns (24.076%)  route 1.438ns (75.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.353ns = ( 55.395 - 47.042 ) 
    Source Clock Delay      (SCD):    8.866ns = ( 49.188 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         1.617    49.188    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456    49.644 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=5, routed)           1.438    51.082    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X60Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.504    55.395    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X60Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.316    55.710    
                         clock uncertainty           -0.161    55.549    
    SLICE_X60Y22         FDRE (Setup_fdre_C_D)       -0.016    55.533    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         55.533    
                         arrival time                         -51.082    
  -------------------------------------------------------------------
                         slack                                  4.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.282%)  route 0.725ns (83.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.581     2.746    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     2.887 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=5, routed)           0.725     3.612    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X60Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.851     3.587    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X60Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.525     3.062    
                         clock uncertainty            0.161     3.224    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.060     3.284    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.458%)  route 0.757ns (85.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.581     2.746    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.128     2.874 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=6, routed)           0.757     3.631    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X58Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.848     3.584    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X58Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.525     3.059    
                         clock uncertainty            0.161     3.221    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.012     3.233    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.464%)  route 0.757ns (85.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.581     2.746    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.128     2.874 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=4, routed)           0.757     3.631    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X60Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.851     3.587    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X60Y22         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism             -0.525     3.062    
                         clock uncertainty            0.161     3.224    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)        -0.001     3.223    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.123%)  route 0.933ns (86.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=316, routed)         0.581     2.746    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     2.887 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           0.933     3.820    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X58Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.848     3.584    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X58Y24         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.525     3.059    
                         clock uncertainty            0.161     3.221    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.070     3.291    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.530    





