// Seed: 1397457472
module module_0 (
    output wor   id_0,
    output wor   id_1,
    output uwire module_0
);
  wire id_5;
  module_2();
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4
);
  wire id_6;
  module_0(
      id_1, id_0, id_0
  );
  assign id_0 = 1;
endmodule
module module_2;
  wire id_1;
  module_3(
      id_1, id_1, id_1, id_1
  );
  tri  id_3 = 1'b0;
  wire id_5;
endmodule
module module_3 #(
    parameter id_5 = 32'd39,
    parameter id_6 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  defparam id_5.id_6 = (id_5);
endmodule
