// Seed: 3243561284
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    input supply0 id_7
);
  assign id_0 = -1 - id_7;
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    output logic id_2,
    output tri id_3,
    input supply0 id_4,
    input wor id_5
);
  always @(id_0) id_2 = -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
