\hypertarget{struct_sys_tick___type}{}\section{Sys\+Tick\+\_\+\+Type Struct Reference}
\label{struct_sys_tick___type}\index{Sys\+Tick\+\_\+\+Type@{Sys\+Tick\+\_\+\+Type}}


Structure type to access the System Timer (Sys\+Tick).  




{\ttfamily \#include $<$core\+\_\+armv8mbl.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_sys_tick___type_a875e7afa5c4fd43997fb544a4ac6e37e}{C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_sys_tick___type_a4780a489256bb9f54d0ba8ed4de191cd}{L\+O\+AD}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_sys_tick___type_a9b5420d17e8e43104ddd4ae5a610af93}{V\+AL}
\item 
\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t \hyperlink{struct_sys_tick___type_afcadb0c6d35b21cdc0018658a13942de}{C\+A\+L\+IB}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Timer (Sys\+Tick). 

Definition at line 558 of file core\+\_\+armv8mbl.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_sys_tick___type_afcadb0c6d35b21cdc0018658a13942de}\label{struct_sys_tick___type_afcadb0c6d35b21cdc0018658a13942de}} 
\index{Sys\+Tick\+\_\+\+Type@{Sys\+Tick\+\_\+\+Type}!C\+A\+L\+IB@{C\+A\+L\+IB}}
\index{C\+A\+L\+IB@{C\+A\+L\+IB}!Sys\+Tick\+\_\+\+Type@{Sys\+Tick\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+A\+L\+IB}{CALIB}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+C\+A\+L\+IB}

Offset\+: 0x00C (R/ ) Sys\+Tick Calibration Register 

Definition at line 563 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_sys_tick___type_a875e7afa5c4fd43997fb544a4ac6e37e}\label{struct_sys_tick___type_a875e7afa5c4fd43997fb544a4ac6e37e}} 
\index{Sys\+Tick\+\_\+\+Type@{Sys\+Tick\+\_\+\+Type}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!Sys\+Tick\+\_\+\+Type@{Sys\+Tick\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+T\+RL}{CTRL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+C\+T\+RL}

Offset\+: 0x000 (R/W) Sys\+Tick Control and Status Register 

Definition at line 560 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_sys_tick___type_a4780a489256bb9f54d0ba8ed4de191cd}\label{struct_sys_tick___type_a4780a489256bb9f54d0ba8ed4de191cd}} 
\index{Sys\+Tick\+\_\+\+Type@{Sys\+Tick\+\_\+\+Type}!L\+O\+AD@{L\+O\+AD}}
\index{L\+O\+AD@{L\+O\+AD}!Sys\+Tick\+\_\+\+Type@{Sys\+Tick\+\_\+\+Type}}
\subsubsection{\texorpdfstring{L\+O\+AD}{LOAD}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+L\+O\+AD}

Offset\+: 0x004 (R/W) Sys\+Tick Reload Value Register 

Definition at line 561 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_sys_tick___type_a9b5420d17e8e43104ddd4ae5a610af93}\label{struct_sys_tick___type_a9b5420d17e8e43104ddd4ae5a610af93}} 
\index{Sys\+Tick\+\_\+\+Type@{Sys\+Tick\+\_\+\+Type}!V\+AL@{V\+AL}}
\index{V\+AL@{V\+AL}!Sys\+Tick\+\_\+\+Type@{Sys\+Tick\+\_\+\+Type}}
\subsubsection{\texorpdfstring{V\+AL}{VAL}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+V\+AL}

Offset\+: 0x008 (R/W) Sys\+Tick Current Value Register 

Definition at line 562 of file core\+\_\+armv8mbl.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm1_8h}{core\+\_\+cm1.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm35p_8h}{core\+\_\+cm35p.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
