$date
	Tue Mar 21 21:49:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module MUX_tb $end
$var wire 1 ! hierarchy_out $end
$var wire 1 " gate_out $end
$var wire 1 # behav_out $end
$var reg 8 $ in [7:0] $end
$var reg 3 % s [2:0] $end
$var integer 32 & i [31:0] $end
$scope module mux_behav $end
$var wire 8 ' a [7:0] $end
$var wire 3 ( s [2:0] $end
$var reg 1 # out $end
$upscope $end
$scope module mux_gate $end
$var wire 8 ) a [7:0] $end
$var wire 1 " out $end
$var wire 3 * s [2:0] $end
$upscope $end
$scope module mux_hierarchy $end
$var wire 8 + a [7:0] $end
$var wire 3 , s [2:0] $end
$var wire 1 ! out $end
$scope module mux2_1 $end
$var wire 1 ! out $end
$var wire 1 - s $end
$var wire 1 . i2 $end
$var wire 1 / i1 $end
$upscope $end
$scope module mux4_1 $end
$var wire 4 0 a [3:0] $end
$var wire 1 / out $end
$var wire 2 1 s [1:0] $end
$upscope $end
$scope module mux4_2 $end
$var wire 4 2 a [3:0] $end
$var wire 1 . out $end
$var wire 2 3 s [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 3
b1010 2
b0 1
b1010 0
0/
0.
0-
b0 ,
b10101010 +
b0 *
b10101010 )
b0 (
b10101010 '
b0 &
b0 %
b10101010 $
0#
0"
0!
$end
#1000
1!
1"
1/
1.
1#
b1 1
b1 3
b1 %
b1 (
b1 *
b1 ,
#2000
0!
0"
0/
0.
0#
b10 1
b10 3
b10 %
b10 (
b10 *
b10 ,
b1 &
#3000
1!
1"
1/
1.
1#
b11 1
b11 3
b11 %
b11 (
b11 *
b11 ,
b10 &
#4000
0!
0"
0/
0.
0#
b0 1
b0 3
1-
b100 %
b100 (
b100 *
b100 ,
b11 &
#5000
1!
1"
1/
1.
1#
b1 1
b1 3
b101 %
b101 (
b101 *
b101 ,
b100 &
#6000
0!
0"
0/
0.
0#
b10 1
b10 3
b110 %
b110 (
b110 *
b110 ,
b101 &
#7000
1!
1"
1/
1.
1#
b11 1
b11 3
b111 %
b111 (
b111 *
b111 ,
b110 &
#8000
0!
0"
0/
0.
0#
b10 1
b10 3
b110 %
b110 (
b110 *
b110 ,
b1000 &
#9000
1!
1"
1/
1.
1#
b1 1
b1 3
b101 %
b101 (
b101 *
b101 ,
b111 &
#10000
0!
0"
0/
0.
0#
b0 1
b0 3
b100 %
b100 (
b100 *
b100 ,
b110 &
#11000
1!
1"
1/
1.
1#
b11 1
b11 3
0-
b11 %
b11 (
b11 *
b11 ,
b101 &
#12000
0!
0"
0/
0.
0#
b10 1
b10 3
b10 %
b10 (
b10 *
b10 ,
b100 &
#13000
1!
1"
1/
1.
1#
b1 1
b1 3
b1 %
b1 (
b1 *
b1 ,
b11 &
#14000
0!
0"
0/
0.
0#
b0 1
b0 3
b0 %
b0 (
b0 *
b0 ,
b10 &
#15000
b1 &
