// Seed: 3174819032
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  always @(posedge id_2 or id_1) begin
    SystemTFIdentifier(1);
  end
  logic id_6;
  assign id_6 = 1;
  logic id_7;
endmodule
