- go to `tools>create and package new ip`
- select next, select `create a new AXI4 peripheral`
- name it `crypto_core`
  ![image](ip/Screenshot from 2023-06-04 00-59-53.png)
- when promped to specify the AXI proprieties, change the number of registers to 5
- select `edit ip` and then `finish`
- add all files from the `vhdl/src/` folder as sources 
- at this point you can follow steps 3 to 6 in the `readme.txt` located in the `vhdl/` folder to add all the required IPs
- once you have added all IPs you can modify the vhdl file to include the core 
- connect the core to the registers
  - the details of how to modify the IP to add the core can be found in the . folder
- run a synthesis to save the design and create the netlist  
