<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<<<<<<< HEAD
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/FINAL_EXAM.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/FINAL_EXAM.v</arg>&quot; Line <arg fmt="%d" index="2">2</arg>. <arg fmt="%s" index="3">Include file found: &apos;/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/FREQ_DIV.v&apos; in file &quot;/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/FINAL_EXAM.v&quot; line 2
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/FINAL_EXAM.v</arg>&quot; Line <arg fmt="%d" index="2">3</arg>. <arg fmt="%s" index="3">Include file found: &apos;/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/UPDOWN_COUNTER.v&apos; in file &quot;/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/FINAL_EXAM.v&quot; line 3
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/test_module_updn.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/test_module_updn.v</arg>&quot; Line <arg fmt="%d" index="2">2</arg>. <arg fmt="%s" index="3">Include file found: &apos;/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/UPDOWN_COUNTER.v&apos; in file &quot;/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/test_module_updn.v&quot; line 2
</arg>
</msg>

=======
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
</messages>

