
Qflow static timing analysis logfile appended on Thu 01 Jan 2026 23:53:13 AEST
Running vesta static timing analysis
vesta --long nibble_mem.rtlnopwr.v /usr/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "nibble_mem"
Lib read /usr/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Verilog netlist read:  Processed 1568 lines.
Number of paths analyzed:  282

Top 20 maximum delay paths:
Path DFFSR_112/CLK to DFFSR_254/D delay 4604.08 ps
      0.0 ps   clk_bF_buf12: CLKBUF1_24/Y ->  DFFSR_112/CLK
    643.3 ps       _919__1_:  DFFSR_112/Q -> NAND2X1_82/B
   1139.0 ps          _621_: NAND2X1_82/Y -> OAI21X1_44/B
   1342.2 ps          _681_: OAI21X1_44/Y -> OAI21X1_46/C
   1478.6 ps          _682_: OAI21X1_46/Y ->  AOI22X1_3/B
   2114.7 ps  addr_after_3_:  AOI22X1_3/Y -> AOI21X1_65/C
   2895.1 ps          _232_: AOI21X1_65/Y -> NAND3X1_59/B
   3442.8 ps          _329_: NAND3X1_59/Y -> NAND3X1_66/A
   3919.2 ps          _343_: NAND3X1_66/Y ->  NOR3X1_26/C
   4107.7 ps          _439_:  NOR3X1_26/Y ->  NOR3X1_27/A
   4237.9 ps          _460_:  NOR3X1_27/Y -> NAND3X1_97/B
   4369.1 ps         _0__1_: NAND3X1_97/Y ->  DFFSR_254/D

   clock skew at destination = 36.2067
   setup at destination = 198.744

Path DFFSR_112/CLK to DFFSR_243/D delay 4604.08 ps
      0.0 ps   clk_bF_buf12: CLKBUF1_24/Y ->  DFFSR_112/CLK
    643.3 ps       _919__1_:  DFFSR_112/Q -> NAND2X1_82/B
   1139.0 ps          _621_: NAND2X1_82/Y -> OAI21X1_44/B
   1342.2 ps          _681_: OAI21X1_44/Y -> OAI21X1_46/C
   1478.6 ps          _682_: OAI21X1_46/Y ->  AOI22X1_3/B
   2114.7 ps  addr_after_3_:  AOI22X1_3/Y -> AOI21X1_65/C
   2895.1 ps          _232_: AOI21X1_65/Y -> NAND3X1_59/B
   3442.8 ps          _329_: NAND3X1_59/Y -> NAND3X1_66/A
   3919.2 ps          _343_: NAND3X1_66/Y ->  NOR3X1_10/C
   4107.7 ps          _349_:  NOR3X1_10/Y ->  NOR3X1_11/A
   4237.9 ps          _380_:  NOR3X1_11/Y -> NAND3X1_77/B
   4369.1 ps         _0__0_: NAND3X1_77/Y ->  DFFSR_243/D

   clock skew at destination = 36.2067
   setup at destination = 198.744

Path DFFSR_112/CLK to DFFSR_265/D delay 4599.04 ps
      0.0 ps   clk_bF_buf12: CLKBUF1_24/Y ->  DFFSR_112/CLK
    643.3 ps       _919__1_:  DFFSR_112/Q -> NAND2X1_82/B
   1139.0 ps          _621_: NAND2X1_82/Y -> OAI21X1_44/B
   1342.2 ps          _681_: OAI21X1_44/Y -> OAI21X1_46/C
   1478.6 ps          _682_: OAI21X1_46/Y ->  AOI22X1_3/B
   2114.7 ps  addr_after_3_:  AOI22X1_3/Y -> AOI21X1_65/C
   2895.1 ps          _232_: AOI21X1_65/Y -> NAND3X1_59/B
   3442.8 ps          _329_: NAND3X1_59/Y -> NAND3X1_66/A
   3919.2 ps          _343_: NAND3X1_66/Y ->  NOR3X1_33/C
   4107.7 ps          _523_:  NOR3X1_33/Y ->  NOR3X1_35/A
   4237.9 ps          _544_:  NOR3X1_35/Y ->  NAND3X1_4/B
   4369.1 ps         _0__2_:  NAND3X1_4/Y ->  DFFSR_265/D

   clock skew at destination = 29.6118
   setup at destination = 200.298

Path DFFSR_112/CLK to DFFSR_2/D delay 4599.04 ps
      0.0 ps   clk_bF_buf12: CLKBUF1_24/Y ->  DFFSR_112/CLK
    643.3 ps       _919__1_:  DFFSR_112/Q -> NAND2X1_82/B
   1139.0 ps          _621_: NAND2X1_82/Y -> OAI21X1_44/B
   1342.2 ps          _681_: OAI21X1_44/Y -> OAI21X1_46/C
   1478.6 ps          _682_: OAI21X1_46/Y ->  AOI22X1_3/B
   2114.7 ps  addr_after_3_:  AOI22X1_3/Y -> AOI21X1_65/C
   2895.1 ps          _232_: AOI21X1_65/Y -> NAND3X1_59/B
   3442.8 ps          _329_: NAND3X1_59/Y -> NAND3X1_66/A
   3919.2 ps          _343_: NAND3X1_66/Y ->  NOR3X1_46/C
   4107.7 ps          _596_:  NOR3X1_46/Y ->  NOR3X1_47/A
   4237.9 ps          _617_:  NOR3X1_47/Y -> NAND3X1_26/B
   4369.1 ps         _0__3_: NAND3X1_26/Y ->    DFFSR_2/D

   clock skew at destination = 29.6118
   setup at destination = 200.298

Path DFFSR_192/CLK to DFFSR_81/D delay 2989.53 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_3/A
   1830.8 ps         _806_:  NAND2X1_3/Y -> NOR2X1_157/A
   2495.5 ps         _837_: NOR2X1_157/Y -> NOR2X1_158/B
   2661.0 ps         _838_: NOR2X1_158/Y -> AOI21X1_17/C
   2753.9 ps       _35__0_: AOI21X1_17/Y ->   DFFSR_81/D

   clock skew at destination = 36.2067
   setup at destination = 199.414

Path DFFSR_192/CLK to DFFSR_82/D delay 2989.53 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_3/A
   1830.8 ps         _806_:  NAND2X1_3/Y -> NOR2X1_157/A
   2495.5 ps         _837_: NOR2X1_157/Y -> NOR2X1_159/B
   2661.0 ps         _839_: NOR2X1_159/Y -> AOI21X1_18/C
   2753.9 ps       _35__1_: AOI21X1_18/Y ->   DFFSR_82/D

   clock skew at destination = 36.2067
   setup at destination = 199.414

Path DFFSR_192/CLK to DFFSR_83/D delay 2989.53 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_3/A
   1830.8 ps         _806_:  NAND2X1_3/Y -> NOR2X1_157/A
   2495.5 ps         _837_: NOR2X1_157/Y -> NOR2X1_160/B
   2661.0 ps         _840_: NOR2X1_160/Y -> AOI21X1_19/C
   2753.9 ps       _35__2_: AOI21X1_19/Y ->   DFFSR_83/D

   clock skew at destination = 36.2067
   setup at destination = 199.414

Path DFFSR_192/CLK to DFFSR_84/D delay 2989.53 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_3/A
   1830.8 ps         _806_:  NAND2X1_3/Y -> NOR2X1_157/A
   2495.5 ps         _837_: NOR2X1_157/Y -> NOR2X1_161/B
   2661.0 ps         _841_: NOR2X1_161/Y -> AOI21X1_20/C
   2753.9 ps       _35__3_: AOI21X1_20/Y ->   DFFSR_84/D

   clock skew at destination = 36.2067
   setup at destination = 199.414

Path DFFSR_192/CLK to DFFSR_104/D delay 2989.53 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_3/A
   1830.8 ps         _806_:  NAND2X1_3/Y -> NOR2X1_143/A
   2495.5 ps         _811_: NOR2X1_143/Y -> NOR2X1_145/B
   2661.0 ps         _813_: NOR2X1_145/Y ->  AOI21X1_9/C
   2753.9 ps       _40__1_:  AOI21X1_9/Y ->  DFFSR_104/D

   clock skew at destination = 36.2067
   setup at destination = 199.414

Path DFFSR_192/CLK to DFFSR_98/D delay 2989.53 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_3/A
   1830.8 ps         _806_:  NAND2X1_3/Y -> NOR2X1_148/A
   2495.5 ps         _816_: NOR2X1_148/Y -> NOR2X1_149/B
   2661.0 ps         _817_: NOR2X1_149/Y -> AOI21X1_13/C
   2753.9 ps       _39__0_: AOI21X1_13/Y ->   DFFSR_98/D

   clock skew at destination = 36.2067
   setup at destination = 199.414

Path DFFSR_192/CLK to DFFSR_99/D delay 2989.53 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_3/A
   1830.8 ps         _806_:  NAND2X1_3/Y -> NOR2X1_148/A
   2495.5 ps         _816_: NOR2X1_148/Y -> NOR2X1_150/B
   2661.0 ps         _818_: NOR2X1_150/Y -> AOI21X1_14/C
   2753.9 ps       _39__1_: AOI21X1_14/Y ->   DFFSR_99/D

   clock skew at destination = 36.2067
   setup at destination = 199.414

Path DFFSR_192/CLK to DFFSR_100/D delay 2989.53 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_3/A
   1830.8 ps         _806_:  NAND2X1_3/Y -> NOR2X1_148/A
   2495.5 ps         _816_: NOR2X1_148/Y -> NOR2X1_151/B
   2661.0 ps         _819_: NOR2X1_151/Y -> AOI21X1_15/C
   2753.9 ps       _39__2_: AOI21X1_15/Y ->  DFFSR_100/D

   clock skew at destination = 36.2067
   setup at destination = 199.414

Path DFFSR_192/CLK to DFFSR_29/D delay 2989.53 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_4/A
   1830.8 ps         _891_:  NAND2X1_4/Y -> NOR2X1_177/A
   2495.5 ps         _901_: NOR2X1_177/Y -> NOR2X1_179/B
   2661.0 ps         _903_: NOR2X1_179/Y -> AOI21X1_25/C
   2753.9 ps       _21__1_: AOI21X1_25/Y ->   DFFSR_29/D

   clock skew at destination = 36.2067
   setup at destination = 199.414

Path DFFSR_192/CLK to DFFSR_31/D delay 2989.53 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_4/A
   1830.8 ps         _891_:  NAND2X1_4/Y -> NOR2X1_177/A
   2495.5 ps         _901_: NOR2X1_177/Y -> NOR2X1_181/B
   2661.0 ps         _905_: NOR2X1_181/Y -> AOI21X1_27/C
   2753.9 ps       _21__3_: AOI21X1_27/Y ->   DFFSR_31/D

   clock skew at destination = 36.2067
   setup at destination = 199.414

Path DFFSR_192/CLK to DFFSR_103/D delay 2984.49 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_3/A
   1830.8 ps         _806_:  NAND2X1_3/Y -> NOR2X1_143/A
   2495.5 ps         _811_: NOR2X1_143/Y -> NOR2X1_144/B
   2661.0 ps         _812_: NOR2X1_144/Y ->  AOI21X1_8/C
   2753.9 ps       _40__0_:  AOI21X1_8/Y ->  DFFSR_103/D

   clock skew at destination = 29.6118
   setup at destination = 200.964

Path DFFSR_192/CLK to DFFSR_105/D delay 2984.49 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_3/A
   1830.8 ps         _806_:  NAND2X1_3/Y -> NOR2X1_143/A
   2495.5 ps         _811_: NOR2X1_143/Y -> NOR2X1_146/B
   2661.0 ps         _814_: NOR2X1_146/Y -> AOI21X1_10/C
   2753.9 ps       _40__2_: AOI21X1_10/Y ->  DFFSR_105/D

   clock skew at destination = 29.6118
   setup at destination = 200.964

Path DFFSR_192/CLK to DFFSR_106/D delay 2984.49 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_3/A
   1830.8 ps         _806_:  NAND2X1_3/Y -> NOR2X1_143/A
   2495.5 ps         _811_: NOR2X1_143/Y -> NOR2X1_147/B
   2661.0 ps         _815_: NOR2X1_147/Y -> AOI21X1_11/C
   2753.9 ps       _40__3_: AOI21X1_11/Y ->  DFFSR_106/D

   clock skew at destination = 29.6118
   setup at destination = 200.964

Path DFFSR_192/CLK to DFFSR_102/D delay 2984.49 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_3/A
   1830.8 ps         _806_:  NAND2X1_3/Y -> NOR2X1_148/A
   2495.5 ps         _816_: NOR2X1_148/Y -> NOR2X1_153/B
   2661.0 ps         _820_: NOR2X1_153/Y -> AOI21X1_16/C
   2753.9 ps       _39__3_: AOI21X1_16/Y ->  DFFSR_102/D

   clock skew at destination = 29.6118
   setup at destination = 200.964

Path DFFSR_192/CLK to DFFSR_30/D delay 2984.49 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_4/A
   1830.8 ps         _891_:  NAND2X1_4/Y -> NOR2X1_177/A
   2495.5 ps         _901_: NOR2X1_177/Y -> NOR2X1_180/B
   2661.0 ps         _904_: NOR2X1_180/Y -> AOI21X1_26/C
   2753.9 ps       _21__2_: AOI21X1_26/Y ->   DFFSR_30/D

   clock skew at destination = 29.6118
   setup at destination = 200.964

Path DFFSR_192/CLK to DFFSR_28/D delay 2984.49 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_192/CLK
    459.7 ps     store_ff2:  DFFSR_192/Q ->  INVX1_131/A
    636.2 ps         _619_:  INVX1_131/Y -> NOR2X1_111/B
    995.8 ps         _639_: NOR2X1_111/Y ->  NAND2X1_4/A
   1830.8 ps         _891_:  NAND2X1_4/Y -> NOR2X1_177/A
   2495.5 ps         _901_: NOR2X1_177/Y -> NOR2X1_178/B
   2661.0 ps         _902_: NOR2X1_178/Y -> AOI21X1_24/C
   2753.9 ps       _21__0_: AOI21X1_24/Y ->   DFFSR_28/D

   clock skew at destination = 29.6118
   setup at destination = 200.964

Computed maximum clock frequency (zero margin) = 217.199 MHz
-----------------------------------------

Number of paths analyzed:  282

Top 20 minimum delay paths:
Path DFFSR_193/CLK to DFFSR_194/D delay 333.25 ps
      0.0 ps  clk_bF_buf12: CLKBUF1_24/Y -> DFFSR_193/CLK
    339.1 ps      next_ff1:  DFFSR_193/Q -> DFFSR_194/D

   clock skew at destination = -6.59493
   hold at destination = 0.7715

Path DFFSR_191/CLK to DFFSR_192/D delay 348.053 ps
      0.0 ps  clk_bF_buf27: CLKBUF1_7/Y -> DFFSR_191/CLK
    339.1 ps     store_ff1: DFFSR_191/Q -> DFFSR_192/D

   clock skew at destination = 6.59493
   hold at destination = 2.38399

Path DFFSR_195/CLK to DFFSR_196/D delay 365.231 ps
      0.0 ps  clk_bF_buf27: CLKBUF1_7/Y -> DFFSR_195/CLK
    339.1 ps      prev_ff1: DFFSR_195/Q -> DFFSR_196/D

   clock skew at destination = 25.5482
   hold at destination = 0.608752

Path DFFSR_194/CLK to DFFSR_188/D delay 375.729 ps
      0.0 ps  clk_bF_buf19: CLKBUF1_16/Y -> DFFSR_194/CLK
    451.1 ps      next_ff2:  DFFSR_194/Q -> DFFSR_188/D

   clock skew at destination = 0
   hold at destination = -75.3662

Path DFFSR_192/CLK to DFFSR_187/D delay 375.764 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y -> DFFSR_192/CLK
    452.1 ps     store_ff2:  DFFSR_192/Q -> DFFSR_187/D

   clock skew at destination = 0
   hold at destination = -76.3066

Path DFFSR_196/CLK to DFFSR_189/D delay 392.956 ps
      0.0 ps  clk_bF_buf27: CLKBUF1_7/Y -> DFFSR_196/CLK
    485.9 ps      prev_ff2: DFFSR_196/Q -> DFFSR_189/D

   clock skew at destination = 6.59493
   hold at destination = -99.5078

Path DFFSR_2/CLK to output pin dout[3] delay 441.656 ps
      0.0 ps  clk_bF_buf32: CLKBUF1_2/Y -> DFFSR_2/CLK
    338.9 ps      _920__3_:   DFFSR_2/Q -> BUFX2_3/A
    441.7 ps       dout[3]:   BUFX2_3/Y -> dout[3]

Path DFFSR_265/CLK to output pin dout[2] delay 441.656 ps
      0.0 ps  clk_bF_buf23: CLKBUF1_11/Y -> DFFSR_265/CLK
    338.9 ps      _920__2_:  DFFSR_265/Q ->   BUFX2_2/A
    441.7 ps       dout[2]:    BUFX2_2/Y -> dout[2]

Path DFFSR_254/CLK to output pin dout[1] delay 441.656 ps
      0.0 ps  clk_bF_buf17: CLKBUF1_18/Y -> DFFSR_254/CLK
    338.9 ps      _920__1_:  DFFSR_254/Q ->   BUFX2_1/A
    441.7 ps       dout[1]:    BUFX2_1/Y -> dout[1]

Path DFFSR_243/CLK to output pin dout[0] delay 441.656 ps
      0.0 ps  clk_bF_buf16: CLKBUF1_19/Y -> DFFSR_243/CLK
    338.9 ps      _920__0_:  DFFSR_243/Q ->  BUFX2_10/A
    441.7 ps       dout[0]:   BUFX2_10/Y -> dout[0]

Path DFFSR_155/CLK to DFFSR_155/D delay 533.738 ps
      0.0 ps  clk_bF_buf5: CLKBUF1_31/Y ->  DFFSR_155/CLK
    338.9 ps   mem_56__3_:  DFFSR_155/Q ->  INVX1_154/A
    461.0 ps        _748_:  INVX1_154/Y -> MUX2X1_112/A
    546.8 ps      _52__3_: MUX2X1_112/Y ->  DFFSR_155/D

   clock skew at destination = 0
   hold at destination = -13.0395

Path DFFSR_153/CLK to DFFSR_153/D delay 533.738 ps
      0.0 ps  clk_bF_buf20: CLKBUF1_15/Y ->  DFFSR_153/CLK
    338.9 ps    mem_56__1_:  DFFSR_153/Q ->  INVX1_151/A
    461.0 ps         _746_:  INVX1_151/Y -> MUX2X1_110/A
    546.8 ps       _52__1_: MUX2X1_110/Y ->  DFFSR_153/D

   clock skew at destination = 0
   hold at destination = -13.0395

Path DFFSR_152/CLK to DFFSR_152/D delay 533.738 ps
      0.0 ps  clk_bF_buf16: CLKBUF1_19/Y ->  DFFSR_152/CLK
    338.9 ps    mem_56__0_:  DFFSR_152/Q ->  INVX1_150/A
    461.0 ps         _743_:  INVX1_150/Y -> MUX2X1_109/A
    546.8 ps       _52__0_: MUX2X1_109/Y ->  DFFSR_152/D

   clock skew at destination = 0
   hold at destination = -13.0395

Path DFFSR_229/CLK to DFFSR_229/D delay 533.738 ps
      0.0 ps  clk_bF_buf4: CLKBUF1_32/Y -> DFFSR_229/CLK
    338.9 ps   mem_11__2_:  DFFSR_229/Q ->  INVX1_70/A
    461.0 ps        _136_:   INVX1_70/Y -> MUX2X1_56/A
    546.8 ps       _3__2_:  MUX2X1_56/Y -> DFFSR_229/D

   clock skew at destination = 0
   hold at destination = -13.0395

Path DFFSR_228/CLK to DFFSR_228/D delay 533.738 ps
      0.0 ps  clk_bF_buf4: CLKBUF1_32/Y -> DFFSR_228/CLK
    338.9 ps   mem_11__1_:  DFFSR_228/Q ->  INVX1_69/A
    461.0 ps        _135_:   INVX1_69/Y -> MUX2X1_55/A
    546.8 ps       _3__1_:  MUX2X1_55/Y -> DFFSR_228/D

   clock skew at destination = 0
   hold at destination = -13.0395

Path DFFSR_68/CLK to DFFSR_68/D delay 533.738 ps
      0.0 ps  clk_bF_buf14: CLKBUF1_21/Y ->  DFFSR_68/CLK
    338.9 ps     mem_1__1_:   DFFSR_68/Q -> INVX1_110/A
    461.0 ps         _186_:  INVX1_110/Y -> MUX2X1_97/A
    546.8 ps       _12__1_:  MUX2X1_97/Y ->  DFFSR_68/D

   clock skew at destination = 0
   hold at destination = -13.0395

Path DFFSR_234/CLK to DFFSR_234/D delay 537.291 ps
      0.0 ps  clk_bF_buf31: CLKBUF1_3/Y -> DFFSR_234/CLK
    373.3 ps    mem_12__2_: DFFSR_234/Q ->  INVX1_65/A
    463.9 ps         _131_:  INVX1_65/Y -> MUX2X1_52/A
    546.4 ps        _4__2_: MUX2X1_52/Y -> DFFSR_234/D

   clock skew at destination = 0
   hold at destination = -9.06121

Path DFFSR_200/CLK to DFFSR_200/D delay 537.291 ps
      0.0 ps  clk_bF_buf36: CLKBUF1_39/Y -> DFFSR_200/CLK
    373.3 ps     mem_4__3_:  DFFSR_200/Q ->  INVX1_99/A
    463.9 ps         _173_:   INVX1_99/Y -> MUX2X1_86/A
    546.4 ps       _45__3_:  MUX2X1_86/Y -> DFFSR_200/D

   clock skew at destination = 0
   hold at destination = -9.06121

Path DFFSR_233/CLK to DFFSR_233/D delay 537.291 ps
      0.0 ps  clk_bF_buf37: CLKBUF1_38/Y -> DFFSR_233/CLK
    373.3 ps    mem_12__1_:  DFFSR_233/Q ->  INVX1_64/A
    463.9 ps         _130_:   INVX1_64/Y -> MUX2X1_51/A
    546.4 ps        _4__1_:  MUX2X1_51/Y -> DFFSR_233/D

   clock skew at destination = 0
   hold at destination = -9.06121

Path DFFSR_146/CLK to DFFSR_146/D delay 537.291 ps
      0.0 ps  clk_bF_buf34: CLKBUF1_41/Y -> DFFSR_146/CLK
    373.3 ps     mem_3__0_:  DFFSR_146/Q -> INVX1_100/A
    463.9 ps         _174_:  INVX1_100/Y -> MUX2X1_87/A
    546.4 ps       _34__0_:  MUX2X1_87/Y -> DFFSR_146/D

   clock skew at destination = 0
   hold at destination = -9.06121

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  809

Top 20 maximum delay paths:
Path input pin clk to DFFSR_1/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_16/A
    574.9 ps       clk_bF_buf19: CLKBUF1_16/Y ->    DFFSR_1/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_194/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_16/A
    574.9 ps       clk_bF_buf19: CLKBUF1_16/Y ->  DFFSR_194/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_199/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_16/A
    574.9 ps       clk_bF_buf19: CLKBUF1_16/Y ->  DFFSR_199/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_259/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_16/A
    574.9 ps       clk_bF_buf19: CLKBUF1_16/Y ->  DFFSR_259/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_262/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_16/A
    574.9 ps       clk_bF_buf19: CLKBUF1_16/Y ->  DFFSR_262/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_264/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_16/A
    574.9 ps       clk_bF_buf19: CLKBUF1_16/Y ->  DFFSR_264/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_267/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_16/A
    574.9 ps       clk_bF_buf19: CLKBUF1_16/Y ->  DFFSR_267/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_9/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_40/A
    574.9 ps       clk_bF_buf35: CLKBUF1_40/Y ->    DFFSR_9/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_260/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_40/A
    574.9 ps       clk_bF_buf35: CLKBUF1_40/Y ->  DFFSR_260/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_263/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_40/A
    574.9 ps       clk_bF_buf35: CLKBUF1_40/Y ->  DFFSR_263/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_266/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_40/A
    574.9 ps       clk_bF_buf35: CLKBUF1_40/Y ->  DFFSR_266/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_270/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_40/A
    574.9 ps       clk_bF_buf35: CLKBUF1_40/Y ->  DFFSR_270/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_274/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_40/A
    574.9 ps       clk_bF_buf35: CLKBUF1_40/Y ->  DFFSR_274/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_275/CLK delay 930.054 ps
      0.0 ps                clk:              ->    BUFX4_4/A
    300.0 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_40/A
    574.9 ps       clk_bF_buf35: CLKBUF1_40/Y ->  DFFSR_275/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_38/CLK delay 930.054 ps
      0.0 ps                clk:             ->   BUFX4_9/A
    300.0 ps  clk_hier0_bF_buf1:   BUFX4_9/Y -> CLKBUF1_4/A
    574.9 ps       clk_bF_buf30: CLKBUF1_4/Y ->  DFFSR_38/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_113/CLK delay 930.054 ps
      0.0 ps                clk:             ->   BUFX4_9/A
    300.0 ps  clk_hier0_bF_buf1:   BUFX4_9/Y -> CLKBUF1_4/A
    574.9 ps       clk_bF_buf30: CLKBUF1_4/Y -> DFFSR_113/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_124/CLK delay 930.054 ps
      0.0 ps                clk:             ->   BUFX4_9/A
    300.0 ps  clk_hier0_bF_buf1:   BUFX4_9/Y -> CLKBUF1_4/A
    574.9 ps       clk_bF_buf30: CLKBUF1_4/Y -> DFFSR_124/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_157/CLK delay 930.054 ps
      0.0 ps                clk:             ->   BUFX4_9/A
    300.0 ps  clk_hier0_bF_buf1:   BUFX4_9/Y -> CLKBUF1_4/A
    574.9 ps       clk_bF_buf30: CLKBUF1_4/Y -> DFFSR_157/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_207/CLK delay 930.054 ps
      0.0 ps                clk:             ->   BUFX4_9/A
    300.0 ps  clk_hier0_bF_buf1:   BUFX4_9/Y -> CLKBUF1_4/A
    574.9 ps       clk_bF_buf30: CLKBUF1_4/Y -> DFFSR_207/CLK

   setup at destination = 355.199

Path input pin clk to DFFSR_215/CLK delay 930.054 ps
      0.0 ps                clk:             ->   BUFX4_9/A
    300.0 ps  clk_hier0_bF_buf1:   BUFX4_9/Y -> CLKBUF1_4/A
    574.9 ps       clk_bF_buf30: CLKBUF1_4/Y -> DFFSR_215/CLK

   setup at destination = 355.199

-----------------------------------------

Number of paths analyzed:  809

Top 20 minimum delay paths:
Path input pin store to DFFSR_191/D delay 56.7708 ps
      0.0 ps  store:   -> DFFSR_191/D

   hold at destination = 56.7708

Path input pin next to DFFSR_193/D delay 56.7708 ps
      0.0 ps  next:   -> DFFSR_193/D

   hold at destination = 56.7708

Path input pin prev to DFFSR_195/D delay 56.7708 ps
      0.0 ps  prev:   -> DFFSR_195/D

   hold at destination = 56.7708

Path input pin din[3] to DFFSR_14/D delay 353.664 ps
      0.0 ps         din[3]:             ->   INVX8_3/A
     52.1 ps          _694_:   INVX8_3/Y ->  BUFX4_97/A
    281.2 ps  _694__bF_buf4:  BUFX4_97/Y -> MUX2X1_20/A
    368.3 ps        _17__3_: MUX2X1_20/Y ->  DFFSR_14/D

   hold at destination = -14.6645

Path input pin din[1] to DFFSR_224/D delay 353.677 ps
      0.0 ps         din[1]:             ->   INVX8_1/A
     52.1 ps          _690_:   INVX8_1/Y ->  BUFX4_65/A
    281.3 ps  _690__bF_buf4:  BUFX4_65/Y -> MUX2X1_60/A
    368.3 ps         _2__1_: MUX2X1_60/Y -> DFFSR_224/D

   hold at destination = -14.6658

Path input pin din[2] to DFFSR_52/D delay 353.695 ps
      0.0 ps         din[2]:              ->    INVX8_2/A
     52.1 ps          _692_:    INVX8_2/Y ->   BUFX4_72/A
    281.3 ps  _692__bF_buf5:   BUFX4_72/Y -> MUX2X1_190/A
    368.4 ps        _27__2_: MUX2X1_190/Y ->   DFFSR_52/D

   hold at destination = -14.6676

Path input pin din[2] to DFFSR_56/D delay 353.695 ps
      0.0 ps         din[2]:              ->    INVX8_2/A
     52.1 ps          _692_:    INVX8_2/Y ->   BUFX4_72/A
    281.3 ps  _692__bF_buf5:   BUFX4_72/Y -> MUX2X1_186/A
    368.4 ps        _28__2_: MUX2X1_186/Y ->   DFFSR_56/D

   hold at destination = -14.6676

Path input pin din[2] to DFFSR_119/D delay 353.695 ps
      0.0 ps         din[2]:              ->    INVX8_2/A
     52.1 ps          _692_:    INVX8_2/Y ->   BUFX4_72/A
    281.3 ps  _692__bF_buf5:   BUFX4_72/Y -> MUX2X1_137/A
    368.4 ps        _43__2_: MUX2X1_137/Y ->  DFFSR_119/D

   hold at destination = -14.6676

Path input pin din[0] to DFFSR_218/D delay 353.695 ps
      0.0 ps         din[0]:             ->   INVX8_4/A
     52.1 ps          _686_:   INVX8_4/Y ->  BUFX4_85/A
    281.3 ps  _686__bF_buf2:  BUFX4_85/Y -> MUX2X1_63/A
    368.4 ps        _64__0_: MUX2X1_63/Y -> DFFSR_218/D

   hold at destination = -14.6676

Path input pin din[0] to DFFSR_223/D delay 353.695 ps
      0.0 ps         din[0]:             ->   INVX8_4/A
     52.1 ps          _686_:   INVX8_4/Y ->  BUFX4_85/A
    281.3 ps  _686__bF_buf2:  BUFX4_85/Y -> MUX2X1_59/A
    368.4 ps         _2__0_: MUX2X1_59/Y -> DFFSR_223/D

   hold at destination = -14.6676

Path input pin din[0] to DFFSR_10/D delay 353.695 ps
      0.0 ps         din[0]:             ->   INVX8_4/A
     52.1 ps          _686_:   INVX8_4/Y ->  BUFX4_85/A
    281.3 ps  _686__bF_buf2:  BUFX4_85/Y -> MUX2X1_17/A
    368.4 ps        _17__0_: MUX2X1_17/Y ->  DFFSR_10/D

   hold at destination = -14.6676

Path input pin din[0] to DFFSR_89/D delay 353.695 ps
      0.0 ps         din[0]:              ->    INVX8_4/A
     52.1 ps          _686_:    INVX8_4/Y ->   BUFX4_83/A
    281.3 ps  _686__bF_buf3:   BUFX4_83/Y -> MUX2X1_153/A
    368.4 ps        _37__0_: MUX2X1_153/Y ->   DFFSR_89/D

   hold at destination = -14.6676

Path input pin din[0] to DFFSR_130/D delay 353.695 ps
      0.0 ps         din[0]:              ->    INVX8_4/A
     52.1 ps          _686_:    INVX8_4/Y ->   BUFX4_83/A
    281.3 ps  _686__bF_buf3:   BUFX4_83/Y -> MUX2X1_122/A
    368.4 ps        _47__0_: MUX2X1_122/Y ->  DFFSR_130/D

   hold at destination = -14.6676

Path input pin din[0] to DFFSR_23/D delay 353.695 ps
      0.0 ps         din[0]:             ->   INVX8_4/A
     52.1 ps          _686_:   INVX8_4/Y ->  BUFX4_83/A
    281.3 ps  _686__bF_buf3:  BUFX4_83/Y -> MUX2X1_15/A
    368.4 ps        _20__0_: MUX2X1_15/Y ->  DFFSR_23/D

   hold at destination = -14.6676

Path input pin din[3] to DFFSR_58/D delay 353.701 ps
      0.0 ps         din[3]:              ->    INVX8_3/A
     52.1 ps          _694_:    INVX8_3/Y ->   BUFX4_99/A
    281.3 ps  _694__bF_buf2:   BUFX4_99/Y -> MUX2X1_187/A
    368.4 ps        _28__3_: MUX2X1_187/Y ->   DFFSR_58/D

   hold at destination = -14.6683

Path input pin din[3] to DFFSR_88/D delay 353.701 ps
      0.0 ps         din[3]:              ->    INVX8_3/A
     52.1 ps          _694_:    INVX8_3/Y ->   BUFX4_99/A
    281.3 ps  _694__bF_buf2:   BUFX4_99/Y -> MUX2X1_160/A
    368.4 ps        _36__3_: MUX2X1_160/Y ->   DFFSR_88/D

   hold at destination = -14.6683

Path input pin din[3] to DFFSR_93/D delay 353.701 ps
      0.0 ps         din[3]:              ->    INVX8_3/A
     52.1 ps          _694_:    INVX8_3/Y ->   BUFX4_99/A
    281.3 ps  _694__bF_buf2:   BUFX4_99/Y -> MUX2X1_156/A
    368.4 ps        _37__3_: MUX2X1_156/Y ->   DFFSR_93/D

   hold at destination = -14.6683

Path input pin din[3] to DFFSR_133/D delay 353.701 ps
      0.0 ps         din[3]:              ->    INVX8_3/A
     52.1 ps          _694_:    INVX8_3/Y ->   BUFX4_99/A
    281.3 ps  _694__bF_buf2:   BUFX4_99/Y -> MUX2X1_125/A
    368.4 ps        _47__3_: MUX2X1_125/Y ->  DFFSR_133/D

   hold at destination = -14.6683

Path input pin din[3] to DFFSR_222/D delay 353.702 ps
      0.0 ps         din[3]:             ->   INVX8_3/A
     52.1 ps          _694_:   INVX8_3/Y -> BUFX4_101/A
    281.3 ps  _694__bF_buf0: BUFX4_101/Y -> MUX2X1_66/A
    368.4 ps        _64__3_: MUX2X1_66/Y -> DFFSR_222/D

   hold at destination = -14.6683

Path input pin din[3] to DFFSR_226/D delay 353.702 ps
      0.0 ps         din[3]:             ->   INVX8_3/A
     52.1 ps          _694_:   INVX8_3/Y -> BUFX4_101/A
    281.3 ps  _694__bF_buf0: BUFX4_101/Y -> MUX2X1_62/A
    368.4 ps         _2__3_: MUX2X1_62/Y -> DFFSR_226/D

   hold at destination = -14.6683

-----------------------------------------

