<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: tisci_msg_rm_udmap_tx_ch_cfg_req Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structtisci__msg__rm__udmap__tx__ch__cfg__req.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">tisci_msg_rm_udmap_tx_ch_cfg_req Struct Reference<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__SCICLIENT__MODULE.html">APIs for SCI Client or SYSFW/DMSC FW</a> &raquo; <a class="el" href="group__TISCI.html">Texas Instruments System Controller Interface</a> &raquo; <a class="el" href="group__tisci__rm__udmap.html">tisci_rm_udmap</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Configures a Navigator Subsystem UDMAP transmit channel. </p>
<p>Configures the non-real-time registers of a Navigator Subsystem UDMAP transmit channel. The channel index must be assigned to the host defined in the TISCI header via the RM board configuration resource assignment range list.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">hdr</td><td>Standard TISCI header</td></tr>
    <tr><td class="paramname">valid_params</td><td>Bitfield defining validity of tx channel configuration parameters. The tx channel configuration fields are not valid, and will not be used for ch configuration, if their corresponding valid bit is zero. Valid bit usage: 0 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a1591cf6d5b3fce864670c58f4b28a90a">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_pause_on_err</a> 1 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a61eb5bd2ebd5aa3477ed34555cf74a92">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_atype</a> 2 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a30367b721079b6917ff5ff0f364964a3">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_chan_type</a> 3 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a85564d8b2fd8d9221a506f846906ed37">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_fetch_size</a> 4 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#ac127b0ed017d9d704d82740a6dfbc359">tisci_msg_rm_udmap_tx_ch_cfg_req::txcq_qnum</a> 5 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a4fc92c72d618557a7c54baa03df05e3b">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_priority</a> 6 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a87d6b173e81a0c8920a6a92d01ceb69a">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_qos</a> 7 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a5e637dff45d512b2bc3a606ae36d4f46">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_orderid</a> 8 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a77147c0a8828123f3ad408eb49f6a93b">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_sched_priority</a> 9 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a560efa67cf1734d14924208edd38272d">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_filt_einfo</a> 10 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a2e3a69e52990d8a97378cc1be77cefce">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_filt_pswords</a> 11 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a13f8d0eff541120a7825a46b8c08f35e">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_supr_tdpkt</a> 12 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a397af61dc75028e30b6fc6498691aebb">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_credit_count</a> 13 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a2fe4df1ad5657cec096753b2cea5f543">tisci_msg_rm_udmap_tx_ch_cfg_req::fdepth</a> 14 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a8698cfe78a8828db485019f0769a73b8">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_burst_size</a> 15 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a3981e61f24298d08bfe05adeef087aab">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_tdtype</a> 16 - Valid bit for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#aa75b59248da1b38b0a2fc3a4f5990842">tisci_msg_rm_udmap_tx_ch_cfg_req::extended_ch_type</a></td></tr>
    <tr><td class="paramname">nav_id</td><td>SoC device ID of Navigator Subsystem where tx channel is located</td></tr>
    <tr><td class="paramname">index</td><td>UDMAP transmit channel index.</td></tr>
    <tr><td class="paramname">tx_pause_on_err</td><td>UDMAP transmit channel pause on error configuration to be programmed into the tx_pause_on_err field of the channel's TCHAN_TCFG register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#gadeee44effae3504ff4cdbb0820a8db59">TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERROR_DISABLED</a> <a class="el" href="group__tisci__rm__udmap.html#ga722092d3ce7805fa936b208af2835f8f">TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERROR_ENABLED</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gad2708e91f50ed8f7d12295c7c6c7f823">TISCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERR_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_filt_einfo</td><td>UDMAP transmit channel extended packet information passing configuration to be programmed into the tx_filt_einfo field of the channel's TCHAN_TCFG register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#gad128195b8a86f5aa2884de6685790c4c">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_EINFO_DISABLED</a> <a class="el" href="group__tisci__rm__udmap.html#gae4f51949fa72b66b147cac4b7ea6df7f">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_EINFO_ENABLED</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga736e0c626ee9d1df858ce5936bf4029e">TISCI_MSG_VALUE_RM_UDMAP_CH_TX_FILT_EINFO_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_filt_pswords</td><td>UDMAP transmit channel protocol specific word passing configuration to be programmed into the tx_filt_pswords field of the channel's TCHAN_TCFG register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#gad8454464641e12a9d8ccb1a484a9166c">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_PSWORDS_DISABLED</a> <a class="el" href="group__tisci__rm__udmap.html#ga33ff190ce24b9ebf4c383c0bc81c409d">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_FILT_PSWORDS_ENABLED</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga6db1d6169cc2def41e73ce4c22fa118e">TISCI_MSG_VALUE_RM_UDMAP_CH_TX_FILT_PSWORDS_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_atype</td><td>UDMAP transmit channel non Ring Accelerator access pointer interpretation configuration to be programmed into the tx_atype field of the channel's TCHAN_TCFG register. Can be set to <a class="el" href="group__tisci__rm__udmap.html#ga161d69b526b09aee4970488d44ee9a08">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_PHYS</a> <a class="el" href="group__tisci__rm__udmap.html#ga94f76fca1de8f862f602f0f72cf93440">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_INTERMEDIATE</a> <a class="el" href="group__tisci__rm__udmap.html#ga8ae295913a7f5e82747a58a0d5146612">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_VIRTUAL</a> <a class="el" href="group__tisci__rm__udmap.html#gaf4f24b77a82f360fbafc8cf197b0b402">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_NON_COHERENT</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga7f91948e93b9de88536afba88ed1a39f">TISCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_chan_type</td><td>UDMAP transmit channel functional channel type and work passing mechanism configuration to be programmed into the tx_chan_type field of the channel's TCHAN_TCFG register. Can be set to <a class="el" href="group__tisci__rm__udmap.html#ga733383c19af4530ea45a80abd2726127">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_PACKET</a> <a class="el" href="group__tisci__rm__udmap.html#ga3f3bf00b0c2e9839cce3a726e470603d">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_DMA_REF</a> <a class="el" href="group__tisci__rm__udmap.html#ga625646188f85ab2ead3004ab6615e80b">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_DMA_VAL</a> <a class="el" href="group__tisci__rm__udmap.html#gaba76ea3f1bb8626dd7ac21dd9df2691f">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_BLOCK_REF</a> <a class="el" href="group__tisci__rm__udmap.html#ga246e28b2adae993bb12ff9a46dbff00c">TISCI_MSG_VALUE_RM_UDMAP_CH_TYPE_3P_BLOCK_VAL</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gad7979532857b782021131c1612635c9d">TISCI_MSG_VALUE_RM_UDMAP_CH_CHAN_TYPE_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_supr_tdpkt</td><td>UDMAP transmit channel teardown packet generation suppression configuration to be programmed into the tx_supr_tdpkt field of the channel's TCHAN_TCFG register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#ga8b44d433c4e0b98bcaf27e0a6bb72b6f">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_SUPPRESS_TD_DISABLED</a> <a class="el" href="group__tisci__rm__udmap.html#ga7148a794887144ec02103bf0a1fa3439">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_SUPPRESS_TD_ENABLED</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga64195889325d54d493923b95620b1550">TISCI_MSG_VALUE_RM_UDMAP_CH_TX_SUPR_TDPKT_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_fetch_size</td><td>UDMAP transmit channel number of 32-bit descriptor words to fetch configuration to be programmed into the tx_fetch_size field of the channel's TCHAN_TCFG register. The user must make sure to set the maximum word count that can pass through the channel for any allowed descriptor type. Cannot be greater than <a class="el" href="group__tisci__rm__udmap.html#ga4a7481cbe589b2c2debc9e955edc66ad">TISCI_MSG_VALUE_RM_UDMAP_CH_FETCH_SIZE_MAX</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gaa6741e5d884bdf2d7b313cc5e7b2ebd9">TISCI_MSG_VALUE_RM_UDMAP_CH_FETCH_SIZE_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_credit_count</td><td>UDMAP transmit channel transfer request credit count configuration to be programmed into the count field of the TCHAN_TCREDIT register. Specifies how many credits for complete TRs are available. This field is only used when configuring a transmit channel of external type and cannot be greater than <a class="el" href="group__tisci__rm__udmap.html#gabf99b9d61a9b081c732ad1828bebfd5d">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_CREDIT_CNT_MAX</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga1110504d079ae51a526ed80144560b27">TISCI_MSG_VALUE_RM_UDMAP_CH_TX_CREDIT_COUNT_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">txcq_qnum</td><td>UDMAP transmit channel completion queue configuration to be programmed into the txcq_qnum field of the TCHAN_TCQ register. The specified completion queue must be assigned to the host, or a subordinate of the host, requesting configuration of the transmit channel.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga80068e4b2868d19a7b7aabd64f7add0e">TISCI_MSG_VALUE_RM_UDMAP_CH_CQ_QNUM_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_priority</td><td>UDMAP transmit channel transmit priority value to be programmed into the priority field of the channel's TCHAN_TPRI_CTRL register. This parameter cannot be greater than <a class="el" href="group__tisci__rm__udmap.html#ga5066b86e6a3e7a882d1af2ed9b1358f8">TISCI_MSG_VALUE_RM_UDMAP_CH_PRIORITY_MAX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga912c0b87aa8ab163487046c3017ae5f9">TISCI_MSG_VALUE_RM_UDMAP_CH_PRIORITY_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_qos</td><td>UDMAP transmit channel transmit qos value to be programmed into the qos field of the channel's TCHAN_TPRI_CTRL register. This parameter cannot be greater than <a class="el" href="group__tisci__rm__udmap.html#ga0a843f3d0fc4d8c6df997d2d74aa22f0">TISCI_MSG_VALUE_RM_UDMAP_CH_QOS_MAX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gaa605caa137a03c1082962b4a744c573d">TISCI_MSG_VALUE_RM_UDMAP_CH_QOS_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_orderid</td><td>UDMAP transmit channel bus order id value to be programmed into the orderid field of the channel's TCHAN_TPRI_CTRL register. This parameter cannot be greater than <a class="el" href="group__tisci__rm__udmap.html#gabebe5f518620f490a091cf2660b5d248">TISCI_MSG_VALUE_RM_UDMAP_CH_ORDER_ID_MAX</a>.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga7443341cf054d31d11b4429bc440396e">TISCI_MSG_VALUE_RM_UDMAP_CH_ORDER_ID_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">fdepth</td><td>UDMAP transmit channel FIFO depth configuration to be programmed into the fdepth field of the TCHAN_TFIFO_DEPTH register. Sets the number of Tx FIFO bytes which are allowed to be stored for the channel. This field is not supported for external channels. The TISCI message is rejected if a non-zero, valid, value is provided during external channel configuration. Check the UDMAP section of the TRM for restrictions regarding this parameter.</td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gaf8dbd5c7af94ec3690012458d35f2456">TISCI_MSG_VALUE_RM_UDMAP_CH_TX_FDEPTH_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_sched_priority</td><td>UDMAP transmit channel tx scheduling priority configuration to be programmed into the priority field of the channel's TCHAN_TST_SCHED register. Can be set to <a class="el" href="group__tisci__rm__udmap.html#ga99d6199b6a5715dc884f261d4f90c60a">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_HIGH</a> <a class="el" href="group__tisci__rm__udmap.html#ga9bc22889a01d440468591e5be21a1159">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDHIGH</a> <a class="el" href="group__tisci__rm__udmap.html#ga2dc4907d0781ce5d7c7c5ed232bd2a2e">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDLOW</a> <a class="el" href="group__tisci__rm__udmap.html#gaa4c0126ca7fbed48440e8c2433a6425b">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_LOW</a></td></tr>
  </table>
  </dd>
</dl>
<p>This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#gaf9a74a765fcf33270166594687c40476">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIORITY_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_burst_size</td><td>UDMAP transmit channel burst size configuration to be programmed into the tx_burst_size field of the TCHAN_TCFG register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#ga2b4c04ce14d156d26309f89ab850fbbd">TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_64_BYTES</a> <a class="el" href="group__tisci__rm__udmap.html#gabd06dd390a6d3d91a684d5c14b409bb4">TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_128_BYTES</a> <a class="el" href="group__tisci__rm__udmap.html#gaa7840069c3ff3e2edb894b0d5b5d0787">TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_256_BYTES</a> This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga6322525678942209872a4e4cdf73a281">TISCI_MSG_VALUE_RM_UDMAP_CH_BURST_SIZE_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>. This field is not supported on some SoCs. On SoCs that do not support this field the input is quietly ignored even if the valid bit is set.</td></tr>
    <tr><td class="paramname">tx_tdtype</td><td>UDMAP transmit channel teardown type configuration to be programmed into the tdtype field of the TCHAN_TCFG register. Can be set to: <a class="el" href="group__tisci__rm__udmap.html#gadc2bf1e87285f163e4988c7d18202e9b">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_TDTYPE_IMMEDIATE</a> <a class="el" href="group__tisci__rm__udmap.html#ga2a658ac95967f2c4bd32b8b883ed5dbe">TISCI_MSG_VALUE_RM_UDMAP_TX_CH_TDTYPE_WAIT</a> This field is only valid if <a class="el" href="group__tisci__rm__udmap.html#ga4de2b535f4d2548218dde6c2dddc9448">TISCI_MSG_VALUE_RM_UDMAP_CH_TX_TDTYPE_VALID</a> is set in <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</a>. This field is not supported on some SoCs. On SoCs that do not support this field the input is quietly ignored even if the valid bit is set.</td></tr>
    <tr><td class="paramname">extended_ch_type</td><td>Extended Channel Type specific to BCDMA. A value of zero is the NULL extended_ch_type and applies UDMA and PKTDMA which dont have the MMR region layout that BCDMA does. BCDMA will have an extended_ch_type of value 1 assigned to block copy channels. So for BCDMA, supplying extended_ch_type value of 0 gets you access to the split TR TX channels. A value of 1 get you access to the block copy channels. </td></tr>
  </table>
  </dd>
</dl>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:abf2e4bb7434b007790b355de9d5b6928"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structtisci__header.html">tisci_header</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#abf2e4bb7434b007790b355de9d5b6928">hdr</a></td></tr>
<tr class="separator:abf2e4bb7434b007790b355de9d5b6928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c87fed3211457822370f79d0f3c24c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a45c87fed3211457822370f79d0f3c24c">valid_params</a></td></tr>
<tr class="separator:a45c87fed3211457822370f79d0f3c24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0acd6001df3475b6ea23c1bb1b7edc99"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a0acd6001df3475b6ea23c1bb1b7edc99">nav_id</a></td></tr>
<tr class="separator:a0acd6001df3475b6ea23c1bb1b7edc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0d9ad4be610f9ce2e758433c596f42"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#abb0d9ad4be610f9ce2e758433c596f42">index</a></td></tr>
<tr class="separator:abb0d9ad4be610f9ce2e758433c596f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1591cf6d5b3fce864670c58f4b28a90a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a1591cf6d5b3fce864670c58f4b28a90a">tx_pause_on_err</a></td></tr>
<tr class="separator:a1591cf6d5b3fce864670c58f4b28a90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560efa67cf1734d14924208edd38272d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a560efa67cf1734d14924208edd38272d">tx_filt_einfo</a></td></tr>
<tr class="separator:a560efa67cf1734d14924208edd38272d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3a69e52990d8a97378cc1be77cefce"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a2e3a69e52990d8a97378cc1be77cefce">tx_filt_pswords</a></td></tr>
<tr class="separator:a2e3a69e52990d8a97378cc1be77cefce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61eb5bd2ebd5aa3477ed34555cf74a92"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a61eb5bd2ebd5aa3477ed34555cf74a92">tx_atype</a></td></tr>
<tr class="separator:a61eb5bd2ebd5aa3477ed34555cf74a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30367b721079b6917ff5ff0f364964a3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a30367b721079b6917ff5ff0f364964a3">tx_chan_type</a></td></tr>
<tr class="separator:a30367b721079b6917ff5ff0f364964a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f8d0eff541120a7825a46b8c08f35e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a13f8d0eff541120a7825a46b8c08f35e">tx_supr_tdpkt</a></td></tr>
<tr class="separator:a13f8d0eff541120a7825a46b8c08f35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85564d8b2fd8d9221a506f846906ed37"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a85564d8b2fd8d9221a506f846906ed37">tx_fetch_size</a></td></tr>
<tr class="separator:a85564d8b2fd8d9221a506f846906ed37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397af61dc75028e30b6fc6498691aebb"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a397af61dc75028e30b6fc6498691aebb">tx_credit_count</a></td></tr>
<tr class="separator:a397af61dc75028e30b6fc6498691aebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac127b0ed017d9d704d82740a6dfbc359"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#ac127b0ed017d9d704d82740a6dfbc359">txcq_qnum</a></td></tr>
<tr class="separator:ac127b0ed017d9d704d82740a6dfbc359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc92c72d618557a7c54baa03df05e3b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a4fc92c72d618557a7c54baa03df05e3b">tx_priority</a></td></tr>
<tr class="separator:a4fc92c72d618557a7c54baa03df05e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d6b173e81a0c8920a6a92d01ceb69a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a87d6b173e81a0c8920a6a92d01ceb69a">tx_qos</a></td></tr>
<tr class="separator:a87d6b173e81a0c8920a6a92d01ceb69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e637dff45d512b2bc3a606ae36d4f46"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a5e637dff45d512b2bc3a606ae36d4f46">tx_orderid</a></td></tr>
<tr class="separator:a5e637dff45d512b2bc3a606ae36d4f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe4df1ad5657cec096753b2cea5f543"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a2fe4df1ad5657cec096753b2cea5f543">fdepth</a></td></tr>
<tr class="separator:a2fe4df1ad5657cec096753b2cea5f543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77147c0a8828123f3ad408eb49f6a93b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a77147c0a8828123f3ad408eb49f6a93b">tx_sched_priority</a></td></tr>
<tr class="separator:a77147c0a8828123f3ad408eb49f6a93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8698cfe78a8828db485019f0769a73b8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a8698cfe78a8828db485019f0769a73b8">tx_burst_size</a></td></tr>
<tr class="separator:a8698cfe78a8828db485019f0769a73b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3981e61f24298d08bfe05adeef087aab"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a3981e61f24298d08bfe05adeef087aab">tx_tdtype</a></td></tr>
<tr class="separator:a3981e61f24298d08bfe05adeef087aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75b59248da1b38b0a2fc3a4f5990842"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#aa75b59248da1b38b0a2fc3a4f5990842">extended_ch_type</a></td></tr>
<tr class="separator:aa75b59248da1b38b0a2fc3a4f5990842"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="abf2e4bb7434b007790b355de9d5b6928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2e4bb7434b007790b355de9d5b6928">&#9670;&nbsp;</a></span>hdr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structtisci__header.html">tisci_header</a> tisci_msg_rm_udmap_tx_ch_cfg_req::hdr</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45c87fed3211457822370f79d0f3c24c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45c87fed3211457822370f79d0f3c24c">&#9670;&nbsp;</a></span>valid_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t tisci_msg_rm_udmap_tx_ch_cfg_req::valid_params</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0acd6001df3475b6ea23c1bb1b7edc99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0acd6001df3475b6ea23c1bb1b7edc99">&#9670;&nbsp;</a></span>nav_id</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_tx_ch_cfg_req::nav_id</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb0d9ad4be610f9ce2e758433c596f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0d9ad4be610f9ce2e758433c596f42">&#9670;&nbsp;</a></span>index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_tx_ch_cfg_req::index</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1591cf6d5b3fce864670c58f4b28a90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1591cf6d5b3fce864670c58f4b28a90a">&#9670;&nbsp;</a></span>tx_pause_on_err</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_pause_on_err</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a560efa67cf1734d14924208edd38272d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a560efa67cf1734d14924208edd38272d">&#9670;&nbsp;</a></span>tx_filt_einfo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_filt_einfo</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e3a69e52990d8a97378cc1be77cefce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e3a69e52990d8a97378cc1be77cefce">&#9670;&nbsp;</a></span>tx_filt_pswords</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_filt_pswords</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61eb5bd2ebd5aa3477ed34555cf74a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61eb5bd2ebd5aa3477ed34555cf74a92">&#9670;&nbsp;</a></span>tx_atype</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_atype</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30367b721079b6917ff5ff0f364964a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30367b721079b6917ff5ff0f364964a3">&#9670;&nbsp;</a></span>tx_chan_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_chan_type</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13f8d0eff541120a7825a46b8c08f35e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13f8d0eff541120a7825a46b8c08f35e">&#9670;&nbsp;</a></span>tx_supr_tdpkt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_supr_tdpkt</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85564d8b2fd8d9221a506f846906ed37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85564d8b2fd8d9221a506f846906ed37">&#9670;&nbsp;</a></span>tx_fetch_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_fetch_size</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a397af61dc75028e30b6fc6498691aebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a397af61dc75028e30b6fc6498691aebb">&#9670;&nbsp;</a></span>tx_credit_count</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_credit_count</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac127b0ed017d9d704d82740a6dfbc359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac127b0ed017d9d704d82740a6dfbc359">&#9670;&nbsp;</a></span>txcq_qnum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_tx_ch_cfg_req::txcq_qnum</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fc92c72d618557a7c54baa03df05e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fc92c72d618557a7c54baa03df05e3b">&#9670;&nbsp;</a></span>tx_priority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_priority</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87d6b173e81a0c8920a6a92d01ceb69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87d6b173e81a0c8920a6a92d01ceb69a">&#9670;&nbsp;</a></span>tx_qos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_qos</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e637dff45d512b2bc3a606ae36d4f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e637dff45d512b2bc3a606ae36d4f46">&#9670;&nbsp;</a></span>tx_orderid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_orderid</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fe4df1ad5657cec096753b2cea5f543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe4df1ad5657cec096753b2cea5f543">&#9670;&nbsp;</a></span>fdepth</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t tisci_msg_rm_udmap_tx_ch_cfg_req::fdepth</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77147c0a8828123f3ad408eb49f6a93b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77147c0a8828123f3ad408eb49f6a93b">&#9670;&nbsp;</a></span>tx_sched_priority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_sched_priority</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8698cfe78a8828db485019f0769a73b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8698cfe78a8828db485019f0769a73b8">&#9670;&nbsp;</a></span>tx_burst_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_burst_size</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3981e61f24298d08bfe05adeef087aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3981e61f24298d08bfe05adeef087aab">&#9670;&nbsp;</a></span>tx_tdtype</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::tx_tdtype</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa75b59248da1b38b0a2fc3a4f5990842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75b59248da1b38b0a2fc3a4f5990842">&#9670;&nbsp;</a></span>extended_ch_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t tisci_msg_rm_udmap_tx_ch_cfg_req::extended_ch_type</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html">tisci_msg_rm_udmap_tx_ch_cfg_req</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
