Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Mon Nov 27 16:44:33 2017
| Host         : Adoney running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file SPACE_GAME_timing_summary_routed.rpt -warn_on_violation -rpx SPACE_GAME_timing_summary_routed.rpx
| Design       : SPACE_GAME
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: PS2_CLK (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_X_MOVE_UPDATE_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_X_MOVE_UPDATE_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_X_MOVE_UPDATE_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_X_MOVE_UPDATE_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_X_MOVE_UPDATE_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_X_MOVE_UPDATE_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_X_MOVE_UPDATE_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_X_MOVE_UPDATE_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_X_MOVE_UPDATE_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_Y_MOVE_UPDATE_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_Y_MOVE_UPDATE_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_Y_MOVE_UPDATE_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_Y_MOVE_UPDATE_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_Y_MOVE_UPDATE_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_Y_MOVE_UPDATE_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_Y_MOVE_UPDATE_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_Y_MOVE_UPDATE_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_Y_MOVE_UPDATE_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: BLUE_ALIEN/OB_Y_MOVE_UPDATE_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN2/P[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN2/P[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN2/P[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN2/P[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN2/P[4] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN2/P[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN2/P[6] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN2/P[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN2/P[8] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN2/P[9] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN3/P[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN3/P[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN3/P[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN3/P[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN3/P[4] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN3/P[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN3/P[6] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN3/P[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN3/P[8] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: EXPLOSION/OB_EN3/P[9] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN2/P[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN2/P[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN2/P[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN2/P[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN2/P[4] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN2/P[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN2/P[6] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN2/P[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN2/P[8] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN2/P[9] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN3/P[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN3/P[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN3/P[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN3/P[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN3/P[4] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN3/P[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN3/P[6] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN3/P[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN3/P[8] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: G/OB_EN3/P[9] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_EN2/P[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_EN2/P[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_EN2/P[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_EN2/P[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_EN2/P[4] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_EN2/P[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_EN2/P[6] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_EN2/P[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_EN2/P[8] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_EN2/P[9] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_X_MOVE_UPDATE_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_X_MOVE_UPDATE_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_X_MOVE_UPDATE_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_X_MOVE_UPDATE_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_X_MOVE_UPDATE_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_X_MOVE_UPDATE_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: GREEN_ALIEN/OB_X_MOVE_UPDATE_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_EN2/P[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_EN2/P[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_EN2/P[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_EN2/P[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_EN2/P[4] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_EN2/P[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_EN2/P[6] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_EN2/P[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_EN2/P[8] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_EN2/P[9] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_X_MOVE_UPDATE_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_X_MOVE_UPDATE_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_X_MOVE_UPDATE_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_X_MOVE_UPDATE_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_X_MOVE_UPDATE_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_X_MOVE_UPDATE_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PURPLE_ALIEN/OB_X_MOVE_UPDATE_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_X_MOVE_UPDATE_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_X_MOVE_UPDATE_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_X_MOVE_UPDATE_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_X_MOVE_UPDATE_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_X_MOVE_UPDATE_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_X_MOVE_UPDATE_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_X_MOVE_UPDATE_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_X_MOVE_UPDATE_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_X_MOVE_UPDATE_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_Y_MOVE_UPDATE_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_Y_MOVE_UPDATE_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_Y_MOVE_UPDATE_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_Y_MOVE_UPDATE_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_Y_MOVE_UPDATE_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_Y_MOVE_UPDATE_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_Y_MOVE_UPDATE_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_Y_MOVE_UPDATE_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_Y_MOVE_UPDATE_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: RED_ALIEN/OB_Y_MOVE_UPDATE_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_EN3/P[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_EN3/P[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_EN3/P[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_EN3/P[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_EN3/P[4] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_EN3/P[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_EN3/P[6] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_EN3/P[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_EN3/P[8] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_EN3/P[9] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_Y_MOVE_UPDATE_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_Y_MOVE_UPDATE_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_Y_MOVE_UPDATE_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_Y_MOVE_UPDATE_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_Y_MOVE_UPDATE_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_Y_MOVE_UPDATE_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_Y_MOVE_UPDATE_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_Y_MOVE_UPDATE_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SECRED2/OB_Y_MOVE_UPDATE_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_X_MOVE_UPDATE_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_X_MOVE_UPDATE_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_X_MOVE_UPDATE_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_X_MOVE_UPDATE_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_X_MOVE_UPDATE_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_X_MOVE_UPDATE_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_X_MOVE_UPDATE_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_X_MOVE_UPDATE_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_X_MOVE_UPDATE_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_Y_MOVE_UPDATE_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_Y_MOVE_UPDATE_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_Y_MOVE_UPDATE_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_Y_MOVE_UPDATE_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_Y_MOVE_UPDATE_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_Y_MOVE_UPDATE_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_Y_MOVE_UPDATE_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_Y_MOVE_UPDATE_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_Y_MOVE_UPDATE_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SPACE_SHIP/OB_Y_MOVE_UPDATE_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: gmra/FSM_sequential_CS_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: gmra/FSM_sequential_CS_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: gmra/FSM_sequential_CS_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: gmra/RA_X_MOVE_RATE_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: gmra/RA_X_MOVE_RATE_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: hc/HCNT_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: hc/HCNT_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: hc/HCNT_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: hc/HCNT_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: hc/HCNT_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: hc/HCNT_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: hc/HCNT_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: hc/HCNT_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: hc/HCNT_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: hc/HCNT_reg[9]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: pc/SIGNAL_reg/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: sc/SIGNAL_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tsb/FSM_sequential_CS_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tsb/FSM_sequential_CS_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tsb/FSM_sequential_CS_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tsb/FSM_sequential_CS_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: tsb/FSM_sequential_CS_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vc/VCNT_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vc/VCNT_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vc/VCNT_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vc/VCNT_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vc/VCNT_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vc/VCNT_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vc/VCNT_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vc/VCNT_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vc/VCNT_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: vc/VCNT_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 318 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.753        0.000                      0                  186        0.206        0.000                      0                  186        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.753        0.000                      0                  186        0.206        0.000                      0                  186        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 gmra/tecl/COUNT_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gmra/tecl/COUNT_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.952ns (19.274%)  route 3.987ns (80.726%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.614     5.216    gmra/tecl/CLK_IBUF_BUFG
    SLICE_X61Y103        FDCE                                         r  gmra/tecl/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDCE (Prop_fdce_C_Q)         0.456     5.672 r  gmra/tecl/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.824     6.497    gmra/tecl/COUNT[22]
    SLICE_X61Y102        LUT4 (Prop_lut4_I1_O)        0.124     6.621 f  gmra/tecl/COUNT[31]_i_9/O
                         net (fo=1, routed)           0.905     7.525    gmra/tecl/COUNT[31]_i_9_n_0
    SLICE_X62Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.649 f  gmra/tecl/COUNT[31]_i_6/O
                         net (fo=1, routed)           0.900     8.549    gmra/tecl/COUNT[31]_i_6_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.673 f  gmra/tecl/COUNT[31]_i_3/O
                         net (fo=34, routed)          0.472     9.145    gmra/tecl/COUNT[31]_i_3_n_0
    SLICE_X61Y106        LUT3 (Prop_lut3_I0_O)        0.124     9.269 r  gmra/tecl/COUNT[31]_i_1/O
                         net (fo=32, routed)          0.886    10.156    gmra/tecl/COUNT_0
    SLICE_X58Y98         FDCE                                         r  gmra/tecl/COUNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.510    14.933    gmra/tecl/CLK_IBUF_BUFG
    SLICE_X58Y98         FDCE                                         r  gmra/tecl/COUNT_reg[2]/C
                         clock pessimism              0.180    15.113    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y98         FDCE (Setup_fdce_C_CE)      -0.169    14.908    gmra/tecl/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 gmra/tecl/COUNT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gmra/tecl/COUNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.207ns (34.371%)  route 0.395ns (65.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.567     1.486    gmra/tecl/CLK_IBUF_BUFG
    SLICE_X60Y98         FDCE                                         r  gmra/tecl/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  gmra/tecl/COUNT_reg[0]/Q
                         net (fo=35, routed)          0.395     2.046    gmra/tecl/COUNT[0]
    SLICE_X60Y100        LUT3 (Prop_lut3_I1_O)        0.043     2.089 r  gmra/tecl/COUNT[15]_i_1/O
                         net (fo=1, routed)           0.000     2.089    gmra/tecl/COUNT[15]_i_1_n_0
    SLICE_X60Y100        FDCE                                         r  gmra/tecl/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.832     1.997    gmra/tecl/CLK_IBUF_BUFG
    SLICE_X60Y100        FDCE                                         r  gmra/tecl/COUNT_reg[15]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.131     1.882    gmra/tecl/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y21   g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y98   gmra/tecl/COUNT_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y100  gmra/tecl/COUNT_reg[14]/C



