#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Aug 29 22:00:11 2024
# Process ID: 13360
# Current directory: C:/Reality/Verilog Workspace/Fibonacci_RTL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19856 C:\Reality\Verilog Workspace\Fibonacci_RTL\Fibonacci_RTL.xpr
# Log file: C:/Reality/Verilog Workspace/Fibonacci_RTL/vivado.log
# Journal file: C:/Reality/Verilog Workspace/Fibonacci_RTL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.xpr}
update_compile_order -fileset sources_1
launch_simulation
source tb_fibo_clock.tcl
create_project Fibonacci_21_RTL {C:/Reality/Verilog Workspace/Fibonacci_21_RTL} -part xc7a35tcpg236-2
add_files -norecurse {{C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/fibo_rtl.v} {C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/syn_tb_fibo.v} {C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/display_controller.v} {C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sim_1/new/tb_fibo_clock.v} {C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/top_module.v}}
import_files -force -norecurse
import_files -fileset constrs_1 -force -norecurse {{C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/constrs_1/new/constraint_fibo.xdc}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
run 1 us
run 1 ms
close_sim
