

================================================================
== Vivado HLS Report for 'normalizer'
================================================================
* Date:           Tue Aug 14 12:36:50 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        normalizer
* Solution:       normalizer
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      5.24|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   80|   80|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 81


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 1
  Pipeline-0 : II = 1, D = 81, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 

* FSM state operations: 

 <State 1> : 3.47ns
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%regs_in_1_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %regs_in_1)" [normalizer.cpp:80]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%last_1_load = load i32* @last_1, align 4" [normalizer.cpp:80]
ST_1 : Operation 84 [1/1] (2.47ns)   --->   "%tmp_2_1 = icmp eq i32 %regs_in_1_read, %last_1_load" [normalizer.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %regs_in_1_read, i32* @last_1, align 4" [normalizer.cpp:82]

 <State 2> : 3.47ns
ST_2 : Operation 86 [1/1] (1.76ns)   --->   "br i1 %tmp_2_1, label %._crit_edge.1, label %2" [normalizer.cpp:80]
ST_2 : Operation 87 [1/1] (1.76ns)   --->   "br label %._crit_edge.1" [normalizer.cpp:83]
ST_2 : Operation 88 [1/1] (1.00ns)   --->   "%regs_in_2_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %regs_in_2)" [normalizer.cpp:80]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%last_2_load = load i32* @last_2, align 8" [normalizer.cpp:80]
ST_2 : Operation 90 [1/1] (2.47ns)   --->   "%tmp_2_2 = icmp eq i32 %regs_in_2_read, %last_2_load" [normalizer.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "store i32 %regs_in_2_read, i32* @last_2, align 8" [normalizer.cpp:82]

 <State 3> : 3.47ns
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%changed_1_1 = phi i1 [ true, %2 ], [ false, %._crit_edge.0 ]"
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%changed_1_1_cast = zext i1 %changed_1_1 to i2" [normalizer.cpp:80]
ST_3 : Operation 94 [1/1] (1.76ns)   --->   "br i1 %tmp_2_2, label %._crit_edge.2, label %3" [normalizer.cpp:80]
ST_3 : Operation 95 [1/1] (1.76ns)   --->   "br label %._crit_edge.2" [normalizer.cpp:83]
ST_3 : Operation 96 [1/1] (1.00ns)   --->   "%regs_in_3_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %regs_in_3)" [normalizer.cpp:80]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%last_3_load = load i32* @last_3, align 4" [normalizer.cpp:80]
ST_3 : Operation 98 [1/1] (2.47ns)   --->   "%tmp_2_3 = icmp eq i32 %regs_in_3_read, %last_3_load" [normalizer.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "store i32 %regs_in_3_read, i32* @last_3, align 4" [normalizer.cpp:82]

 <State 4> : 3.47ns
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%changed_1_2 = phi i2 [ -2, %3 ], [ %changed_1_1_cast, %._crit_edge.1 ]" [normalizer.cpp:80]
ST_4 : Operation 101 [1/1] (1.76ns)   --->   "br i1 %tmp_2_3, label %._crit_edge.3, label %4" [normalizer.cpp:80]
ST_4 : Operation 102 [1/1] (1.76ns)   --->   "br label %._crit_edge.3" [normalizer.cpp:83]
ST_4 : Operation 103 [1/1] (1.00ns)   --->   "%regs_in_4_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %regs_in_4)" [normalizer.cpp:80]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%last_4_load = load i32* @last_4, align 16" [normalizer.cpp:80]
ST_4 : Operation 105 [1/1] (2.47ns)   --->   "%tmp_2_4 = icmp eq i32 %regs_in_4_read, %last_4_load" [normalizer.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "store i32 %regs_in_4_read, i32* @last_4, align 16" [normalizer.cpp:82]

 <State 5> : 3.47ns
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%changed_1_3 = phi i2 [ -1, %4 ], [ %changed_1_2, %._crit_edge.2 ]" [normalizer.cpp:80]
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%changed_1_3_cast = zext i2 %changed_1_3 to i3" [normalizer.cpp:80]
ST_5 : Operation 109 [1/1] (1.76ns)   --->   "br i1 %tmp_2_4, label %._crit_edge.4, label %5" [normalizer.cpp:80]
ST_5 : Operation 110 [1/1] (1.76ns)   --->   "br label %._crit_edge.4" [normalizer.cpp:83]
ST_5 : Operation 111 [1/1] (1.00ns)   --->   "%regs_in_5_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %regs_in_5)" [normalizer.cpp:80]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%last_5_load = load i32* @last_5, align 4" [normalizer.cpp:80]
ST_5 : Operation 113 [1/1] (2.47ns)   --->   "%tmp_2_5 = icmp eq i32 %regs_in_5_read, %last_5_load" [normalizer.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "store i32 %regs_in_5_read, i32* @last_5, align 4" [normalizer.cpp:82]

 <State 6> : 1.77ns
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%changed_1_4 = phi i3 [ -4, %5 ], [ %changed_1_3_cast, %._crit_edge.3 ]" [normalizer.cpp:80]
ST_6 : Operation 116 [1/1] (1.76ns)   --->   "br i1 %tmp_2_5, label %._crit_edge.5, label %6" [normalizer.cpp:80]
ST_6 : Operation 117 [1/1] (1.76ns)   --->   "br label %._crit_edge.5" [normalizer.cpp:83]

 <State 7> : 3.48ns
ST_7 : Operation 118 [1/1] (1.00ns)   --->   "%max_high_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %max_high)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 119 [1/1] (1.00ns)   --->   "%min_high_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %min_high)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 120 [1/1] (1.00ns)   --->   "%regs_in_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %regs_in_0)" [normalizer.cpp:80]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%last_0_load = load i32* @last_0, align 16" [normalizer.cpp:80]
ST_7 : Operation 122 [1/1] (2.47ns)   --->   "%tmp_2 = icmp eq i32 %regs_in_0_read, %last_0_load" [normalizer.cpp:80]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %._crit_edge.0, label %1" [normalizer.cpp:80]
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "store i32 %regs_in_0_read, i32* @last_0, align 16" [normalizer.cpp:82]
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%changed_1_5 = phi i3 [ -3, %6 ], [ %changed_1_4, %._crit_edge.4 ]" [normalizer.cpp:80]
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %changed_1_5, i32 2)" [normalizer.cpp:85]
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge40, label %branch0" [normalizer.cpp:85]
ST_7 : Operation 128 [1/1] (2.47ns)   --->   "%regs_in_load_1_phi = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %regs_in_0_read, i32 %regs_in_1_read, i32 %regs_in_2_read, i32 %regs_in_3_read, i32 %regs_in_3_read, i32 %regs_in_3_read, i32 %regs_in_3_read, i32 %regs_in_3_read, i3 %changed_1_5)" [normalizer.cpp:86]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 2.55ns
ST_8 : Operation 129 [1/1] (2.55ns)   --->   "%p_Val2_s = sub i32 %regs_in_load_1_phi, %min_high_read" [normalizer.cpp:86]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (2.55ns)   --->   "%p_Val2_1 = sub i32 %max_high_read, %min_high_read" [normalizer.cpp:86]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 5.24ns
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_7 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_1, i16 0)" [normalizer.cpp:86]
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_9 = call i63 @_ssdm_op_BitConcatenate.i63.i32.i31(i32 %p_Val2_s, i31 0)" [normalizer.cpp:86]
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_cast = zext i48 %tmp_7 to i63" [normalizer.cpp:86]
ST_9 : Operation 134 [67/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 5.24ns
ST_10 : Operation 135 [66/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 5.24ns
ST_11 : Operation 136 [65/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 5.24ns
ST_12 : Operation 137 [64/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 5.24ns
ST_13 : Operation 138 [63/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 5.24ns
ST_14 : Operation 139 [62/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 5.24ns
ST_15 : Operation 140 [61/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 5.24ns
ST_16 : Operation 141 [60/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 5.24ns
ST_17 : Operation 142 [59/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 5.24ns
ST_18 : Operation 143 [58/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 5.24ns
ST_19 : Operation 144 [57/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 5.24ns
ST_20 : Operation 145 [56/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 5.24ns
ST_21 : Operation 146 [55/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 5.24ns
ST_22 : Operation 147 [54/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 5.24ns
ST_23 : Operation 148 [53/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 5.24ns
ST_24 : Operation 149 [52/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 5.24ns
ST_25 : Operation 150 [51/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 5.24ns
ST_26 : Operation 151 [50/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 5.24ns
ST_27 : Operation 152 [49/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 5.24ns
ST_28 : Operation 153 [48/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 5.24ns
ST_29 : Operation 154 [47/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 5.24ns
ST_30 : Operation 155 [46/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 5.24ns
ST_31 : Operation 156 [45/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 5.24ns
ST_32 : Operation 157 [44/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 5.24ns
ST_33 : Operation 158 [43/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 5.24ns
ST_34 : Operation 159 [42/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 5.24ns
ST_35 : Operation 160 [41/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 5.24ns
ST_36 : Operation 161 [40/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 5.24ns
ST_37 : Operation 162 [39/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 5.24ns
ST_38 : Operation 163 [38/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 5.24ns
ST_39 : Operation 164 [37/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 5.24ns
ST_40 : Operation 165 [36/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 5.24ns
ST_41 : Operation 166 [35/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 5.24ns
ST_42 : Operation 167 [34/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 5.24ns
ST_43 : Operation 168 [33/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 5.24ns
ST_44 : Operation 169 [32/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 5.24ns
ST_45 : Operation 170 [31/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 5.24ns
ST_46 : Operation 171 [30/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 5.24ns
ST_47 : Operation 172 [29/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 48> : 5.24ns
ST_48 : Operation 173 [28/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 5.24ns
ST_49 : Operation 174 [27/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 5.24ns
ST_50 : Operation 175 [26/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 5.24ns
ST_51 : Operation 176 [25/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 5.24ns
ST_52 : Operation 177 [24/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 53> : 5.24ns
ST_53 : Operation 178 [23/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 5.24ns
ST_54 : Operation 179 [22/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 55> : 5.24ns
ST_55 : Operation 180 [21/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 56> : 5.24ns
ST_56 : Operation 181 [20/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 5.24ns
ST_57 : Operation 182 [19/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 58> : 5.24ns
ST_58 : Operation 183 [18/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 59> : 5.24ns
ST_59 : Operation 184 [17/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 5.24ns
ST_60 : Operation 185 [16/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 5.24ns
ST_61 : Operation 186 [15/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 5.24ns
ST_62 : Operation 187 [14/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 63> : 5.24ns
ST_63 : Operation 188 [13/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 64> : 5.24ns
ST_64 : Operation 189 [12/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 65> : 5.24ns
ST_65 : Operation 190 [11/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 66> : 5.24ns
ST_66 : Operation 191 [10/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 67> : 5.24ns
ST_67 : Operation 192 [9/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 68> : 5.24ns
ST_68 : Operation 193 [8/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 69> : 5.24ns
ST_69 : Operation 194 [7/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 70> : 5.24ns
ST_70 : Operation 195 [6/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 71> : 5.24ns
ST_71 : Operation 196 [5/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 72> : 5.24ns
ST_72 : Operation 197 [4/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 73> : 5.24ns
ST_73 : Operation 198 [3/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 74> : 5.24ns
ST_74 : Operation 199 [2/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 75> : 5.24ns
ST_75 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_3 = zext i3 %changed_1_5 to i64" [normalizer.cpp:86]
ST_75 : Operation 201 [1/67] (5.23ns)   --->   "%tmp_5 = udiv i63 %tmp_9, %tmp_cast" [normalizer.cpp:86]   --->   Core 23 'DivnS' <Latency = 66> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 202 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr i16* %m_V, i64 %tmp_3" [normalizer.cpp:86]
ST_75 : Operation 203 [1/1] (3.50ns)   --->   "%m_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %m_V_addr, i32 1)" [normalizer.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 76> : 3.50ns
ST_76 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i63 %tmp_5 to i16" [normalizer.cpp:86]
ST_76 : Operation 205 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr, i16 %tmp_1, i2 -1)" [normalizer.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 77> : 3.50ns
ST_77 : Operation 206 [5/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [normalizer.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 78> : 3.50ns
ST_78 : Operation 207 [4/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [normalizer.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 79> : 3.50ns
ST_79 : Operation 208 [3/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [normalizer.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 80> : 3.50ns
ST_80 : Operation 209 [2/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [normalizer.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 81> : 3.50ns
ST_81 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %regs_in_5), !map !41"
ST_81 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %regs_in_4), !map !47"
ST_81 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %regs_in_3), !map !53"
ST_81 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %regs_in_2), !map !59"
ST_81 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %regs_in_1), !map !65"
ST_81 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %regs_in_0), !map !71"
ST_81 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %min_high), !map !77"
ST_81 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %max_high), !map !83"
ST_81 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %m_V), !map !87"
ST_81 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @normalizer_str) nounwind"
ST_81 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [3 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:66]
ST_81 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %regs_in_0, i32* %regs_in_1, i32* %regs_in_2, i32* %regs_in_3, i32* %regs_in_4, i32* %regs_in_5, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [3 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_81 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %min_high, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [3 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:68]
ST_81 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %max_high, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [3 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:69]
ST_81 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %m_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [4 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_81 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:74]
ST_81 : Operation 226 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [normalizer.cpp:83]
ST_81 : Operation 227 [1/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [normalizer.cpp:86]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 228 [1/1] (0.00ns)   --->   "br label %._crit_edge40" [normalizer.cpp:87]
ST_81 : Operation 229 [1/1] (0.00ns)   --->   "ret void" [normalizer.cpp:88]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ regs_in_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regs_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regs_in_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regs_in_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regs_in_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regs_in_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_high]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_high]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ last_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ last_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ last_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ last_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ last_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ last_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
regs_in_1_read     (read          ) [ 0111111100000000000000000000000000000000000000000000000000000000000000000000000000]
last_1_load        (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1            (icmp          ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_85        (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_86        (br            ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_87        (br            ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000]
regs_in_2_read     (read          ) [ 0101111100000000000000000000000000000000000000000000000000000000000000000000000000]
last_2_load        (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_2            (icmp          ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_91        (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
changed_1_1        (phi           ) [ 0101000000000000000000000000000000000000000000000000000000000000000000000000000000]
changed_1_1_cast   (zext          ) [ 0101100000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_94        (br            ) [ 0101100000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_95        (br            ) [ 0101100000000000000000000000000000000000000000000000000000000000000000000000000000]
regs_in_3_read     (read          ) [ 0100111100000000000000000000000000000000000000000000000000000000000000000000000000]
last_3_load        (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_3            (icmp          ) [ 0101100000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_99        (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
changed_1_2        (phi           ) [ 0100110000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_101       (br            ) [ 0100110000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_102       (br            ) [ 0100110000000000000000000000000000000000000000000000000000000000000000000000000000]
regs_in_4_read     (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
last_4_load        (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_4            (icmp          ) [ 0100110000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_106       (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
changed_1_3        (phi           ) [ 0100010000000000000000000000000000000000000000000000000000000000000000000000000000]
changed_1_3_cast   (zext          ) [ 0100011000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_109       (br            ) [ 0100011000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_110       (br            ) [ 0100011000000000000000000000000000000000000000000000000000000000000000000000000000]
regs_in_5_read     (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
last_5_load        (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_5            (icmp          ) [ 0100011000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_114       (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
changed_1_4        (phi           ) [ 0100001100000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_116       (br            ) [ 0100001100000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_117       (br            ) [ 0100001100000000000000000000000000000000000000000000000000000000000000000000000000]
max_high_read      (read          ) [ 0100000010000000000000000000000000000000000000000000000000000000000000000000000000]
min_high_read      (read          ) [ 0100000010000000000000000000000000000000000000000000000000000000000000000000000000]
regs_in_0_read     (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
last_0_load        (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2              (icmp          ) [ 0100000111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_123       (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_124       (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
changed_1_5        (phi           ) [ 0100000111111111111111111111111111111111111111111111111111111111111111111111000000]
tmp                (bitselect     ) [ 0100000111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_127       (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
regs_in_load_1_phi (mux           ) [ 0100000010000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s           (sub           ) [ 0100000001000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_1           (sub           ) [ 0100000001000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9              (bitconcatenate) [ 0100000000111111111111111111111111111111111111111111111111111111111111111111000000]
tmp_cast           (zext          ) [ 0100000000111111111111111111111111111111111111111111111111111111111111111111000000]
tmp_3              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5              (udiv          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000100000]
m_V_addr           (getelementptr ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000111111]
m_V_addr_req       (writereq      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1              (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_205       (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_210       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_211       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_212       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_213       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_214       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_215       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_216       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_217       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_218       (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_219       (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_220       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_221       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_222       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_223       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_224       (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_225       (specpipeline  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_226       (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_V_addr_resp      (writeresp     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_228       (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_229       (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="regs_in_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="regs_in_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="regs_in_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regs_in_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="regs_in_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="regs_in_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="min_high">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_high"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="max_high">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_high"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="last_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="last_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="last_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="last_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="last_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="last_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i32.i31"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalizer_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="regs_in_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regs_in_1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="regs_in_2_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regs_in_2_read/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="regs_in_3_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regs_in_3_read/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="regs_in_4_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regs_in_4_read/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="regs_in_5_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regs_in_5_read/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="max_high_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_high_read/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="min_high_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_high_read/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="regs_in_0_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regs_in_0_read/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_writeresp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="m_V_addr_req/75 m_V_addr_resp/77 "/>
</bind>
</comp>

<comp id="149" class="1004" name="StgValue_205_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="1"/>
<pin id="152" dir="0" index="2" bw="16" slack="0"/>
<pin id="153" dir="0" index="3" bw="1" slack="0"/>
<pin id="154" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_205/76 "/>
</bind>
</comp>

<comp id="158" class="1005" name="changed_1_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="changed_1_1 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="changed_1_1_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="changed_1_1/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="changed_1_2_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="1"/>
<pin id="173" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="changed_1_2 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="changed_1_2_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="changed_1_2/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="changed_1_3_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="1"/>
<pin id="185" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="changed_1_3 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="changed_1_3_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="2" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="changed_1_3/5 "/>
</bind>
</comp>

<comp id="195" class="1005" name="changed_1_4_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="1"/>
<pin id="197" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="changed_1_4 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="changed_1_4_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="2" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="changed_1_4/6 "/>
</bind>
</comp>

<comp id="207" class="1005" name="changed_1_5_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="1"/>
<pin id="209" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="changed_1_5 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="changed_1_5_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="3" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="changed_1_5/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="last_1_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_1_load/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_2_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="StgValue_85_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="last_2_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_2_load/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_2_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_2/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="StgValue_91_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_91/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="changed_1_1_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="changed_1_1_cast/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="last_3_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_3_load/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_2_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_3/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="StgValue_99_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="last_4_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_4_load/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_2_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_4/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="StgValue_106_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_106/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="changed_1_3_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="0"/>
<pin id="290" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="changed_1_3_cast/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="last_5_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_5_load/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_2_5_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_5/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="StgValue_114_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="last_0_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_0_load/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="74"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="StgValue_124_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="3" slack="0"/>
<pin id="327" dir="0" index="2" bw="3" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="regs_in_load_1_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="6"/>
<pin id="336" dir="0" index="3" bw="32" slack="5"/>
<pin id="337" dir="0" index="4" bw="32" slack="4"/>
<pin id="338" dir="0" index="5" bw="32" slack="4"/>
<pin id="339" dir="0" index="6" bw="32" slack="4"/>
<pin id="340" dir="0" index="7" bw="32" slack="4"/>
<pin id="341" dir="0" index="8" bw="32" slack="4"/>
<pin id="342" dir="0" index="9" bw="3" slack="0"/>
<pin id="343" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="regs_in_load_1_phi/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Val2_s_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="0" index="1" bw="32" slack="1"/>
<pin id="350" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Val2_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="32" slack="1"/>
<pin id="354" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_1/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_7_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="48" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_9_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="63" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="1"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="48" slack="0"/>
<pin id="371" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/9 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="63" slack="0"/>
<pin id="375" dir="0" index="1" bw="48" slack="0"/>
<pin id="376" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="68"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/75 "/>
</bind>
</comp>

<comp id="383" class="1004" name="m_V_addr_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="0" index="1" bw="3" slack="0"/>
<pin id="386" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr/75 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="1"/>
<pin id="392" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/76 "/>
</bind>
</comp>

<comp id="394" class="1005" name="regs_in_1_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="6"/>
<pin id="396" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="regs_in_1_read "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_2_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="403" class="1005" name="regs_in_2_read_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="5"/>
<pin id="405" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="regs_in_2_read "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_2_2_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_2 "/>
</bind>
</comp>

<comp id="412" class="1005" name="changed_1_1_cast_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="1"/>
<pin id="414" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="changed_1_1_cast "/>
</bind>
</comp>

<comp id="417" class="1005" name="regs_in_3_read_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="4"/>
<pin id="419" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="regs_in_3_read "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_2_3_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_3 "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_2_4_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_4 "/>
</bind>
</comp>

<comp id="434" class="1005" name="changed_1_3_cast_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="1"/>
<pin id="436" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="changed_1_3_cast "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_2_5_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_5 "/>
</bind>
</comp>

<comp id="443" class="1005" name="max_high_read_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_high_read "/>
</bind>
</comp>

<comp id="448" class="1005" name="min_high_read_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_high_read "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_2_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="74"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="462" class="1005" name="regs_in_load_1_phi_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="regs_in_load_1_phi "/>
</bind>
</comp>

<comp id="467" class="1005" name="p_Val2_s_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="472" class="1005" name="p_Val2_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_9_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="63" slack="1"/>
<pin id="479" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_cast_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="63" slack="1"/>
<pin id="484" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="487" class="1005" name="tmp_5_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="492" class="1005" name="m_V_addr_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="60" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="158" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="158" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="171" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="195" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="219"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="94" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="94" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="22" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="100" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="100" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="163" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="106" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="106" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="112" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="112" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="187" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="118" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="118" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="18" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="136" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="136" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="18" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="211" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="345"><net_src comp="136" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="346"><net_src comp="211" pin="4"/><net_sink comp="332" pin=9"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="56" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="355" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="362" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="207" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="16" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="383" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="397"><net_src comp="94" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="402"><net_src comp="224" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="100" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="332" pin=3"/></net>

<net id="411"><net_src comp="240" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="252" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="420"><net_src comp="106" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="332" pin=5"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="332" pin=6"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="332" pin=7"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="332" pin=8"/></net>

<net id="429"><net_src comp="260" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="276" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="288" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="442"><net_src comp="296" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="124" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="451"><net_src comp="130" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="457"><net_src comp="312" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="324" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="332" pin="10"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="470"><net_src comp="347" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="475"><net_src comp="351" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="480"><net_src comp="362" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="485"><net_src comp="369" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="490"><net_src comp="373" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="495"><net_src comp="383" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="142" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_V | {75 76 77 78 79 80 81 }
	Port: last_0 | {7 }
	Port: last_1 | {1 }
	Port: last_2 | {2 }
	Port: last_3 | {3 }
	Port: last_4 | {4 }
	Port: last_5 | {5 }
 - Input state : 
	Port: normalizer : regs_in_0 | {7 }
	Port: normalizer : regs_in_1 | {1 }
	Port: normalizer : regs_in_2 | {2 }
	Port: normalizer : regs_in_3 | {3 }
	Port: normalizer : regs_in_4 | {4 }
	Port: normalizer : regs_in_5 | {5 }
	Port: normalizer : min_high | {7 }
	Port: normalizer : max_high | {7 }
	Port: normalizer : last_0 | {7 }
	Port: normalizer : last_1 | {1 }
	Port: normalizer : last_2 | {2 }
	Port: normalizer : last_3 | {3 }
	Port: normalizer : last_4 | {4 }
	Port: normalizer : last_5 | {5 }
  - Chain level:
	State 1
		tmp_2_1 : 1
	State 2
		tmp_2_2 : 1
	State 3
		changed_1_1_cast : 1
		tmp_2_3 : 1
	State 4
		tmp_2_4 : 1
	State 5
		changed_1_3_cast : 1
		tmp_2_5 : 1
	State 6
	State 7
		tmp_2 : 1
		StgValue_123 : 2
		tmp : 1
		StgValue_127 : 2
		regs_in_load_1_phi : 1
	State 8
	State 9
		tmp_cast : 1
		tmp_5 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
		m_V_addr : 1
		m_V_addr_req : 2
	State 76
		StgValue_205 : 1
	State 77
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   udiv   |         grp_fu_373         |   8416  |   6428  |
|----------|----------------------------|---------|---------|
|          |       tmp_2_1_fu_224       |    0    |    18   |
|          |       tmp_2_2_fu_240       |    0    |    18   |
|   icmp   |       tmp_2_3_fu_260       |    0    |    18   |
|          |       tmp_2_4_fu_276       |    0    |    18   |
|          |       tmp_2_5_fu_296       |    0    |    18   |
|          |        tmp_2_fu_312        |    0    |    18   |
|----------|----------------------------|---------|---------|
|    sub   |       p_Val2_s_fu_347      |    0    |    39   |
|          |       p_Val2_1_fu_351      |    0    |    39   |
|----------|----------------------------|---------|---------|
|    mux   |  regs_in_load_1_phi_fu_332 |    0    |    45   |
|----------|----------------------------|---------|---------|
|          |  regs_in_1_read_read_fu_94 |    0    |    0    |
|          | regs_in_2_read_read_fu_100 |    0    |    0    |
|          | regs_in_3_read_read_fu_106 |    0    |    0    |
|   read   | regs_in_4_read_read_fu_112 |    0    |    0    |
|          | regs_in_5_read_read_fu_118 |    0    |    0    |
|          |  max_high_read_read_fu_124 |    0    |    0    |
|          |  min_high_read_read_fu_130 |    0    |    0    |
|          | regs_in_0_read_read_fu_136 |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_142    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  StgValue_205_write_fu_149 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   changed_1_1_cast_fu_252  |    0    |    0    |
|   zext   |   changed_1_3_cast_fu_288  |    0    |    0    |
|          |       tmp_cast_fu_369      |    0    |    0    |
|          |        tmp_3_fu_379        |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_324         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_7_fu_355        |    0    |    0    |
|          |        tmp_9_fu_362        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_1_fu_390        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   8416  |   6659  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| changed_1_1_cast_reg_412 |    2   |
|    changed_1_1_reg_158   |    1   |
|    changed_1_2_reg_171   |    2   |
| changed_1_3_cast_reg_434 |    3   |
|    changed_1_3_reg_183   |    2   |
|    changed_1_4_reg_195   |    3   |
|    changed_1_5_reg_207   |    3   |
|     m_V_addr_reg_492     |   16   |
|   max_high_read_reg_443  |   32   |
|   min_high_read_reg_448  |   32   |
|     p_Val2_1_reg_472     |   32   |
|     p_Val2_s_reg_467     |   32   |
|  regs_in_1_read_reg_394  |   32   |
|  regs_in_2_read_reg_403  |   32   |
|  regs_in_3_read_reg_417  |   32   |
|regs_in_load_1_phi_reg_462|   32   |
|      tmp_2_1_reg_399     |    1   |
|      tmp_2_2_reg_408     |    1   |
|      tmp_2_3_reg_426     |    1   |
|      tmp_2_4_reg_430     |    1   |
|      tmp_2_5_reg_439     |    1   |
|       tmp_2_reg_454      |    1   |
|       tmp_5_reg_487      |   16   |
|       tmp_9_reg_477      |   63   |
|     tmp_cast_reg_482     |   63   |
|        tmp_reg_458       |    1   |
+--------------------------+--------+
|           Total          |   437  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_142 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_142 |  p1  |   2  |  16  |   32   ||    9    |
|  changed_1_1_reg_158 |  p0  |   2  |   1  |    2   |
|  changed_1_2_reg_171 |  p0  |   2  |   2  |    4   ||    9    |
|  changed_1_4_reg_195 |  p0  |   2  |   3  |    6   ||    9    |
|  changed_1_5_reg_207 |  p0  |   2  |   3  |    6   ||    9    |
|      grp_fu_373      |  p0  |   2  |  63  |   126  ||    9    |
|      grp_fu_373      |  p1  |   2  |  48  |   96   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   274  ||  14.152 ||    54   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  8416  |  6659  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   54   |
|  Register |    -   |   437  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |  8853  |  6713  |
+-----------+--------+--------+--------+
