`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:KORIVI AKHIL
// 
// Create Date: 01/10/2024 01:53:43 AM
// Design Name: 
// Module Name: Full_adder_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module Full_adder_tb;

    reg A, B, C;
    wire sum, carry;
 Full_adder fulladder_inst (
        .A(A),
        .B(B),
        .C(C),
        .sum(sum),
        .carry(carry)
);
    initial begin
A = 0; B = 0; C = 0; #10;
A = 0; B = 0; C = 1; #10;
A = 0; B = 1; C = 0; #10;
A = 0; B = 1; C = 1; #10;
A = 1; B = 0; C = 0; #10;
A = 1; B = 0; C = 1; #10;
A = 1; B = 1; C = 0; #10;
A = 1; B = 1; C = 1; #10;
$finish;
end
endmodule

