Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Mar 11 18:30:45 2025
| Host         : archlinux running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file caravel_timing_summary_routed.rpt -pb caravel_timing_summary_routed.pb -rpx caravel_timing_summary_routed.rpx -warn_on_violation
| Design       : caravel
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       1000        
HPDR-1     Warning           Port pin direction inconsistency  1           
LUTAR-1    Warning           LUT drives async reset alert      4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7291)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11089)
5. checking no_input_delay (41)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7291)
---------------------------
 There are 3286 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: mprj_io[3] (HIGH)

 There are 660 register/latch pins with no clock driven by root clock pin: mprj_io[4] (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_sck_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11089)
----------------------------------------------------
 There are 11089 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                11137          inf        0.000                      0                11137           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         11137 Endpoints
Min Delay         11137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj_io[3]
                            (input port)
  Destination:            mprj_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.104ns  (logic 5.941ns (28.150%)  route 15.163ns (71.850%))
  Logic Levels:           8  (IBUF=1 LUT3=3 LUT4=1 LUT5=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  mprj_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[3]_inst/IO
    K15                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  mprj_io_IOBUF[3]_inst/IBUF/O
                         net (fo=6, routed)           5.694     7.170    chip_core/housekeeping/hkspi/mprj_io_IBUF[3]
    SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.124     7.294 r  chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_6/O
                         net (fo=12, routed)          1.923     9.217    chip_core/housekeeping/hkspi/spi_is_active
    SLICE_X12Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.341 r  chip_core/housekeeping/hkspi/mprj_io_IOBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.602     9.944    chip_core/housekeeping/hkspi/mprj_io_IOBUF[1]_inst_i_7_n_0
    SLICE_X20Y31         LUT3 (Prop_lut3_I1_O)        0.124    10.068 r  chip_core/housekeeping/hkspi/mprj_io_IOBUF[1]_inst_i_6/O
                         net (fo=2, routed)           1.703    11.771    chip_core/gpio_control_bidir_1[1]/mgmt_io_out_hk[0]
    SLICE_X26Y53         LUT4 (Prop_lut4_I3_O)        0.124    11.895 r  chip_core/gpio_control_bidir_1[1]/mprj_io_IOBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.631    12.526    chip_core/housekeeping/hkspi/mprj_io_IOBUF[1]_inst_i_1
    SLICE_X26Y47         LUT5 (Prop_lut5_I0_O)        0.116    12.642 r  chip_core/housekeeping/hkspi/mprj_io_IOBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.188    13.831    chip_core/gpio_control_bidir_1[1]/mprj_io_IOBUF[1]_inst
    SLICE_X26Y53         LUT3 (Prop_lut3_I2_O)        0.328    14.159 r  chip_core/gpio_control_bidir_1[1]/mprj_io_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.421    17.579    mprj_io_IOBUF[1]_inst/I
    T18                  OBUFT (Prop_obuft_I_O)       3.524    21.104 r  mprj_io_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.104    mprj_io[1]
    T18                                                               r  mprj_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.790ns  (logic 2.478ns (11.919%)  route 18.312ns (88.081%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    J15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          6.291     7.762    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.886 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         5.824    13.710    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.124    13.834 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25/O
                         net (fo=1, routed)           0.665    14.500    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124    14.624 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17/O
                         net (fo=1, routed)           1.646    16.270    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124    16.394 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10/O
                         net (fo=1, routed)           0.000    16.394    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.214    16.608 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           1.135    17.743    chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.297    18.040 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           2.751    20.790    chip_core/housekeeping/hkspi_n_57
    SLICE_X42Y38         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.642ns  (logic 2.478ns (12.005%)  route 18.164ns (87.995%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    J15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          6.291     7.762    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.886 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         5.824    13.710    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.124    13.834 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25/O
                         net (fo=1, routed)           0.665    14.500    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124    14.624 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17/O
                         net (fo=1, routed)           1.646    16.270    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124    16.394 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10/O
                         net (fo=1, routed)           0.000    16.394    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.214    16.608 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           1.135    17.743    chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.297    18.040 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           2.603    20.642    chip_core/housekeeping/hkspi_n_57
    SLICE_X41Y36         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.507ns  (logic 2.478ns (12.084%)  route 18.029ns (87.916%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    J15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          6.291     7.762    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.886 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         5.824    13.710    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.124    13.834 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25/O
                         net (fo=1, routed)           0.665    14.500    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124    14.624 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17/O
                         net (fo=1, routed)           1.646    16.270    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124    16.394 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10/O
                         net (fo=1, routed)           0.000    16.394    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.214    16.608 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           1.135    17.743    chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.297    18.040 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           2.468    20.507    chip_core/housekeeping/hkspi_n_57
    SLICE_X42Y36         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.379ns  (logic 2.478ns (12.160%)  route 17.901ns (87.840%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    J15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          6.291     7.762    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.886 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         5.764    13.650    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X2Y32          LUT3 (Prop_lut3_I0_O)        0.124    13.774 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_27/O
                         net (fo=1, routed)           0.968    14.742    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_27_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124    14.866 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_21/O
                         net (fo=1, routed)           1.385    16.250    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_21_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124    16.374 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_13/O
                         net (fo=1, routed)           0.000    16.374    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_13_n_0
    SLICE_X8Y46          MUXF7 (Prop_muxf7_I1_O)      0.214    16.588 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[31]_i_6/O
                         net (fo=1, routed)           0.756    17.344    chip_core/housekeeping/hkspi/wb_dat_o_reg[31]_i_6_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.297    17.641 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_2/O
                         net (fo=5, routed)           2.738    20.379    chip_core/housekeeping/hkspi_n_60
    SLICE_X44Y35         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.356ns  (logic 2.478ns (12.174%)  route 17.878ns (87.826%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    J15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          6.291     7.762    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.886 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         5.764    13.650    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X2Y32          LUT3 (Prop_lut3_I0_O)        0.124    13.774 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_27/O
                         net (fo=1, routed)           0.968    14.742    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_27_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124    14.866 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_21/O
                         net (fo=1, routed)           1.385    16.250    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_21_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124    16.374 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_13/O
                         net (fo=1, routed)           0.000    16.374    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_13_n_0
    SLICE_X8Y46          MUXF7 (Prop_muxf7_I1_O)      0.214    16.588 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[31]_i_6/O
                         net (fo=1, routed)           0.756    17.344    chip_core/housekeeping/hkspi/wb_dat_o_reg[31]_i_6_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.297    17.641 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_2/O
                         net (fo=5, routed)           2.715    20.356    chip_core/housekeeping/hkspi_n_60
    SLICE_X42Y36         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.251ns  (logic 2.713ns (13.397%)  route 17.538ns (86.603%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    J15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          6.291     7.762    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.886 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         5.824    13.710    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.152    13.862 r  chip_core/housekeeping/hkspi/wb_dat_o[30]_i_29/O
                         net (fo=1, routed)           1.289    15.152    chip_core/housekeeping/hkspi/wb_dat_o[30]_i_29_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I2_O)        0.326    15.478 r  chip_core/housekeeping/hkspi/wb_dat_o[30]_i_19/O
                         net (fo=1, routed)           0.000    15.478    chip_core/housekeeping/hkspi/wb_dat_o[30]_i_19_n_0
    SLICE_X5Y42          MUXF7 (Prop_muxf7_I1_O)      0.217    15.695 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[30]_i_10/O
                         net (fo=1, routed)           1.199    16.894    chip_core/housekeeping/hkspi/wb_dat_o_reg[30]_i_10_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I0_O)        0.299    17.193 r  chip_core/housekeeping/hkspi/wb_dat_o[30]_i_4/O
                         net (fo=1, routed)           0.441    17.634    chip_core/housekeeping/hkspi/wb_dat_o[30]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.124    17.758 r  chip_core/housekeeping/hkspi/wb_dat_o[30]_i_1/O
                         net (fo=5, routed)           2.493    20.251    chip_core/housekeeping/hkspi_n_59
    SLICE_X45Y35         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.160ns  (logic 2.713ns (13.458%)  route 17.447ns (86.542%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    J15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          6.291     7.762    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.886 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         5.824    13.710    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.152    13.862 r  chip_core/housekeeping/hkspi/wb_dat_o[30]_i_29/O
                         net (fo=1, routed)           1.289    15.152    chip_core/housekeeping/hkspi/wb_dat_o[30]_i_29_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I2_O)        0.326    15.478 r  chip_core/housekeeping/hkspi/wb_dat_o[30]_i_19/O
                         net (fo=1, routed)           0.000    15.478    chip_core/housekeeping/hkspi/wb_dat_o[30]_i_19_n_0
    SLICE_X5Y42          MUXF7 (Prop_muxf7_I1_O)      0.217    15.695 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[30]_i_10/O
                         net (fo=1, routed)           1.199    16.894    chip_core/housekeeping/hkspi/wb_dat_o_reg[30]_i_10_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I0_O)        0.299    17.193 r  chip_core/housekeeping/hkspi/wb_dat_o[30]_i_4/O
                         net (fo=1, routed)           0.441    17.634    chip_core/housekeeping/hkspi/wb_dat_o[30]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.124    17.758 r  chip_core/housekeeping/hkspi/wb_dat_o[30]_i_1/O
                         net (fo=5, routed)           2.402    20.160    chip_core/housekeeping/hkspi_n_59
    SLICE_X41Y33         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/wb_dat_o_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.064ns  (logic 2.478ns (12.351%)  route 17.586ns (87.649%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    J15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          6.291     7.762    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.886 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         5.764    13.650    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X2Y32          LUT3 (Prop_lut3_I0_O)        0.124    13.774 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_27/O
                         net (fo=1, routed)           0.968    14.742    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_27_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124    14.866 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_21/O
                         net (fo=1, routed)           1.385    16.250    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_21_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124    16.374 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_13/O
                         net (fo=1, routed)           0.000    16.374    chip_core/housekeeping/hkspi/wb_dat_o[31]_i_13_n_0
    SLICE_X8Y46          MUXF7 (Prop_muxf7_I1_O)      0.214    16.588 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[31]_i_6/O
                         net (fo=1, routed)           0.756    17.344    chip_core/housekeeping/hkspi/wb_dat_o_reg[31]_i_6_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.297    17.641 r  chip_core/housekeeping/hkspi/wb_dat_o[31]_i_2/O
                         net (fo=5, routed)           2.423    20.064    chip_core/housekeeping/hkspi_n_60
    SLICE_X42Y38         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            chip_core/housekeeping/hkspi/ldata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.051ns  (logic 2.602ns (12.977%)  route 17.449ns (87.023%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    J15                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=21, routed)          6.291     7.762    chip_core/housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X23Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.886 r  chip_core/housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         5.824    13.710    chip_core/housekeeping/hkspi/sel0[0]
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.124    13.834 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25/O
                         net (fo=1, routed)           0.665    14.500    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_25_n_0
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.124    14.624 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17/O
                         net (fo=1, routed)           1.646    16.270    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_17_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.124    16.394 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10/O
                         net (fo=1, routed)           0.000    16.394    chip_core/housekeeping/hkspi/wb_dat_o[29]_i_10_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.214    16.608 r  chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4/O
                         net (fo=1, routed)           1.135    17.743    chip_core/housekeeping/hkspi/wb_dat_o_reg[29]_i_4_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I4_O)        0.297    18.040 r  chip_core/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=5, routed)           1.556    19.595    chip_core/housekeeping/hkspi/wbbd_busy_reg_27
    SLICE_X17Y29         LUT5 (Prop_lut5_I4_O)        0.124    19.719 r  chip_core/housekeeping/hkspi/ldata[5]_i_1/O
                         net (fo=1, routed)           0.332    20.051    chip_core/housekeeping/hkspi/ldata[5]_i_1_n_0
    SLICE_X17Y30         FDCE                                         r  chip_core/housekeeping/hkspi/ldata_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chip_core/gpio_control_bidir_1[1]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            chip_core/gpio_control_bidir_1[1]/gpio_outenb_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDCE                         0.000     0.000 r  chip_core/gpio_control_bidir_1[1]/shift_register_reg[1]/C
    SLICE_X27Y52         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  chip_core/gpio_control_bidir_1[1]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.059     0.187    chip_core/gpio_control_bidir_1[1]/shift_register_reg_n_0_[1]
    SLICE_X26Y52         FDCE                                         r  chip_core/gpio_control_bidir_1[1]/gpio_outenb_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/soc/core/spi_master_miso_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chip_core/soc/core/spi_master_miso_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (64.896%)  route 0.069ns (35.104%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE                         0.000     0.000 r  chip_core/soc/core/spi_master_miso_data_reg[1]/C
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  chip_core/soc/core/spi_master_miso_data_reg[1]/Q
                         net (fo=2, routed)           0.069     0.197    chip_core/soc/core/spi_master_miso_data[1]
    SLICE_X25Y32         FDRE                                         r  chip_core/soc/core/spi_master_miso_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/gpio_control_in_1[7]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            chip_core/gpio_control_in_1[7]/shift_register_reg[8]_srl7_chip_core_gpio_control_in_1_c_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE                         0.000     0.000 r  chip_core/gpio_control_in_1[7]/shift_register_reg[1]/C
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  chip_core/gpio_control_in_1[7]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.074     0.202    chip_core/gpio_control_in_1[7]/shift_register_reg_n_0_[1]
    SLICE_X4Y12          SRL16E                                       r  chip_core/gpio_control_in_1[7]/shift_register_reg[8]_srl7_chip_core_gpio_control_in_1_c_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE                         0.000     0.000 r  chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[8]/C
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  chip_core/soc/core/VexRiscv/execute_to_memory_PC_reg[8]/Q
                         net (fo=3, routed)           0.075     0.203    chip_core/soc/core/VexRiscv/_zz_decode_PREDICTION_CONTEXT_hazard_1[6]
    SLICE_X61Y29         FDRE                                         r  chip_core/soc/core/VexRiscv/memory_to_writeBack_PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/gpio_control_in_2[2]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            chip_core/gpio_control_in_2[2]/gpio_outenb_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.007%)  route 0.075ns (36.993%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE                         0.000     0.000 r  chip_core/gpio_control_in_2[2]/shift_register_reg[1]/C
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  chip_core/gpio_control_in_2[2]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.075     0.203    chip_core/gpio_control_in_2[2]/shift_register_reg_n_0_[1]
    SLICE_X0Y27          FDPE                                         r  chip_core/gpio_control_in_2[2]/gpio_outenb_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/gpio_control_in_2[4]/shift_register_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            chip_core/gpio_control_in_2[4]/shift_register_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE                         0.000     0.000 r  chip_core/gpio_control_in_2[4]/shift_register_reg[11]/C
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  chip_core/gpio_control_in_2[4]/shift_register_reg[11]/Q
                         net (fo=2, routed)           0.066     0.207    chip_core/gpio_control_in_2[4]/shift_register_reg_n_0_[11]
    SLICE_X2Y47          FDCE                                         r  chip_core/gpio_control_in_2[4]/shift_register_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/gpio_control_bidir_1[1]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            chip_core/gpio_control_bidir_1[1]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDCE                         0.000     0.000 r  chip_core/gpio_control_bidir_1[1]/shift_register_reg[0]/C
    SLICE_X27Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  chip_core/gpio_control_bidir_1[1]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.067     0.208    chip_core/gpio_control_bidir_1[1]/shift_register_reg_n_0_[0]
    SLICE_X27Y52         FDCE                                         r  chip_core/gpio_control_bidir_1[1]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/gpio_control_in_1[5]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            chip_core/gpio_control_in_1[5]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE                         0.000     0.000 r  chip_core/gpio_control_in_1[5]/shift_register_reg[0]/C
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  chip_core/gpio_control_in_1[5]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.067     0.208    chip_core/gpio_control_in_1[5]/shift_register_reg_n_0_[0]
    SLICE_X5Y9           FDCE                                         r  chip_core/gpio_control_in_1[5]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/gpio_control_in_2[2]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            chip_core/gpio_control_in_2[2]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE                         0.000     0.000 r  chip_core/gpio_control_in_2[2]/shift_register_reg[0]/C
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  chip_core/gpio_control_in_2[2]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.067     0.208    chip_core/gpio_control_in_2[2]/shift_register_reg_n_0_[0]
    SLICE_X1Y27          FDCE                                         r  chip_core/gpio_control_in_2[2]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chip_core/gpio_control_in_1[4]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            chip_core/gpio_control_in_1[4]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE                         0.000     0.000 r  chip_core/gpio_control_in_1[4]/shift_register_reg[0]/C
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  chip_core/gpio_control_in_1[4]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.068     0.209    chip_core/gpio_control_in_1[4]/shift_register_reg_n_0_[0]
    SLICE_X3Y7           FDCE                                         r  chip_core/gpio_control_in_1[4]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------





