$date
	Sat Oct 22 20:52:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#673846
b1000 &
b1000 %
1$
b1000 !
1"
#673847
0"
#673850
b100 &
b100 %
#673854
b10 &
b10 %
#673858
b1 &
b1 %
1#
#673862
b0 &
0#
b0 %
0$
#1683091
b10110 !
1"
#1683094
b10110 &
b10110 %
1$
#1683095
0"
#1683098
b1011 &
b1011 %
#1683102
b100010 &
b100010 %
#1683106
b10001 &
b10001 %
#1683110
b110100 &
b110100 %
#1683114
b11010 &
b11010 %
#1683118
b1101 &
b1101 %
#1683122
b101000 &
b101000 %
#1683126
b10100 &
b10100 %
#1683130
b1010 &
b1010 %
#1683134
b101 &
b101 %
#1683138
b10000 &
b10000 %
#1683142
b1000 &
b1000 %
#1683146
b100 &
b100 %
#1683150
b10 &
b10 %
#1683154
b1 &
b1 %
1#
#1683158
b0 &
0#
b0 %
0$
#2684899
b10000 !
1"
#2684902
b10000 &
b10000 %
1$
#2684903
0"
#2684906
b1000 &
b1000 %
#2684910
b100 &
b100 %
#2684914
b10 &
b10 %
#2684918
b1 &
1#
b1 %
#2684922
b0 &
b0 %
0#
0$
#4500012
