<stg><name>matrix_vector</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="2" to="9">
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="3" to="4">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="4" to="5">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="5" to="6">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="6" to="7">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="7" to="8">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="8" to="2">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_7), !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_6), !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_5), !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_4), !map !25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_3), !map !31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_2), !map !37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_1), !map !43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_0), !map !49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_7), !map !55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_6), !map !61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_5), !map !66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_4), !map !71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_3), !map !76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_2), !map !81

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_1), !map !86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_0), !map !91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_Out) nounwind, !map !96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @matrix_vector_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %i, -8

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_1 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4">
<![CDATA[
:3  %tmp = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %V_In_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_0)

]]></Node>
<StgValue><ssdm name="V_In_0_read"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %M_0_addr = getelementptr [8 x i32]* %M_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="M_0_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="3">
<![CDATA[
:6  %M_0_load = load i32* %M_0_addr, align 4

]]></Node>
<StgValue><ssdm name="M_0_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %V_In_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_1)

]]></Node>
<StgValue><ssdm name="V_In_1_read"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %M_1_addr = getelementptr [8 x i32]* %M_1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="M_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="3">
<![CDATA[
:10  %M_1_load = load i32* %M_1_addr, align 4

]]></Node>
<StgValue><ssdm name="M_1_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %V_In_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_2)

]]></Node>
<StgValue><ssdm name="V_In_2_read"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %M_2_addr = getelementptr [8 x i32]* %M_2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="M_2_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="3">
<![CDATA[
:14  %M_2_load = load i32* %M_2_addr, align 4

]]></Node>
<StgValue><ssdm name="M_2_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %V_In_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_3)

]]></Node>
<StgValue><ssdm name="V_In_3_read"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %M_3_addr = getelementptr [8 x i32]* %M_3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="M_3_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="3">
<![CDATA[
:18  %M_3_load = load i32* %M_3_addr, align 4

]]></Node>
<StgValue><ssdm name="M_3_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %V_In_4_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_4)

]]></Node>
<StgValue><ssdm name="V_In_4_read"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %M_4_addr = getelementptr [8 x i32]* %M_4, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="M_4_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="3">
<![CDATA[
:22  %M_4_load = load i32* %M_4_addr, align 4

]]></Node>
<StgValue><ssdm name="M_4_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %V_In_5_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_5)

]]></Node>
<StgValue><ssdm name="V_In_5_read"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %M_5_addr = getelementptr [8 x i32]* %M_5, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="M_5_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="3">
<![CDATA[
:26  %M_5_load = load i32* %M_5_addr, align 4

]]></Node>
<StgValue><ssdm name="M_5_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %V_In_6_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_6)

]]></Node>
<StgValue><ssdm name="V_In_6_read"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %M_6_addr = getelementptr [8 x i32]* %M_6, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="M_6_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="3">
<![CDATA[
:30  %M_6_load = load i32* %M_6_addr, align 4

]]></Node>
<StgValue><ssdm name="M_6_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %V_In_7_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_7)

]]></Node>
<StgValue><ssdm name="V_In_7_read"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %M_7_addr = getelementptr [8 x i32]* %M_7, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="M_7_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="3">
<![CDATA[
:34  %M_7_load = load i32* %M_7_addr, align 4

]]></Node>
<StgValue><ssdm name="M_7_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="3">
<![CDATA[
:6  %M_0_load = load i32* %M_0_addr, align 4

]]></Node>
<StgValue><ssdm name="M_0_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="3">
<![CDATA[
:10  %M_1_load = load i32* %M_1_addr, align 4

]]></Node>
<StgValue><ssdm name="M_1_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="3">
<![CDATA[
:14  %M_2_load = load i32* %M_2_addr, align 4

]]></Node>
<StgValue><ssdm name="M_2_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="3">
<![CDATA[
:18  %M_3_load = load i32* %M_3_addr, align 4

]]></Node>
<StgValue><ssdm name="M_3_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="3">
<![CDATA[
:22  %M_4_load = load i32* %M_4_addr, align 4

]]></Node>
<StgValue><ssdm name="M_4_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="3">
<![CDATA[
:26  %M_5_load = load i32* %M_5_addr, align 4

]]></Node>
<StgValue><ssdm name="M_5_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="3">
<![CDATA[
:30  %M_6_load = load i32* %M_6_addr, align 4

]]></Node>
<StgValue><ssdm name="M_6_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="3">
<![CDATA[
:34  %M_7_load = load i32* %M_7_addr, align 4

]]></Node>
<StgValue><ssdm name="M_7_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_3 = mul nsw i32 %V_In_0_read, %M_0_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_3_1 = mul nsw i32 %V_In_1_read, %M_1_load

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_3_2 = mul nsw i32 %V_In_2_read, %M_2_load

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_3 = mul nsw i32 %V_In_3_read, %M_3_load

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_3_4 = mul nsw i32 %V_In_4_read, %M_4_load

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_3_5 = mul nsw i32 %V_In_5_read, %M_5_load

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_3_6 = mul nsw i32 %V_In_6_read, %M_6_load

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_3_7 = mul nsw i32 %V_In_7_read, %M_7_load

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_3 = mul nsw i32 %V_In_0_read, %M_0_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_3_1 = mul nsw i32 %V_In_1_read, %M_1_load

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_3_2 = mul nsw i32 %V_In_2_read, %M_2_load

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_3 = mul nsw i32 %V_In_3_read, %M_3_load

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_3_4 = mul nsw i32 %V_In_4_read, %M_4_load

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_3_5 = mul nsw i32 %V_In_5_read, %M_5_load

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_3_6 = mul nsw i32 %V_In_6_read, %M_6_load

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_3_7 = mul nsw i32 %V_In_7_read, %M_7_load

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_3 = mul nsw i32 %V_In_0_read, %M_0_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_3_1 = mul nsw i32 %V_In_1_read, %M_1_load

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_3_2 = mul nsw i32 %V_In_2_read, %M_2_load

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_3_3 = mul nsw i32 %V_In_3_read, %M_3_load

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_3_4 = mul nsw i32 %V_In_4_read, %M_4_load

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_3_5 = mul nsw i32 %V_In_5_read, %M_5_load

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_3_6 = mul nsw i32 %V_In_6_read, %M_6_load

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_3_7 = mul nsw i32 %V_In_7_read, %M_7_load

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp2 = add i32 %tmp_3, %tmp_3_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp3 = add i32 %tmp_3_2, %tmp_3_3

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp5 = add i32 %tmp_3_4, %tmp_3_5

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp6 = add i32 %tmp_3_6, %tmp_3_7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp4 = add i32 %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp1 = add i32 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %sum_1_7 = add nsw i32 %tmp4, %tmp1

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %V_Out_addr = getelementptr [8 x i32]* %V_Out, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="V_Out_addr"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:44  store i32 %sum_1_7, i32* %V_Out_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:45  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:46  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="125" name="M_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="M_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="M_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="M_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="M_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="M_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="M_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="M_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="M_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="M_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="M_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="M_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="M_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="M_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="M_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="M_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="V_In_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="V_In_0"/></StgValue>
</port>
<port id="134" name="V_In_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="V_In_1"/></StgValue>
</port>
<port id="135" name="V_In_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="V_In_2"/></StgValue>
</port>
<port id="136" name="V_In_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="V_In_3"/></StgValue>
</port>
<port id="137" name="V_In_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="V_In_4"/></StgValue>
</port>
<port id="138" name="V_In_5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="V_In_5"/></StgValue>
</port>
<port id="139" name="V_In_6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="V_In_6"/></StgValue>
</port>
<port id="140" name="V_In_7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="V_In_7"/></StgValue>
</port>
<port id="141" name="V_Out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="V_Out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="143" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="142" toId="10">
</dataflow>
<dataflow id="144" from="V_In_7" to="StgValue_10" fromId="140" toId="10">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="142" toId="11">
</dataflow>
<dataflow id="146" from="V_In_6" to="StgValue_11" fromId="139" toId="11">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecBitsMap" to="StgValue_12" fromId="142" toId="12">
</dataflow>
<dataflow id="148" from="V_In_5" to="StgValue_12" fromId="138" toId="12">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecBitsMap" to="StgValue_13" fromId="142" toId="13">
</dataflow>
<dataflow id="150" from="V_In_4" to="StgValue_13" fromId="137" toId="13">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecBitsMap" to="StgValue_14" fromId="142" toId="14">
</dataflow>
<dataflow id="152" from="V_In_3" to="StgValue_14" fromId="136" toId="14">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecBitsMap" to="StgValue_15" fromId="142" toId="15">
</dataflow>
<dataflow id="154" from="V_In_2" to="StgValue_15" fromId="135" toId="15">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecBitsMap" to="StgValue_16" fromId="142" toId="16">
</dataflow>
<dataflow id="156" from="V_In_1" to="StgValue_16" fromId="134" toId="16">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecBitsMap" to="StgValue_17" fromId="142" toId="17">
</dataflow>
<dataflow id="158" from="V_In_0" to="StgValue_17" fromId="133" toId="17">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecBitsMap" to="StgValue_18" fromId="142" toId="18">
</dataflow>
<dataflow id="160" from="M_7" to="StgValue_18" fromId="132" toId="18">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecBitsMap" to="StgValue_19" fromId="142" toId="19">
</dataflow>
<dataflow id="162" from="M_6" to="StgValue_19" fromId="131" toId="19">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecBitsMap" to="StgValue_20" fromId="142" toId="20">
</dataflow>
<dataflow id="164" from="M_5" to="StgValue_20" fromId="130" toId="20">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecBitsMap" to="StgValue_21" fromId="142" toId="21">
</dataflow>
<dataflow id="166" from="M_4" to="StgValue_21" fromId="129" toId="21">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecBitsMap" to="StgValue_22" fromId="142" toId="22">
</dataflow>
<dataflow id="168" from="M_3" to="StgValue_22" fromId="128" toId="22">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecBitsMap" to="StgValue_23" fromId="142" toId="23">
</dataflow>
<dataflow id="170" from="M_2" to="StgValue_23" fromId="127" toId="23">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecBitsMap" to="StgValue_24" fromId="142" toId="24">
</dataflow>
<dataflow id="172" from="M_1" to="StgValue_24" fromId="126" toId="24">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecBitsMap" to="StgValue_25" fromId="142" toId="25">
</dataflow>
<dataflow id="174" from="M_0" to="StgValue_25" fromId="125" toId="25">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecBitsMap" to="StgValue_26" fromId="142" toId="26">
</dataflow>
<dataflow id="176" from="V_Out" to="StgValue_26" fromId="141" toId="26">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecTopModule" to="StgValue_27" fromId="177" toId="27">
</dataflow>
<dataflow id="180" from="matrix_vector_str" to="StgValue_27" fromId="179" toId="27">
</dataflow>
<dataflow id="182" from="StgValue_181" to="i" fromId="181" toId="29">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="183" from="StgValue_28" to="i" fromId="28" toId="29">
</dataflow>
<dataflow id="184" from="i_1" to="i" fromId="32" toId="29">
<BackEdge/>
<condition id="42">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="StgValue_104" to="i" fromId="104" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="186" from="i" to="exitcond1" fromId="29" toId="30">
</dataflow>
<dataflow id="188" from="StgValue_187" to="exitcond1" fromId="187" toId="30">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="189" toId="31">
</dataflow>
<dataflow id="192" from="StgValue_191" to="empty" fromId="191" toId="31">
</dataflow>
<dataflow id="193" from="StgValue_191" to="empty" fromId="191" toId="31">
</dataflow>
<dataflow id="194" from="StgValue_191" to="empty" fromId="191" toId="31">
</dataflow>
<dataflow id="195" from="i" to="i_1" fromId="29" toId="32">
</dataflow>
<dataflow id="197" from="StgValue_196" to="i_1" fromId="196" toId="32">
</dataflow>
<dataflow id="198" from="exitcond1" to="StgValue_33" fromId="30" toId="33">
</dataflow>
<dataflow id="199" from="i" to="tmp" fromId="29" toId="34">
</dataflow>
<dataflow id="201" from="_ssdm_op_Read.ap_auto.i32P" to="V_In_0_read" fromId="200" toId="35">
</dataflow>
<dataflow id="202" from="V_In_0" to="V_In_0_read" fromId="133" toId="35">
</dataflow>
<dataflow id="203" from="M_0" to="M_0_addr" fromId="125" toId="36">
</dataflow>
<dataflow id="205" from="StgValue_204" to="M_0_addr" fromId="204" toId="36">
</dataflow>
<dataflow id="206" from="tmp" to="M_0_addr" fromId="34" toId="36">
</dataflow>
<dataflow id="207" from="M_0_addr" to="M_0_load" fromId="36" toId="37">
</dataflow>
<dataflow id="208" from="_ssdm_op_Read.ap_auto.i32P" to="V_In_1_read" fromId="200" toId="38">
</dataflow>
<dataflow id="209" from="V_In_1" to="V_In_1_read" fromId="134" toId="38">
</dataflow>
<dataflow id="210" from="M_1" to="M_1_addr" fromId="126" toId="39">
</dataflow>
<dataflow id="211" from="StgValue_204" to="M_1_addr" fromId="204" toId="39">
</dataflow>
<dataflow id="212" from="tmp" to="M_1_addr" fromId="34" toId="39">
</dataflow>
<dataflow id="213" from="M_1_addr" to="M_1_load" fromId="39" toId="40">
</dataflow>
<dataflow id="214" from="_ssdm_op_Read.ap_auto.i32P" to="V_In_2_read" fromId="200" toId="41">
</dataflow>
<dataflow id="215" from="V_In_2" to="V_In_2_read" fromId="135" toId="41">
</dataflow>
<dataflow id="216" from="M_2" to="M_2_addr" fromId="127" toId="42">
</dataflow>
<dataflow id="217" from="StgValue_204" to="M_2_addr" fromId="204" toId="42">
</dataflow>
<dataflow id="218" from="tmp" to="M_2_addr" fromId="34" toId="42">
</dataflow>
<dataflow id="219" from="M_2_addr" to="M_2_load" fromId="42" toId="43">
</dataflow>
<dataflow id="220" from="_ssdm_op_Read.ap_auto.i32P" to="V_In_3_read" fromId="200" toId="44">
</dataflow>
<dataflow id="221" from="V_In_3" to="V_In_3_read" fromId="136" toId="44">
</dataflow>
<dataflow id="222" from="M_3" to="M_3_addr" fromId="128" toId="45">
</dataflow>
<dataflow id="223" from="StgValue_204" to="M_3_addr" fromId="204" toId="45">
</dataflow>
<dataflow id="224" from="tmp" to="M_3_addr" fromId="34" toId="45">
</dataflow>
<dataflow id="225" from="M_3_addr" to="M_3_load" fromId="45" toId="46">
</dataflow>
<dataflow id="226" from="_ssdm_op_Read.ap_auto.i32P" to="V_In_4_read" fromId="200" toId="47">
</dataflow>
<dataflow id="227" from="V_In_4" to="V_In_4_read" fromId="137" toId="47">
</dataflow>
<dataflow id="228" from="M_4" to="M_4_addr" fromId="129" toId="48">
</dataflow>
<dataflow id="229" from="StgValue_204" to="M_4_addr" fromId="204" toId="48">
</dataflow>
<dataflow id="230" from="tmp" to="M_4_addr" fromId="34" toId="48">
</dataflow>
<dataflow id="231" from="M_4_addr" to="M_4_load" fromId="48" toId="49">
</dataflow>
<dataflow id="232" from="_ssdm_op_Read.ap_auto.i32P" to="V_In_5_read" fromId="200" toId="50">
</dataflow>
<dataflow id="233" from="V_In_5" to="V_In_5_read" fromId="138" toId="50">
</dataflow>
<dataflow id="234" from="M_5" to="M_5_addr" fromId="130" toId="51">
</dataflow>
<dataflow id="235" from="StgValue_204" to="M_5_addr" fromId="204" toId="51">
</dataflow>
<dataflow id="236" from="tmp" to="M_5_addr" fromId="34" toId="51">
</dataflow>
<dataflow id="237" from="M_5_addr" to="M_5_load" fromId="51" toId="52">
</dataflow>
<dataflow id="238" from="_ssdm_op_Read.ap_auto.i32P" to="V_In_6_read" fromId="200" toId="53">
</dataflow>
<dataflow id="239" from="V_In_6" to="V_In_6_read" fromId="139" toId="53">
</dataflow>
<dataflow id="240" from="M_6" to="M_6_addr" fromId="131" toId="54">
</dataflow>
<dataflow id="241" from="StgValue_204" to="M_6_addr" fromId="204" toId="54">
</dataflow>
<dataflow id="242" from="tmp" to="M_6_addr" fromId="34" toId="54">
</dataflow>
<dataflow id="243" from="M_6_addr" to="M_6_load" fromId="54" toId="55">
</dataflow>
<dataflow id="244" from="_ssdm_op_Read.ap_auto.i32P" to="V_In_7_read" fromId="200" toId="56">
</dataflow>
<dataflow id="245" from="V_In_7" to="V_In_7_read" fromId="140" toId="56">
</dataflow>
<dataflow id="246" from="M_7" to="M_7_addr" fromId="132" toId="57">
</dataflow>
<dataflow id="247" from="StgValue_204" to="M_7_addr" fromId="204" toId="57">
</dataflow>
<dataflow id="248" from="tmp" to="M_7_addr" fromId="34" toId="57">
</dataflow>
<dataflow id="249" from="M_7_addr" to="M_7_load" fromId="57" toId="58">
</dataflow>
<dataflow id="250" from="M_0_addr" to="M_0_load" fromId="36" toId="59">
</dataflow>
<dataflow id="251" from="M_1_addr" to="M_1_load" fromId="39" toId="60">
</dataflow>
<dataflow id="252" from="M_2_addr" to="M_2_load" fromId="42" toId="61">
</dataflow>
<dataflow id="253" from="M_3_addr" to="M_3_load" fromId="45" toId="62">
</dataflow>
<dataflow id="254" from="M_4_addr" to="M_4_load" fromId="48" toId="63">
</dataflow>
<dataflow id="255" from="M_5_addr" to="M_5_load" fromId="51" toId="64">
</dataflow>
<dataflow id="256" from="M_6_addr" to="M_6_load" fromId="54" toId="65">
</dataflow>
<dataflow id="257" from="M_7_addr" to="M_7_load" fromId="57" toId="66">
</dataflow>
<dataflow id="258" from="V_In_0_read" to="tmp_3" fromId="35" toId="67">
</dataflow>
<dataflow id="259" from="M_0_load" to="tmp_3" fromId="59" toId="67">
</dataflow>
<dataflow id="260" from="V_In_1_read" to="tmp_3_1" fromId="38" toId="68">
</dataflow>
<dataflow id="261" from="M_1_load" to="tmp_3_1" fromId="60" toId="68">
</dataflow>
<dataflow id="262" from="V_In_2_read" to="tmp_3_2" fromId="41" toId="69">
</dataflow>
<dataflow id="263" from="M_2_load" to="tmp_3_2" fromId="61" toId="69">
</dataflow>
<dataflow id="264" from="V_In_3_read" to="tmp_3_3" fromId="44" toId="70">
</dataflow>
<dataflow id="265" from="M_3_load" to="tmp_3_3" fromId="62" toId="70">
</dataflow>
<dataflow id="266" from="V_In_4_read" to="tmp_3_4" fromId="47" toId="71">
</dataflow>
<dataflow id="267" from="M_4_load" to="tmp_3_4" fromId="63" toId="71">
</dataflow>
<dataflow id="268" from="V_In_5_read" to="tmp_3_5" fromId="50" toId="72">
</dataflow>
<dataflow id="269" from="M_5_load" to="tmp_3_5" fromId="64" toId="72">
</dataflow>
<dataflow id="270" from="V_In_6_read" to="tmp_3_6" fromId="53" toId="73">
</dataflow>
<dataflow id="271" from="M_6_load" to="tmp_3_6" fromId="65" toId="73">
</dataflow>
<dataflow id="272" from="V_In_7_read" to="tmp_3_7" fromId="56" toId="74">
</dataflow>
<dataflow id="273" from="M_7_load" to="tmp_3_7" fromId="66" toId="74">
</dataflow>
<dataflow id="274" from="V_In_0_read" to="tmp_3" fromId="35" toId="75">
</dataflow>
<dataflow id="275" from="M_0_load" to="tmp_3" fromId="59" toId="75">
</dataflow>
<dataflow id="276" from="V_In_1_read" to="tmp_3_1" fromId="38" toId="76">
</dataflow>
<dataflow id="277" from="M_1_load" to="tmp_3_1" fromId="60" toId="76">
</dataflow>
<dataflow id="278" from="V_In_2_read" to="tmp_3_2" fromId="41" toId="77">
</dataflow>
<dataflow id="279" from="M_2_load" to="tmp_3_2" fromId="61" toId="77">
</dataflow>
<dataflow id="280" from="V_In_3_read" to="tmp_3_3" fromId="44" toId="78">
</dataflow>
<dataflow id="281" from="M_3_load" to="tmp_3_3" fromId="62" toId="78">
</dataflow>
<dataflow id="282" from="V_In_4_read" to="tmp_3_4" fromId="47" toId="79">
</dataflow>
<dataflow id="283" from="M_4_load" to="tmp_3_4" fromId="63" toId="79">
</dataflow>
<dataflow id="284" from="V_In_5_read" to="tmp_3_5" fromId="50" toId="80">
</dataflow>
<dataflow id="285" from="M_5_load" to="tmp_3_5" fromId="64" toId="80">
</dataflow>
<dataflow id="286" from="V_In_6_read" to="tmp_3_6" fromId="53" toId="81">
</dataflow>
<dataflow id="287" from="M_6_load" to="tmp_3_6" fromId="65" toId="81">
</dataflow>
<dataflow id="288" from="V_In_7_read" to="tmp_3_7" fromId="56" toId="82">
</dataflow>
<dataflow id="289" from="M_7_load" to="tmp_3_7" fromId="66" toId="82">
</dataflow>
<dataflow id="290" from="V_In_0_read" to="tmp_3" fromId="35" toId="83">
</dataflow>
<dataflow id="291" from="M_0_load" to="tmp_3" fromId="59" toId="83">
</dataflow>
<dataflow id="292" from="V_In_1_read" to="tmp_3_1" fromId="38" toId="84">
</dataflow>
<dataflow id="293" from="M_1_load" to="tmp_3_1" fromId="60" toId="84">
</dataflow>
<dataflow id="294" from="V_In_2_read" to="tmp_3_2" fromId="41" toId="85">
</dataflow>
<dataflow id="295" from="M_2_load" to="tmp_3_2" fromId="61" toId="85">
</dataflow>
<dataflow id="296" from="V_In_3_read" to="tmp_3_3" fromId="44" toId="86">
</dataflow>
<dataflow id="297" from="M_3_load" to="tmp_3_3" fromId="62" toId="86">
</dataflow>
<dataflow id="298" from="V_In_4_read" to="tmp_3_4" fromId="47" toId="87">
</dataflow>
<dataflow id="299" from="M_4_load" to="tmp_3_4" fromId="63" toId="87">
</dataflow>
<dataflow id="300" from="V_In_5_read" to="tmp_3_5" fromId="50" toId="88">
</dataflow>
<dataflow id="301" from="M_5_load" to="tmp_3_5" fromId="64" toId="88">
</dataflow>
<dataflow id="302" from="V_In_6_read" to="tmp_3_6" fromId="53" toId="89">
</dataflow>
<dataflow id="303" from="M_6_load" to="tmp_3_6" fromId="65" toId="89">
</dataflow>
<dataflow id="304" from="V_In_7_read" to="tmp_3_7" fromId="56" toId="90">
</dataflow>
<dataflow id="305" from="M_7_load" to="tmp_3_7" fromId="66" toId="90">
</dataflow>
<dataflow id="306" from="tmp_3" to="tmp2" fromId="83" toId="91">
</dataflow>
<dataflow id="307" from="tmp_3_1" to="tmp2" fromId="84" toId="91">
</dataflow>
<dataflow id="308" from="tmp_3_2" to="tmp3" fromId="85" toId="92">
</dataflow>
<dataflow id="309" from="tmp_3_3" to="tmp3" fromId="86" toId="92">
</dataflow>
<dataflow id="310" from="tmp_3_4" to="tmp5" fromId="87" toId="93">
</dataflow>
<dataflow id="311" from="tmp_3_5" to="tmp5" fromId="88" toId="93">
</dataflow>
<dataflow id="312" from="tmp_3_6" to="tmp6" fromId="89" toId="94">
</dataflow>
<dataflow id="313" from="tmp_3_7" to="tmp6" fromId="90" toId="94">
</dataflow>
<dataflow id="314" from="tmp6" to="tmp4" fromId="94" toId="95">
</dataflow>
<dataflow id="315" from="tmp5" to="tmp4" fromId="93" toId="95">
</dataflow>
<dataflow id="317" from="_ssdm_op_SpecLoopName" to="StgValue_96" fromId="316" toId="96">
</dataflow>
<dataflow id="319" from="p_str2" to="StgValue_96" fromId="318" toId="96">
</dataflow>
<dataflow id="321" from="_ssdm_op_SpecRegionBegin" to="tmp_1" fromId="320" toId="97">
</dataflow>
<dataflow id="322" from="p_str2" to="tmp_1" fromId="318" toId="97">
</dataflow>
<dataflow id="324" from="_ssdm_op_SpecPipeline" to="StgValue_98" fromId="323" toId="98">
</dataflow>
<dataflow id="326" from="StgValue_325" to="StgValue_98" fromId="325" toId="98">
</dataflow>
<dataflow id="327" from="StgValue_325" to="StgValue_98" fromId="325" toId="98">
</dataflow>
<dataflow id="328" from="StgValue_325" to="StgValue_98" fromId="325" toId="98">
</dataflow>
<dataflow id="330" from="StgValue_329" to="StgValue_98" fromId="329" toId="98">
</dataflow>
<dataflow id="332" from="p_str1" to="StgValue_98" fromId="331" toId="98">
</dataflow>
<dataflow id="333" from="tmp3" to="tmp1" fromId="92" toId="99">
</dataflow>
<dataflow id="334" from="tmp2" to="tmp1" fromId="91" toId="99">
</dataflow>
<dataflow id="335" from="tmp4" to="sum_1_7" fromId="95" toId="100">
</dataflow>
<dataflow id="336" from="tmp1" to="sum_1_7" fromId="99" toId="100">
</dataflow>
<dataflow id="337" from="V_Out" to="V_Out_addr" fromId="141" toId="101">
</dataflow>
<dataflow id="338" from="StgValue_204" to="V_Out_addr" fromId="204" toId="101">
</dataflow>
<dataflow id="339" from="tmp" to="V_Out_addr" fromId="34" toId="101">
</dataflow>
<dataflow id="340" from="sum_1_7" to="StgValue_102" fromId="100" toId="102">
</dataflow>
<dataflow id="341" from="V_Out_addr" to="StgValue_102" fromId="101" toId="102">
</dataflow>
<dataflow id="343" from="_ssdm_op_SpecRegionEnd" to="empty_2" fromId="342" toId="103">
</dataflow>
<dataflow id="344" from="p_str2" to="empty_2" fromId="318" toId="103">
</dataflow>
<dataflow id="345" from="tmp_1" to="empty_2" fromId="97" toId="103">
</dataflow>
<dataflow id="346" from="exitcond1" to="StgValue_2" fromId="30" toId="2">
</dataflow>
<dataflow id="347" from="exitcond1" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="348" from="exitcond1" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="349" from="exitcond1" to="StgValue_5" fromId="30" toId="5">
</dataflow>
<dataflow id="350" from="exitcond1" to="StgValue_6" fromId="30" toId="6">
</dataflow>
<dataflow id="351" from="exitcond1" to="StgValue_7" fromId="30" toId="7">
</dataflow>
<dataflow id="352" from="exitcond1" to="StgValue_8" fromId="30" toId="8">
</dataflow>
</dataflows>


</stg>
