INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BATUHAN DOSYALAR/ICTECH/devler/devlerim/my_and_gate/my_and_gate.srcs/sources_1/new/my_and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BATUHAN DOSYALAR/ICTECH/devler/devlerim/my_and_gate/my_and_gate.srcs/sim_1/new/my_and_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_and_gate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BATUHAN DOSYALAR/ICTECH/devler/devlerim/my_and_gate/my_and_gate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
