### **Simulator and Assembler**

---

#### **Project Description**

This project is a Python-based **RISC-V Simulator and Assembler**. It allows users to write, assemble, and simulate RISC-V assembly code efficiently. The simulator emulates the execution of RISC-V instructions, while the assembler converts assembly code into machine code.

---

#### **Features**

- **Assembler**: Translates RISC-V assembly language into machine code.
- **Simulator**: Executes RISC-V instructions with detailed register and memory state visualization.
- **Error Handling**: Identifies syntax errors and provides user-friendly feedback.
- **Scalability**: Supports basic and custom RISC-V instruction sets.

---

#### **Technologies Used**

- **Programming Language**: Python
- **Libraries**: argparse, logging

---

#### **Contributors**

- [Anant Gyan Singhal](https://github.com/sphuro)
- [Abhishek](https://github.com/abhishhek70)

---

#### **How to Use**

1. Clone the repository:
   ```bash
   git clone https://github.com/your-repo-name
   cd risc-v-simulator
   ```
2. Run the assembler:
   ```bash
   python assembler.py input.asm output.bin
   ```
3. Run the simulator:
   ```bash
   python simulator.py output.bin
   ```
