<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3510" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3510{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3510{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3510{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3510{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t5_3510{left:69px;bottom:1071px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#t6_3510{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t7_3510{left:69px;bottom:1030px;letter-spacing:-0.18px;word-spacing:-1.21px;}
#t8_3510{left:69px;bottom:1013px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t9_3510{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_3510{left:69px;bottom:972px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tb_3510{left:69px;bottom:955px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tc_3510{left:69px;bottom:938px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#td_3510{left:69px;bottom:870px;letter-spacing:0.16px;}
#te_3510{left:150px;bottom:870px;letter-spacing:0.21px;}
#tf_3510{left:69px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_3510{left:69px;bottom:828px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#th_3510{left:69px;bottom:811px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#ti_3510{left:69px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3510{left:69px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_3510{left:69px;bottom:753px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#tl_3510{left:69px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_3510{left:69px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_3510{left:69px;bottom:695px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#to_3510{left:69px;bottom:671px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tp_3510{left:69px;bottom:654px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tq_3510{left:69px;bottom:629px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_3510{left:69px;bottom:613px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ts_3510{left:69px;bottom:588px;letter-spacing:-0.16px;word-spacing:-1.13px;}
#tt_3510{left:69px;bottom:571px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tu_3510{left:69px;bottom:513px;letter-spacing:0.13px;}
#tv_3510{left:151px;bottom:513px;letter-spacing:0.15px;word-spacing:0.01px;}
#tw_3510{left:69px;bottom:489px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tx_3510{left:69px;bottom:462px;}
#ty_3510{left:95px;bottom:466px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tz_3510{left:95px;bottom:449px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t10_3510{left:95px;bottom:432px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t11_3510{left:95px;bottom:408px;}
#t12_3510{left:121px;bottom:408px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t13_3510{left:121px;bottom:391px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t14_3510{left:69px;bottom:340px;}
#t15_3510{left:95px;bottom:344px;letter-spacing:-0.19px;word-spacing:-0.39px;}

.s1_3510{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3510{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3510{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3510{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3510{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3510{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3510" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3510Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3510" style="-webkit-user-select: none;"><object width="935" height="1210" data="3510/3510.svg" type="image/svg+xml" id="pdf3510" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3510" class="t s1_3510">15-20 </span><span id="t2_3510" class="t s1_3510">Vol. 3B </span>
<span id="t3_3510" class="t s2_3510">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3510" class="t s3_3510">If default values deliver undesirable performance latency in response to events, the OS should set IA32_HWP_RE- </span>
<span id="t5_3510" class="t s3_3510">QUEST. Activity_Window to a low (non-zero) value and IA32_HWP_REQUEST.Energy_Performance_Preference </span>
<span id="t6_3510" class="t s3_3510">towards performance (0) for the event duration. </span>
<span id="t7_3510" class="t s3_3510">Similarly, for “real-time” threads, set IA32_HWP_REQUEST.Energy_Performance_Preference towards performance </span>
<span id="t8_3510" class="t s3_3510">(0) and IA32_HWP_REQUEST. Activity_Window to a low value, e.g., 01H, for the duration of their execution. </span>
<span id="t9_3510" class="t s3_3510">When executing low priority work that may otherwise cause the hardware to deliver high performance, set </span>
<span id="ta_3510" class="t s3_3510">IA32_HWP_REQUEST. Activity_Window to a longer value and reduce the IA32_HWP_Request.Maximum_Perfor- </span>
<span id="tb_3510" class="t s3_3510">mance value as appropriate to control energy efficiency. Adjustments to IA32_HWP_REQUEST.Energy_Perfor- </span>
<span id="tc_3510" class="t s3_3510">mance_Preference may also be necessary. </span>
<span id="td_3510" class="t s4_3510">15.5 </span><span id="te_3510" class="t s4_3510">HARDWARE DUTY CYCLING (HDC) </span>
<span id="tf_3510" class="t s3_3510">Intel processors may contain support for Hardware Duty Cycling (HDC), which enables the processor to autono- </span>
<span id="tg_3510" class="t s3_3510">mously force its components inside the physical package into idle state. For example, the processor may selectively </span>
<span id="th_3510" class="t s3_3510">force only the processor cores into an idle state. </span>
<span id="ti_3510" class="t s3_3510">HDC is disabled by default on processors that support it. System software can dynamically enable or disable HDC </span>
<span id="tj_3510" class="t s3_3510">to force one or more components into an idle state or wake up those components previously forced into an idle </span>
<span id="tk_3510" class="t s3_3510">state. Forced Idling (and waking up) of multiple components in a physical package can be done with one WRMSR to </span>
<span id="tl_3510" class="t s3_3510">a packaged-scope MSR from any logical processor within the same package. </span>
<span id="tm_3510" class="t s3_3510">HDC does not delay events such as timer expiration, but it may affect the latency of short (less than 1 msec) soft- </span>
<span id="tn_3510" class="t s3_3510">ware threads, e.g., if a thread is forced to idle state just before completion and entering a “natural idle”. </span>
<span id="to_3510" class="t s3_3510">HDC forced idle operation can be thought of as operating at a lower effective frequency. The effective average </span>
<span id="tp_3510" class="t s3_3510">frequency computed by software will include the impact of HDC forced idle. </span>
<span id="tq_3510" class="t s3_3510">The primary use of HDC is enable system software to manage low active workloads to increase the package level </span>
<span id="tr_3510" class="t s3_3510">C6 residency. Additionally, HDC can lower the effective average frequency in case or power or thermal limitation. </span>
<span id="ts_3510" class="t s3_3510">When HDC forces a logical processor, a processor core or a physical package to enter an idle state, its C-State is set </span>
<span id="tt_3510" class="t s3_3510">to C3 or deeper. The deep “C-states” referred to in this section are processor-specific C-states. </span>
<span id="tu_3510" class="t s5_3510">15.5.1 </span><span id="tv_3510" class="t s5_3510">Hardware Duty Cycling Programming Interfaces </span>
<span id="tw_3510" class="t s3_3510">The programming interfaces provided by HDC include the following: </span>
<span id="tx_3510" class="t s6_3510">• </span><span id="ty_3510" class="t s3_3510">The CPUID instruction allows software to discover the presence of HDC support in an Intel processor. Specifi- </span>
<span id="tz_3510" class="t s3_3510">cally, execute CPUID instruction with EAX=06H as input, bit 13 of EAX indicates the processor’s support of the </span>
<span id="t10_3510" class="t s3_3510">following aspects of HDC. </span>
<span id="t11_3510" class="t s3_3510">— </span><span id="t12_3510" class="t s3_3510">Availability of HDC baseline resource, CPUID.06H:EAX[bit 13]: If this bit is set, HDC provides the following </span>
<span id="t13_3510" class="t s3_3510">architectural MSRs: IA32_PKG_HDC_CTL, IA32_PM_CTL1, and the IA32_THREAD_STALL MSRs. </span>
<span id="t14_3510" class="t s6_3510">• </span><span id="t15_3510" class="t s3_3510">Additionally, HDC may provide several non-architectural MSR. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
