Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 12 23:19:19 2020
| Host         : DESKTOP-4FDJK74 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              88 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------+-------------------------------------------+------------------------------------+------------------+----------------+--------------+
|                              Clock Signal                             |               Enable Signal               |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------+-------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  inst_arbiter_puf/inst_delay_line/inst_mux_pair[24].inst_mux_2/in0[0] |                                           |                                    |                1 |              1 |         1.00 |
|  ist_clk_wiz/inst/oclk                                                | inst_ws2812b/bit_num                      | inst_ws2812b/bit_num[4]_i_1_n_0    |                2 |              4 |         2.00 |
|  ist_clk_wiz/inst/oclk                                                | inst_ws2812b/led_num                      |                                    |                2 |              6 |         3.00 |
|  ist_clk_wiz/inst/oclk                                                | inst_ws2812b/cnt_value                    |                                    |                2 |              7 |         3.50 |
|  ist_clk_wiz/inst/oclk                                                | inst_ws2812b/FSM_onehot_state[11]_i_1_n_0 |                                    |                3 |             12 |         4.00 |
|  ist_clk_wiz/inst/oclk                                                | inst_ws2812b/cnt[0]_i_2_n_0               | inst_ws2812b/cnt0                  |                3 |             12 |         4.00 |
|  ist_clk_wiz/inst/oclk                                                |                                           |                                    |                8 |             16 |         2.00 |
|  ist_clk_wiz/inst/oclk                                                | inst_master_fsm/challenge_found           | inst_master_fsm/cnt[24]_i_1_n_0    |                6 |             24 |         4.00 |
|  ist_clk_wiz/inst/oclk                                                | inst_master_fsm/shift                     | inst_master_fsm/resp24[23]_i_1_n_0 |                5 |             24 |         4.80 |
|  ist_clk_wiz/inst/oclk                                                | inst_ws2812b/ird_en                       |                                    |                6 |             24 |         4.00 |
|  ist_clk_wiz/inst/oclk                                                | inst_master_fsm/k[4]_i_1_n_0              |                                    |               15 |             39 |         2.60 |
+-----------------------------------------------------------------------+-------------------------------------------+------------------------------------+------------------+----------------+--------------+


