# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../freq.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../freq.srcs/sources_1/bd/system/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../../../frequency_counter.v" \
"../../../../freq.srcs/sim_1/new/pulse_counter_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
