-------------------------------------------------------------------------------
-- Project     : Glitches detect through long logic paths
-- Description : counter.vhd             
-- Author      : Katrin BÃ¤chli
-------------------------------------------------------------------------------
-- Change History
-- Date     |Name      |Modification
------------|----------|-------------------------------------------------------
-- 05.10.15	| baek     | init
-- 06.10.15 | baek     | add cnt-singal and clock
-------------------------------------------------------------------------------


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity counter_5 is
	port(	clk: 				in std_logic;
			-- To detect glitches
			counter_reset:	out std_logic; 
			-- Routing Ports
			q_0_out:			out std_logic;
			q_1_out:			out std_logic;
			q_2_out:			out std_logic;
			q_3_out:			out std_logic;
			------
			--q_4_out:			out std_logic;
			--q_5_out:			out std_logic;
			--q_6_out:			out std_logic;
			q_7_out:			out std_logic;	
			
			q_0_in:			in  std_logic;
			q_1_in:			in  std_logic;
			q_2_in:			in  std_logic;
			q_3_in:			in  std_logic
			--q_4_in:			in  std_logic;
			--q_5_in:			in  std_logic;
			--q_6_in:			in  std_logic;
			--q_7_in:			in  std_logic
	);
end entity;


----------------------------------------------------------------------------------
-- Architecture 
----------------------------------------------------------------------------------
architecture rtl of counter_5 is 

signal  cnt: 			integer range 0 to 15 	:= 0;
signal  next_cnt: 	integer range 0 to 15 	:= 0;
signal  reset_cnt: 	std_logic 					:= '0';  -- asynchronous
signal  q:           std_logic_vector(7 downto 0) := "00000000";
signal  q_z:         std_logic_vector(7 downto 0) := "00000000";
signal  delay:			std_logic					:= '0';
signal  zero:			std_logic					:= '0';
signal  zero_next:	std_logic					:= '0';  -- regular counter signal
signal  sig_clk:		std_logic					:= '0';

begin

	-- clocked main prozess -------------------------------
	ff: process(clk)	
	begin			
		if (rising_edge(clk)) then	
				cnt <= next_cnt;
				zero <= zero_next;	
				sig_clk <= not sig_clk; 
		end if;
	end process;

	-- type conversion
   q <= std_logic_vector(to_unsigned(cnt, 8));

   q_0_out  <=  q(0);   -- 4 FF
   q_1_out  <=  q(1);
   q_2_out  <=  q(2);
   q_3_out  <=  q(3);  
   ------------------
   --q_z(4)   <=  q(4);    -- not used 
   --q_5_out  <=  q(5);
   --q_6_out  <=  q(6);   
   --q_7_out  <=  q(7);
  
   -- Read Signal q_z from GPIO Ports
   q_z(0)	  <=  q_0_in;   -- 4 FF
   q_z(1)	  <=  q_1_in;
   q_z(2)	  <=  q_2_in;
   --q_z(3)	  <=  q_3_in; 
   ----------------------
   --q_z(4)	  <=  q_4_in;  -- not used
   --q_z(5)	  <=  q_5_in;
   --q_z(6)	  <=  q_6_in;  
   --q_z(7)	  <=  q_7_in;
	
	
------------------------------------------------------
-- input
------------------------------------------------------	
		
	-- counter
	count_up: process(ALL)	
	begin	
		-- asynchronous
		next_cnt <= cnt + 1;
	end process;

	
	
------------------------------------------------------
-- output
------------------------------------------------------	
	
	set_glitch: process(ALL)	
	begin	
	   -- asynchronous: value 15
		if ( q_z(0) = '1' AND q_z(1) = '1' AND q(2) = '1' AND q(3) = '1') then
				reset_cnt <= '1';
		else 
				reset_cnt <= '0';
		end if;	
	end process;


	
	set_cnt: process(ALL)	
	begin	
	   -- asynchronous
		if cnt = 15 then
			zero_next <= '1';
		else 
			zero_next <= '0';
		end if;	
	end process;

	--q_4_out <= sig_clk;
	q_7_out <= zero;
	counter_reset <= reset_cnt;

end rtl;
