Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 15:54:30 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/sigmoid_plan_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/xor_ln1560_reg_687_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.620ns (28.054%)  route 1.590ns (71.946%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[62]/Q
                         net (fo=4, unplaced)         0.692     1.452    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/s_axis_a_tdata[26]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.311     1.763 f  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.628     2.391    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/xor_ln1560_reg_687_reg[0][0]
                         LUT5 (Prop_lut5_I2_O)        0.043     2.434 f  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=1, unplaced)         0.270     2.704    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/r_tdata
                         LUT1 (Prop_lut1_I0_O)        0.043     2.747 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/xor_ln1560_reg_687[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.747    bd_0_i/hls_inst/inst/xor_ln1560_fu_448_p2
                         FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln1560_reg_687_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln1560_reg_687_reg[0]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         FDRE (Setup_fdre_C_D)        0.036     5.511    bd_0_i/hls_inst/inst/xor_ln1560_reg_687_reg[0]
  -------------------------------------------------------------------
                         required time                          5.511    
                         arrival time                          -2.747    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[51]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.444ns (25.071%)  route 1.327ns (74.929%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/Q
                         net (fo=6, unplaced)         0.559     1.319    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[1]
                         LUT6 (Prop_lut6_I0_O)        0.123     1.442 r  bd_0_i/hls_inst/inst/m_4_reg_657[35]_i_2/O
                         net (fo=3, unplaced)         0.288     1.730    bd_0_i/hls_inst/inst/m_4_reg_657[35]_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.049     1.779 r  bd_0_i/hls_inst/inst/m_4_reg_657[35]_i_1/O
                         net (fo=3, unplaced)         0.288     2.067    bd_0_i/hls_inst/inst/m_4_reg_657[35]_i_1_n_0
                         LUT5 (Prop_lut5_I0_O)        0.049     2.116 r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[51]_srl2_i_1/O
                         net (fo=1, unplaced)         0.192     2.308    bd_0_i/hls_inst/inst/p_0_in[51]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[51]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[51]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[51]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[48]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.438ns (25.072%)  route 1.309ns (74.928%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[2]/Q
                         net (fo=5, unplaced)         0.555     1.315    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[2]
                         LUT6 (Prop_lut6_I0_O)        0.123     1.438 r  bd_0_i/hls_inst/inst/m_4_reg_657[36]_i_2/O
                         net (fo=2, unplaced)         0.281     1.719    bd_0_i/hls_inst/inst/m_4_reg_657[36]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     1.762 r  bd_0_i/hls_inst/inst/m_4_reg_657[40]_i_2/O
                         net (fo=2, unplaced)         0.281     2.043    bd_0_i/hls_inst/inst/m_4_reg_657[40]_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.049     2.092 r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[48]_srl2_i_1/O
                         net (fo=1, unplaced)         0.192     2.284    bd_0_i/hls_inst/inst/p_0_in[48]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[48]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[48]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[48]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[49]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.438ns (25.072%)  route 1.309ns (74.928%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/Q
                         net (fo=5, unplaced)         0.555     1.315    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.123     1.438 r  bd_0_i/hls_inst/inst/m_4_reg_657[37]_i_2/O
                         net (fo=2, unplaced)         0.281     1.719    bd_0_i/hls_inst/inst/m_4_reg_657[37]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     1.762 r  bd_0_i/hls_inst/inst/m_4_reg_657[41]_i_3/O
                         net (fo=2, unplaced)         0.281     2.043    bd_0_i/hls_inst/inst/m_4_reg_657[41]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.049     2.092 r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[49]_srl2_i_1/O
                         net (fo=1, unplaced)         0.192     2.284    bd_0_i/hls_inst/inst/p_0_in[49]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[49]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[49]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[49]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -2.284    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_657_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.346ns (26.739%)  route 0.948ns (73.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/Q
                         net (fo=17, unplaced)        0.323     1.083    bd_0_i/hls_inst/inst/sub_ln962_reg_647[4]
                         LUT2 (Prop_lut2_I0_O)        0.123     1.206 r  bd_0_i/hls_inst/inst/m_4_reg_657[38]_i_1/O
                         net (fo=6, unplaced)         0.625     1.831    bd_0_i/hls_inst/inst/m_4_reg_657[38]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[31]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         FDRE (Setup_fdre_C_R)       -0.306     5.169    bd_0_i/hls_inst/inst/m_4_reg_657_reg[31]
  -------------------------------------------------------------------
                         required time                          5.169    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_657_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.346ns (26.739%)  route 0.948ns (73.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/Q
                         net (fo=17, unplaced)        0.323     1.083    bd_0_i/hls_inst/inst/sub_ln962_reg_647[4]
                         LUT2 (Prop_lut2_I0_O)        0.123     1.206 r  bd_0_i/hls_inst/inst/m_4_reg_657[38]_i_1/O
                         net (fo=6, unplaced)         0.625     1.831    bd_0_i/hls_inst/inst/m_4_reg_657[38]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[32]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         FDRE (Setup_fdre_C_R)       -0.306     5.169    bd_0_i/hls_inst/inst/m_4_reg_657_reg[32]
  -------------------------------------------------------------------
                         required time                          5.169    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_657_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.346ns (26.739%)  route 0.948ns (73.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/Q
                         net (fo=17, unplaced)        0.323     1.083    bd_0_i/hls_inst/inst/sub_ln962_reg_647[4]
                         LUT2 (Prop_lut2_I0_O)        0.123     1.206 r  bd_0_i/hls_inst/inst/m_4_reg_657[38]_i_1/O
                         net (fo=6, unplaced)         0.625     1.831    bd_0_i/hls_inst/inst/m_4_reg_657[38]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[35]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         FDRE (Setup_fdre_C_R)       -0.306     5.169    bd_0_i/hls_inst/inst/m_4_reg_657_reg[35]
  -------------------------------------------------------------------
                         required time                          5.169    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_657_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.346ns (26.739%)  route 0.948ns (73.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/Q
                         net (fo=17, unplaced)        0.323     1.083    bd_0_i/hls_inst/inst/sub_ln962_reg_647[4]
                         LUT2 (Prop_lut2_I0_O)        0.123     1.206 r  bd_0_i/hls_inst/inst/m_4_reg_657[38]_i_1/O
                         net (fo=6, unplaced)         0.625     1.831    bd_0_i/hls_inst/inst/m_4_reg_657[38]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[36]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         FDRE (Setup_fdre_C_R)       -0.306     5.169    bd_0_i/hls_inst/inst/m_4_reg_657_reg[36]
  -------------------------------------------------------------------
                         required time                          5.169    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_657_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.346ns (26.739%)  route 0.948ns (73.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/Q
                         net (fo=17, unplaced)        0.323     1.083    bd_0_i/hls_inst/inst/sub_ln962_reg_647[4]
                         LUT2 (Prop_lut2_I0_O)        0.123     1.206 r  bd_0_i/hls_inst/inst/m_4_reg_657[38]_i_1/O
                         net (fo=6, unplaced)         0.625     1.831    bd_0_i/hls_inst/inst/m_4_reg_657[38]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[37]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         FDRE (Setup_fdre_C_R)       -0.306     5.169    bd_0_i/hls_inst/inst/m_4_reg_657_reg[37]
  -------------------------------------------------------------------
                         required time                          5.169    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_657_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.346ns (26.739%)  route 0.948ns (73.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_647_reg[4]/Q
                         net (fo=17, unplaced)        0.323     1.083    bd_0_i/hls_inst/inst/sub_ln962_reg_647[4]
                         LUT2 (Prop_lut2_I0_O)        0.123     1.206 r  bd_0_i/hls_inst/inst/m_4_reg_657[38]_i_1/O
                         net (fo=6, unplaced)         0.625     1.831    bd_0_i/hls_inst/inst/m_4_reg_657[38]_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[38]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         FDRE (Setup_fdre_C_R)       -0.306     5.169    bd_0_i/hls_inst/inst/m_4_reg_657_reg[38]
  -------------------------------------------------------------------
                         required time                          5.169    
                         arrival time                          -1.831    
  -------------------------------------------------------------------
                         slack                                  3.338    




