// Seed: 184244304
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input tri1 id_6
);
  assign id_2 = -1;
endmodule
module module_1 (
    input supply1 id_0
    , id_3,
    output wand id_1
);
  wire id_4;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output supply1 id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1;
endmodule
module module_3 #(
    parameter id_1 = 32'd77,
    parameter id_2 = 32'd96
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  output wire _id_1;
  logic [id_1 : 1] id_3;
  ;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire [1 : id_2] id_4;
endmodule
