

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>drm/i915 Intel GFX Driver &mdash; The Linux Kernel 5.18.0-rc1-torvalds+ documentation</title>
  

  
  
  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../_static/theme_overrides.css" type="text/css" />
  
    <link rel="stylesheet" href="../_static/theme_rtd_colors.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="../genindex.html"/>
        <link rel="search" title="Search" href="../search.html"/>
    <link rel="top" title="The Linux Kernel 5.18.0-rc1-torvalds+ documentation" href="../index.html"/>
        <link rel="up" title="GPU Driver Documentation" href="drivers.html"/>
        <link rel="next" title="drm/mcde ST-Ericsson MCDE Multi-channel display engine" href="mcde.html"/>
        <link rel="prev" title="AMDGPU Glossary" href="amdgpu/amdgpu-glossary.html"/> 

  
  <script src="../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../index.html" class="icon icon-home"> The Linux Kernel
          

          
          </a>

          
            
            
              <div class="version">
                5.18.0-rc2
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../admin-guide/index.html">The Linux kernel user’s and administrator’s guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../kbuild/index.html">Kernel Build System</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../firmware-guide/index.html">The Linux kernel firmware guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../devicetree/index.html">Open Firmware and Devicetree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../userspace-api/index.html">The Linux kernel user-space API guide</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../process/index.html">Working with the kernel development community</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dev-tools/index.html">Development tools for the kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../doc-guide/index.html">How to write kernel documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../kernel-hacking/index.html">Kernel Hacking Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../trace/index.html">Linux Tracing Technologies</a></li>
<li class="toctree-l1"><a class="reference internal" href="../maintainer/index.html">Kernel Maintainer Handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fault-injection/index.html">fault-injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../livepatch/index.html">Kernel Livepatching</a></li>
</ul>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../driver-api/index.html">The Linux driver implementer’s API guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../core-api/index.html">Core API Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../locking/index.html">locking</a></li>
<li class="toctree-l1"><a class="reference internal" href="../accounting/index.html">Accounting</a></li>
<li class="toctree-l1"><a class="reference internal" href="../block/index.html">Block</a></li>
<li class="toctree-l1"><a class="reference internal" href="../cdrom/index.html">cdrom</a></li>
<li class="toctree-l1"><a class="reference internal" href="../cpu-freq/index.html">Linux CPUFreq - CPU frequency and voltage scaling code in the Linux(TM) kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ide/index.html">Integrated Drive Electronics (IDE)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fb/index.html">Frame Buffer</a></li>
<li class="toctree-l1"><a class="reference internal" href="../fpga/index.html">fpga</a></li>
<li class="toctree-l1"><a class="reference internal" href="../hid/index.html">Human Interface Devices (HID)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../i2c/index.html">I2C/SMBus Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../iio/index.html">Industrial I/O</a></li>
<li class="toctree-l1"><a class="reference internal" href="../isdn/index.html">ISDN</a></li>
<li class="toctree-l1"><a class="reference internal" href="../infiniband/index.html">InfiniBand</a></li>
<li class="toctree-l1"><a class="reference internal" href="../leds/index.html">LEDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../netlabel/index.html">NetLabel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../networking/index.html">Linux Networking Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../pcmcia/index.html">pcmcia</a></li>
<li class="toctree-l1"><a class="reference internal" href="../power/index.html">Power Management</a></li>
<li class="toctree-l1"><a class="reference internal" href="../target/index.html">TCM Virtual Device</a></li>
<li class="toctree-l1"><a class="reference internal" href="../timers/index.html">timers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../spi/index.html">Serial Peripheral Interface (SPI)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../w1/index.html">1-Wire Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../watchdog/index.html">Linux Watchdog Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../virt/index.html">Linux Virtualization Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../input/index.html">The Linux Input Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../hwmon/index.html">Linux Hardware Monitoring</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Linux GPU Driver Developer’s Guide</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="drm-internals.html">DRM Internals</a></li>
<li class="toctree-l2"><a class="reference internal" href="drm-mm.html">DRM Memory Management</a></li>
<li class="toctree-l2"><a class="reference internal" href="drm-kms.html">Kernel Mode Setting (KMS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="drm-kms-helpers.html">Mode Setting Helper Functions</a></li>
<li class="toctree-l2"><a class="reference internal" href="drm-uapi.html">Userland interfaces</a></li>
<li class="toctree-l2"><a class="reference internal" href="driver-uapi.html">DRM Driver uAPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="drm-client.html">Kernel clients</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="drivers.html">GPU Driver Documentation</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="amdgpu/index.html">drm/amdgpu AMDgpu driver</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">drm/i915 Intel GFX Driver</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#core-driver-infrastructure">Core Driver Infrastructure</a></li>
<li class="toctree-l4"><a class="reference internal" href="#display-hardware-handling">Display Hardware Handling</a></li>
<li class="toctree-l4"><a class="reference internal" href="#memory-management-and-command-submission">Memory Management and Command Submission</a></li>
<li class="toctree-l4"><a class="reference internal" href="#microcontrollers">Microcontrollers</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tracing">Tracing</a></li>
<li class="toctree-l4"><a class="reference internal" href="#perf">Perf</a></li>
<li class="toctree-l4"><a class="reference internal" href="#style">Style</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="mcde.html">drm/mcde ST-Ericsson MCDE Multi-channel display engine</a></li>
<li class="toctree-l3"><a class="reference internal" href="meson.html">drm/meson AmLogic Meson Video Processing Unit</a></li>
<li class="toctree-l3"><a class="reference internal" href="pl111.html">drm/pl111 ARM PrimeCell PL110 and PL111 CLCD Driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="tegra.html">drm/tegra NVIDIA Tegra GPU and display driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="tve200.html">drm/tve200 Faraday TV Encoder 200</a></li>
<li class="toctree-l3"><a class="reference internal" href="v3d.html">drm/v3d Broadcom V3D Graphics Driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="vc4.html">drm/vc4 Broadcom VC4 Graphics Driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="vkms.html">drm/vkms Virtual Kernel Modesetting</a></li>
<li class="toctree-l3"><a class="reference internal" href="bridge/dw-hdmi.html">drm/bridge/dw-hdmi Synopsys DesignWare HDMI Controller</a></li>
<li class="toctree-l3"><a class="reference internal" href="xen-front.html">drm/xen-front Xen para-virtualized frontend driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="afbc.html">Arm Framebuffer Compression (AFBC)</a></li>
<li class="toctree-l3"><a class="reference internal" href="komeda-kms.html">drm/komeda Arm display driver</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="backlight.html">Backlight support</a></li>
<li class="toctree-l2"><a class="reference internal" href="vga-switcheroo.html">VGA Switcheroo</a></li>
<li class="toctree-l2"><a class="reference internal" href="vgaarbiter.html">VGA Arbiter</a></li>
<li class="toctree-l2"><a class="reference internal" href="todo.html">TODO list</a></li>
<li class="toctree-l2"><a class="reference internal" href="rfc/index.html">GPU RFC Section</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../security/index.html">Security Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../sound/index.html">Linux Sound Subsystem Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../crypto/index.html">Linux Kernel Crypto API</a></li>
<li class="toctree-l1"><a class="reference internal" href="../filesystems/index.html">Filesystems in the Linux kernel</a></li>
<li class="toctree-l1"><a class="reference internal" href="../vm/index.html">Linux Memory Management Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bpf/index.html">BPF Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../usb/index.html">USB support</a></li>
<li class="toctree-l1"><a class="reference internal" href="../PCI/index.html">Linux PCI Bus Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../scsi/index.html">Linux SCSI Subsystem</a></li>
<li class="toctree-l1"><a class="reference internal" href="../misc-devices/index.html">Assorted Miscellaneous Devices Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../scheduler/index.html">Linux Scheduler</a></li>
<li class="toctree-l1"><a class="reference internal" href="../mhi/index.html">MHI</a></li>
<li class="toctree-l1"><a class="reference internal" href="../tty/index.html">TTY</a></li>
<li class="toctree-l1"><a class="reference internal" href="../peci/index.html">Linux PECI Subsystem</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../asm-annotations.html">Assembler Annotations</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../arch.html">CPU Architectures</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../tools/index.html">Kernel tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../staging/index.html">Unsorted Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../staging/index.html#atomic-types">Atomic Types</a></li>
<li class="toctree-l1"><a class="reference internal" href="../staging/index.html#atomic-bitops">Atomic bitops</a></li>
<li class="toctree-l1"><a class="reference internal" href="../staging/index.html#memory-barriers">Memory Barriers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../watch_queue.html">General notification mechanism</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../translations/index.html">Translations</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">The Linux Kernel</a>
        
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html">Docs</a> &raquo;</li>
        
          <li><a href="index.html">Linux GPU Driver Developer’s Guide</a> &raquo;</li>
        
          <li><a href="drivers.html">GPU Driver Documentation</a> &raquo;</li>
        
      <li>drm/i915 Intel GFX Driver</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/gpu/i915.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="drm-i915-intel-gfx-driver">
<h1>drm/i915 Intel GFX Driver<a class="headerlink" href="#drm-i915-intel-gfx-driver" title="Permalink to this headline">¶</a></h1>
<p>The drm/i915 driver supports all (with the exception of some very early
models) integrated GFX chipsets with both Intel display and rendering
blocks. This excludes a set of SoC platforms with an SGX rendering unit,
those have basic support through the gma500 drm driver.</p>
<div class="section" id="core-driver-infrastructure">
<h2>Core Driver Infrastructure<a class="headerlink" href="#core-driver-infrastructure" title="Permalink to this headline">¶</a></h2>
<p>This section covers core driver infrastructure used by both the display
and the GEM parts of the driver.</p>
<div class="section" id="runtime-power-management">
<h3>Runtime Power Management<a class="headerlink" href="#runtime-power-management" title="Permalink to this headline">¶</a></h3>
<p>The i915 driver supports dynamic enabling and disabling of entire hardware
blocks at runtime. This is especially important on the display side where
software is supposed to control many power gates manually on recent hardware,
since on the GT side a lot of the power management is done by the hardware.
But even there some manual control at the device level is required.</p>
<p>Since i915 supports a diverse set of platforms with a unified codebase and
hardware engineers just love to shuffle functionality around between power
domains there’s a sizeable amount of indirection required. This file provides
generic functions to the driver for grabbing and releasing references for
abstract power domains. It then maps those to the actual power wells
present for a given platform.</p>
<dl class="function">
<dt id="c.intel_runtime_pm_get_raw">
intel_wakeref_t <code class="descname">intel_runtime_pm_get_raw</code><span class="sig-paren">(</span>struct intel_runtime_pm<em>&nbsp;*rpm</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_runtime_pm_get_raw" title="Permalink to this definition">¶</a></dt>
<dd><p>grab a raw runtime pm reference</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_runtime_pm</span> <span class="pre">*rpm</span></code></dt>
<dd>the intel_runtime_pm structure</dd>
</dl>
<p><strong>Description</strong></p>
<p>This is the unlocked version of intel_display_power_is_enabled() and should
only be used from error capture and recovery code where deadlocks are
possible.
This function grabs a device-level runtime pm reference (mostly used for
asynchronous PM management from display code) and ensures that it is powered
up. Raw references are not considered during wakelock assert checks.</p>
<p>Any runtime pm reference obtained by this function must have a symmetric
call to <a class="reference internal" href="#c.intel_runtime_pm_put_raw" title="intel_runtime_pm_put_raw"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_runtime_pm_put_raw()</span></code></a> to release the reference again.</p>
<p><strong>Return</strong></p>
<p>the wakeref cookie to pass to <a class="reference internal" href="#c.intel_runtime_pm_put_raw" title="intel_runtime_pm_put_raw"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_runtime_pm_put_raw()</span></code></a>, evaluates
as True if the wakeref was acquired, or False otherwise.</p>
<dl class="function">
<dt id="c.intel_runtime_pm_get">
intel_wakeref_t <code class="descname">intel_runtime_pm_get</code><span class="sig-paren">(</span>struct intel_runtime_pm<em>&nbsp;*rpm</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_runtime_pm_get" title="Permalink to this definition">¶</a></dt>
<dd><p>grab a runtime pm reference</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_runtime_pm</span> <span class="pre">*rpm</span></code></dt>
<dd>the intel_runtime_pm structure</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function grabs a device-level runtime pm reference (mostly used for GEM
code to ensure the GTT or GT is on) and ensures that it is powered up.</p>
<p>Any runtime pm reference obtained by this function must have a symmetric
call to <a class="reference internal" href="#c.intel_runtime_pm_put" title="intel_runtime_pm_put"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_runtime_pm_put()</span></code></a> to release the reference again.</p>
<p><strong>Return</strong></p>
<p>the wakeref cookie to pass to <a class="reference internal" href="#c.intel_runtime_pm_put" title="intel_runtime_pm_put"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_runtime_pm_put()</span></code></a></p>
<dl class="function">
<dt id="c.__intel_runtime_pm_get_if_active">
intel_wakeref_t <code class="descname">__intel_runtime_pm_get_if_active</code><span class="sig-paren">(</span>struct intel_runtime_pm<em>&nbsp;*rpm</em>, bool<em>&nbsp;ignore_usecount</em><span class="sig-paren">)</span><a class="headerlink" href="#c.__intel_runtime_pm_get_if_active" title="Permalink to this definition">¶</a></dt>
<dd><p>grab a runtime pm reference if device is active</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_runtime_pm</span> <span class="pre">*rpm</span></code></dt>
<dd>the intel_runtime_pm structure</dd>
<dt><code class="docutils literal notranslate"><span class="pre">bool</span> <span class="pre">ignore_usecount</span></code></dt>
<dd>get a ref even if dev-&gt;power.usage_count is 0</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function grabs a device-level runtime pm reference if the device is
already active and ensures that it is powered up. It is illegal to try
and access the HW should intel_runtime_pm_get_if_active() report failure.</p>
<p>If <strong>ignore_usecount</strong> is true, a reference will be acquired even if there is no
user requiring the device to be powered up (dev-&gt;power.usage_count == 0).
If the function returns false in this case then it’s guaranteed that the
device’s runtime suspend hook has been called already or that it will be
called (and hence it’s also guaranteed that the device’s runtime resume
hook will be called eventually).</p>
<p>Any runtime pm reference obtained by this function must have a symmetric
call to <a class="reference internal" href="#c.intel_runtime_pm_put" title="intel_runtime_pm_put"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_runtime_pm_put()</span></code></a> to release the reference again.</p>
<p><strong>Return</strong></p>
<p>the wakeref cookie to pass to <a class="reference internal" href="#c.intel_runtime_pm_put" title="intel_runtime_pm_put"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_runtime_pm_put()</span></code></a>, evaluates
as True if the wakeref was acquired, or False otherwise.</p>
<dl class="function">
<dt id="c.intel_runtime_pm_get_noresume">
intel_wakeref_t <code class="descname">intel_runtime_pm_get_noresume</code><span class="sig-paren">(</span>struct intel_runtime_pm<em>&nbsp;*rpm</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_runtime_pm_get_noresume" title="Permalink to this definition">¶</a></dt>
<dd><p>grab a runtime pm reference</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_runtime_pm</span> <span class="pre">*rpm</span></code></dt>
<dd>the intel_runtime_pm structure</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function grabs a device-level runtime pm reference (mostly used for GEM
code to ensure the GTT or GT is on).</p>
<p>It will _not_ power up the device but instead only check that it’s powered
on.  Therefore it is only valid to call this functions from contexts where
the device is known to be powered up and where trying to power it up would
result in hilarity and deadlocks. That pretty much means only the system
suspend/resume code where this is used to grab runtime pm references for
delayed setup down in work items.</p>
<p>Any runtime pm reference obtained by this function must have a symmetric
call to <a class="reference internal" href="#c.intel_runtime_pm_put" title="intel_runtime_pm_put"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_runtime_pm_put()</span></code></a> to release the reference again.</p>
<p><strong>Return</strong></p>
<p>the wakeref cookie to pass to <a class="reference internal" href="#c.intel_runtime_pm_put" title="intel_runtime_pm_put"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_runtime_pm_put()</span></code></a></p>
<dl class="function">
<dt id="c.intel_runtime_pm_put_raw">
void <code class="descname">intel_runtime_pm_put_raw</code><span class="sig-paren">(</span>struct intel_runtime_pm<em>&nbsp;*rpm</em>, intel_wakeref_t<em>&nbsp;wref</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_runtime_pm_put_raw" title="Permalink to this definition">¶</a></dt>
<dd><p>release a raw runtime pm reference</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_runtime_pm</span> <span class="pre">*rpm</span></code></dt>
<dd>the intel_runtime_pm structure</dd>
<dt><code class="docutils literal notranslate"><span class="pre">intel_wakeref_t</span> <span class="pre">wref</span></code></dt>
<dd>wakeref acquired for the reference that is being released</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function drops the device-level runtime pm reference obtained by
<a class="reference internal" href="#c.intel_runtime_pm_get_raw" title="intel_runtime_pm_get_raw"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_runtime_pm_get_raw()</span></code></a> and might power down the corresponding
hardware block right away if this is the last reference.</p>
<dl class="function">
<dt id="c.intel_runtime_pm_put_unchecked">
void <code class="descname">intel_runtime_pm_put_unchecked</code><span class="sig-paren">(</span>struct intel_runtime_pm<em>&nbsp;*rpm</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_runtime_pm_put_unchecked" title="Permalink to this definition">¶</a></dt>
<dd><p>release an unchecked runtime pm reference</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_runtime_pm</span> <span class="pre">*rpm</span></code></dt>
<dd>the intel_runtime_pm structure</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function drops the device-level runtime pm reference obtained by
<a class="reference internal" href="#c.intel_runtime_pm_get" title="intel_runtime_pm_get"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_runtime_pm_get()</span></code></a> and might power down the corresponding
hardware block right away if this is the last reference.</p>
<p>This function exists only for historical reasons and should be avoided in
new code, as the correctness of its use cannot be checked. Always use
<a class="reference internal" href="#c.intel_runtime_pm_put" title="intel_runtime_pm_put"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_runtime_pm_put()</span></code></a> instead.</p>
<dl class="function">
<dt id="c.intel_runtime_pm_put">
void <code class="descname">intel_runtime_pm_put</code><span class="sig-paren">(</span>struct intel_runtime_pm<em>&nbsp;*rpm</em>, intel_wakeref_t<em>&nbsp;wref</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_runtime_pm_put" title="Permalink to this definition">¶</a></dt>
<dd><p>release a runtime pm reference</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_runtime_pm</span> <span class="pre">*rpm</span></code></dt>
<dd>the intel_runtime_pm structure</dd>
<dt><code class="docutils literal notranslate"><span class="pre">intel_wakeref_t</span> <span class="pre">wref</span></code></dt>
<dd>wakeref acquired for the reference that is being released</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function drops the device-level runtime pm reference obtained by
<a class="reference internal" href="#c.intel_runtime_pm_get" title="intel_runtime_pm_get"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_runtime_pm_get()</span></code></a> and might power down the corresponding
hardware block right away if this is the last reference.</p>
<dl class="function">
<dt id="c.intel_runtime_pm_enable">
void <code class="descname">intel_runtime_pm_enable</code><span class="sig-paren">(</span>struct intel_runtime_pm<em>&nbsp;*rpm</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_runtime_pm_enable" title="Permalink to this definition">¶</a></dt>
<dd><p>enable runtime pm</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_runtime_pm</span> <span class="pre">*rpm</span></code></dt>
<dd>the intel_runtime_pm structure</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function enables runtime pm at the end of the driver load sequence.</p>
<p>Note that this function does currently not enable runtime pm for the
subordinate display power domains. That is done by
intel_power_domains_enable().</p>
<dl class="function">
<dt id="c.intel_uncore_forcewake_get">
void <code class="descname">intel_uncore_forcewake_get</code><span class="sig-paren">(</span>struct intel_uncore<em>&nbsp;*uncore</em>, enum forcewake_domains<em>&nbsp;fw_domains</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_uncore_forcewake_get" title="Permalink to this definition">¶</a></dt>
<dd><p>grab forcewake domain references</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_uncore</span> <span class="pre">*uncore</span></code></dt>
<dd>the intel_uncore structure</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">forcewake_domains</span> <span class="pre">fw_domains</span></code></dt>
<dd>forcewake domains to get reference on</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function can be used get GT’s forcewake domain references.
Normal register access will handle the forcewake domains automatically.
However if some sequence requires the GT to not power down a particular
forcewake domains this function should be called at the beginning of the
sequence. And subsequently the reference should be dropped by symmetric
call to intel_unforce_forcewake_put(). Usually caller wants all the domains
to be kept awake so the <strong>fw_domains</strong> would be then FORCEWAKE_ALL.</p>
<dl class="function">
<dt id="c.intel_uncore_forcewake_user_get">
void <code class="descname">intel_uncore_forcewake_user_get</code><span class="sig-paren">(</span>struct intel_uncore<em>&nbsp;*uncore</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_uncore_forcewake_user_get" title="Permalink to this definition">¶</a></dt>
<dd><p>claim forcewake on behalf of userspace</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_uncore</span> <span class="pre">*uncore</span></code></dt>
<dd>the intel_uncore structure</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is a wrapper around <a class="reference internal" href="#c.intel_uncore_forcewake_get" title="intel_uncore_forcewake_get"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_uncore_forcewake_get()</span></code></a> to acquire
the GT powerwell and in the process disable our debugging for the
duration of userspace’s bypass.</p>
<dl class="function">
<dt id="c.intel_uncore_forcewake_user_put">
void <code class="descname">intel_uncore_forcewake_user_put</code><span class="sig-paren">(</span>struct intel_uncore<em>&nbsp;*uncore</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_uncore_forcewake_user_put" title="Permalink to this definition">¶</a></dt>
<dd><p>release forcewake on behalf of userspace</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_uncore</span> <span class="pre">*uncore</span></code></dt>
<dd>the intel_uncore structure</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function complements <a class="reference internal" href="#c.intel_uncore_forcewake_user_get" title="intel_uncore_forcewake_user_get"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_uncore_forcewake_user_get()</span></code></a> and releases
the GT powerwell taken on behalf of the userspace bypass.</p>
<dl class="function">
<dt id="c.intel_uncore_forcewake_get__locked">
void <code class="descname">intel_uncore_forcewake_get__locked</code><span class="sig-paren">(</span>struct intel_uncore<em>&nbsp;*uncore</em>, enum forcewake_domains<em>&nbsp;fw_domains</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_uncore_forcewake_get__locked" title="Permalink to this definition">¶</a></dt>
<dd><p>grab forcewake domain references</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_uncore</span> <span class="pre">*uncore</span></code></dt>
<dd>the intel_uncore structure</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">forcewake_domains</span> <span class="pre">fw_domains</span></code></dt>
<dd>forcewake domains to get reference on</dd>
</dl>
<p><strong>Description</strong></p>
<p>See <a class="reference internal" href="#c.intel_uncore_forcewake_get" title="intel_uncore_forcewake_get"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_uncore_forcewake_get()</span></code></a>. This variant places the onus
on the caller to explicitly handle the dev_priv-&gt;uncore.lock spinlock.</p>
<dl class="function">
<dt id="c.intel_uncore_forcewake_put">
void <code class="descname">intel_uncore_forcewake_put</code><span class="sig-paren">(</span>struct intel_uncore<em>&nbsp;*uncore</em>, enum forcewake_domains<em>&nbsp;fw_domains</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_uncore_forcewake_put" title="Permalink to this definition">¶</a></dt>
<dd><p>release a forcewake domain reference</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_uncore</span> <span class="pre">*uncore</span></code></dt>
<dd>the intel_uncore structure</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">forcewake_domains</span> <span class="pre">fw_domains</span></code></dt>
<dd>forcewake domains to put references</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function drops the device-level forcewakes for specified
domains obtained by <a class="reference internal" href="#c.intel_uncore_forcewake_get" title="intel_uncore_forcewake_get"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_uncore_forcewake_get()</span></code></a>.</p>
<dl class="function">
<dt id="c.intel_uncore_forcewake_flush">
void <code class="descname">intel_uncore_forcewake_flush</code><span class="sig-paren">(</span>struct intel_uncore<em>&nbsp;*uncore</em>, enum forcewake_domains<em>&nbsp;fw_domains</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_uncore_forcewake_flush" title="Permalink to this definition">¶</a></dt>
<dd><p>flush the delayed release</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_uncore</span> <span class="pre">*uncore</span></code></dt>
<dd>the intel_uncore structure</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">forcewake_domains</span> <span class="pre">fw_domains</span></code></dt>
<dd>forcewake domains to flush</dd>
</dl>
<dl class="function">
<dt id="c.intel_uncore_forcewake_put__locked">
void <code class="descname">intel_uncore_forcewake_put__locked</code><span class="sig-paren">(</span>struct intel_uncore<em>&nbsp;*uncore</em>, enum forcewake_domains<em>&nbsp;fw_domains</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_uncore_forcewake_put__locked" title="Permalink to this definition">¶</a></dt>
<dd><p>grab forcewake domain references</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_uncore</span> <span class="pre">*uncore</span></code></dt>
<dd>the intel_uncore structure</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">forcewake_domains</span> <span class="pre">fw_domains</span></code></dt>
<dd>forcewake domains to get reference on</dd>
</dl>
<p><strong>Description</strong></p>
<p>See <a class="reference internal" href="#c.intel_uncore_forcewake_put" title="intel_uncore_forcewake_put"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_uncore_forcewake_put()</span></code></a>. This variant places the onus
on the caller to explicitly handle the dev_priv-&gt;uncore.lock spinlock.</p>
<dl class="function">
<dt id="c.__intel_wait_for_register_fw">
int <code class="descname">__intel_wait_for_register_fw</code><span class="sig-paren">(</span>struct intel_uncore<em>&nbsp;*uncore</em>, i915_reg_t<em>&nbsp;reg</em>, u32<em>&nbsp;mask</em>, u32<em>&nbsp;value</em>, unsigned int<em>&nbsp;fast_timeout_us</em>, unsigned int<em>&nbsp;slow_timeout_ms</em>, u32<em>&nbsp;*out_value</em><span class="sig-paren">)</span><a class="headerlink" href="#c.__intel_wait_for_register_fw" title="Permalink to this definition">¶</a></dt>
<dd><p>wait until register matches expected state</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_uncore</span> <span class="pre">*uncore</span></code></dt>
<dd>the struct intel_uncore</dd>
<dt><code class="docutils literal notranslate"><span class="pre">i915_reg_t</span> <span class="pre">reg</span></code></dt>
<dd>the register to read</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">mask</span></code></dt>
<dd>mask to apply to register value</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">value</span></code></dt>
<dd>expected value</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">fast_timeout_us</span></code></dt>
<dd>fast timeout in microsecond for atomic/tight wait</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">slow_timeout_ms</span></code></dt>
<dd>slow timeout in millisecond</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">*out_value</span></code></dt>
<dd>optional placeholder to hold registry value</dd>
</dl>
<p><strong>Description</strong></p>
<p>This routine waits until the target register <strong>reg</strong> contains the expected
<strong>value</strong> after applying the <strong>mask</strong>, i.e. it waits until</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>(intel_uncore_read_fw(uncore, reg) &amp; mask) == value
</pre></div>
</div>
<p>Otherwise, the wait will timeout after <strong>slow_timeout_ms</strong> milliseconds.
For atomic context <strong>slow_timeout_ms</strong> must be zero and <strong>fast_timeout_us</strong>
must be not larger than 20,0000 microseconds.</p>
<p>Note that this routine assumes the caller holds forcewake asserted, it is
not suitable for very long waits. See intel_wait_for_register() if you
wish to wait without holding forcewake for the duration (i.e. you expect
the wait to be slow).</p>
<p><strong>Return</strong></p>
<p>0 if the register matches the desired condition, or -ETIMEDOUT.</p>
<dl class="function">
<dt id="c.__intel_wait_for_register">
int <code class="descname">__intel_wait_for_register</code><span class="sig-paren">(</span>struct intel_uncore<em>&nbsp;*uncore</em>, i915_reg_t<em>&nbsp;reg</em>, u32<em>&nbsp;mask</em>, u32<em>&nbsp;value</em>, unsigned int<em>&nbsp;fast_timeout_us</em>, unsigned int<em>&nbsp;slow_timeout_ms</em>, u32<em>&nbsp;*out_value</em><span class="sig-paren">)</span><a class="headerlink" href="#c.__intel_wait_for_register" title="Permalink to this definition">¶</a></dt>
<dd><p>wait until register matches expected state</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_uncore</span> <span class="pre">*uncore</span></code></dt>
<dd>the struct intel_uncore</dd>
<dt><code class="docutils literal notranslate"><span class="pre">i915_reg_t</span> <span class="pre">reg</span></code></dt>
<dd>the register to read</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">mask</span></code></dt>
<dd>mask to apply to register value</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">value</span></code></dt>
<dd>expected value</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">fast_timeout_us</span></code></dt>
<dd>fast timeout in microsecond for atomic/tight wait</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">slow_timeout_ms</span></code></dt>
<dd>slow timeout in millisecond</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">*out_value</span></code></dt>
<dd>optional placeholder to hold registry value</dd>
</dl>
<p><strong>Description</strong></p>
<p>This routine waits until the target register <strong>reg</strong> contains the expected
<strong>value</strong> after applying the <strong>mask</strong>, i.e. it waits until</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>(intel_uncore_read(uncore, reg) &amp; mask) == value
</pre></div>
</div>
<p>Otherwise, the wait will timeout after <strong>timeout_ms</strong> milliseconds.</p>
<p><strong>Return</strong></p>
<p>0 if the register matches the desired condition, or -ETIMEDOUT.</p>
<dl class="function">
<dt id="c.intel_uncore_forcewake_for_reg">
enum forcewake_domains <code class="descname">intel_uncore_forcewake_for_reg</code><span class="sig-paren">(</span>struct intel_uncore<em>&nbsp;*uncore</em>, i915_reg_t<em>&nbsp;reg</em>, unsigned int<em>&nbsp;op</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_uncore_forcewake_for_reg" title="Permalink to this definition">¶</a></dt>
<dd><p>which forcewake domains are needed to access a register</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_uncore</span> <span class="pre">*uncore</span></code></dt>
<dd>pointer to struct intel_uncore</dd>
<dt><code class="docutils literal notranslate"><span class="pre">i915_reg_t</span> <span class="pre">reg</span></code></dt>
<dd>register in question</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">op</span></code></dt>
<dd>operation bitmask of FW_REG_READ and/or FW_REG_WRITE</dd>
</dl>
<p><strong>Description</strong></p>
<p>Returns a set of forcewake domains required to be taken with for example
intel_uncore_forcewake_get for the specified register to be accessible in the
specified mode (read, write or read/write) with raw mmio accessors.</p>
<p><strong>NOTE</strong></p>
<p>On Gen6 and Gen7 write forcewake domain (FORCEWAKE_RENDER) requires the
callers to do FIFO management on their own or risk losing writes.</p>
</div>
<div class="section" id="interrupt-handling">
<h3>Interrupt Handling<a class="headerlink" href="#interrupt-handling" title="Permalink to this headline">¶</a></h3>
<p>These functions provide the basic support for enabling and disabling the
interrupt handling support. There’s a lot more functionality in i915_irq.c
and related files, but that will be described in separate chapters.</p>
<dl class="function">
<dt id="c.intel_irq_init">
void <code class="descname">intel_irq_init</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_irq_init" title="Permalink to this definition">¶</a></dt>
<dd><p>initializes irq support</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function initializes all the irq support including work items, timers
and all the vtables. It does not setup the interrupt itself though.</p>
<dl class="function">
<dt id="c.intel_runtime_pm_disable_interrupts">
void <code class="descname">intel_runtime_pm_disable_interrupts</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_runtime_pm_disable_interrupts" title="Permalink to this definition">¶</a></dt>
<dd><p>runtime interrupt disabling</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is used to disable interrupts at runtime, both in the runtime
pm and the system suspend/resume code.</p>
<dl class="function">
<dt id="c.intel_runtime_pm_enable_interrupts">
void <code class="descname">intel_runtime_pm_enable_interrupts</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_runtime_pm_enable_interrupts" title="Permalink to this definition">¶</a></dt>
<dd><p>runtime interrupt enabling</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is used to enable interrupts at runtime, both in the runtime
pm and the system suspend/resume code.</p>
</div>
<div class="section" id="intel-gvt-g-guest-support-vgpu">
<h3>Intel GVT-g Guest Support(vGPU)<a class="headerlink" href="#intel-gvt-g-guest-support-vgpu" title="Permalink to this headline">¶</a></h3>
<p>Intel GVT-g is a graphics virtualization technology which shares the
GPU among multiple virtual machines on a time-sharing basis. Each
virtual machine is presented a virtual GPU (vGPU), which has equivalent
features as the underlying physical GPU (pGPU), so i915 driver can run
seamlessly in a virtual machine. This file provides vGPU specific
optimizations when running in a virtual machine, to reduce the complexity
of vGPU emulation and to improve the overall performance.</p>
<p>A primary function introduced here is so-called “address space ballooning”
technique. Intel GVT-g partitions global graphics memory among multiple VMs,
so each VM can directly access a portion of the memory without hypervisor’s
intervention, e.g. filling textures or queuing commands. However with the
partitioning an unmodified i915 driver would assume a smaller graphics
memory starting from address ZERO, then requires vGPU emulation module to
translate the graphics address between ‘guest view’ and ‘host view’, for
all registers and command opcodes which contain a graphics memory address.
To reduce the complexity, Intel GVT-g introduces “address space ballooning”,
by telling the exact partitioning knowledge to each guest i915 driver, which
then reserves and prevents non-allocated portions from allocation. Thus vGPU
emulation module only needs to scan and validate graphics addresses without
complexity of address translation.</p>
<dl class="function">
<dt id="c.intel_vgpu_detect">
void <code class="descname">intel_vgpu_detect</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_vgpu_detect" title="Permalink to this definition">¶</a></dt>
<dd><p>detect virtual GPU</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device private</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is called at the initialization stage, to detect whether
running on a vGPU.</p>
<dl class="function">
<dt id="c.intel_vgt_deballoon">
void <code class="descname">intel_vgt_deballoon</code><span class="sig-paren">(</span>struct i915_ggtt<em>&nbsp;*ggtt</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_vgt_deballoon" title="Permalink to this definition">¶</a></dt>
<dd><p>deballoon reserved graphics address trunks</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_ggtt</span> <span class="pre">*ggtt</span></code></dt>
<dd>the global GGTT from which we reserved earlier</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is called to deallocate the ballooned-out graphic memory, when
driver is unloaded or when ballooning fails.</p>
<dl class="function">
<dt id="c.intel_vgt_balloon">
int <code class="descname">intel_vgt_balloon</code><span class="sig-paren">(</span>struct i915_ggtt<em>&nbsp;*ggtt</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_vgt_balloon" title="Permalink to this definition">¶</a></dt>
<dd><p>balloon out reserved graphics address trunks</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_ggtt</span> <span class="pre">*ggtt</span></code></dt>
<dd>the global GGTT from which to reserve</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is called at the initialization stage, to balloon out the
graphic address space allocated to other vGPUs, by marking these spaces as
reserved. The ballooning related knowledge(starting address and size of
the mappable/unmappable graphic memory) is described in the vgt_if structure
in a reserved mmio range.</p>
<p>To give an example, the drawing below depicts one typical scenario after
ballooning. Here the vGPU1 has 2 pieces of graphic address spaces ballooned
out each for the mappable and the non-mappable part. From the vGPU1 point of
view, the total size is the same as the physical one, with the start address
of its graphic space being zero. Yet there are some portions ballooned out(
the shadow part, which are marked as reserved by drm allocator). From the
host point of view, the graphic address space is partitioned by multiple
vGPUs in different VMs.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>                       vGPU1 view         Host view
            0 ------&gt; +-----------+     +-----------+
              ^       |###########|     |   vGPU3   |
              |       |###########|     +-----------+
              |       |###########|     |   vGPU2   |
              |       +-----------+     +-----------+
       mappable GM    | available | ==&gt; |   vGPU1   |
              |       +-----------+     +-----------+
              |       |###########|     |           |
              v       |###########|     |   Host    |
              +=======+===========+     +===========+
              ^       |###########|     |   vGPU3   |
              |       |###########|     +-----------+
              |       |###########|     |   vGPU2   |
              |       +-----------+     +-----------+
     unmappable GM    | available | ==&gt; |   vGPU1   |
              |       +-----------+     +-----------+
              |       |###########|     |           |
              |       |###########|     |   Host    |
              v       |###########|     |           |
total GM size ------&gt; +-----------+     +-----------+
</pre></div>
</div>
<p><strong>Return</strong></p>
<p>zero on success, non-zero if configuration invalid or ballooning failed</p>
</div>
<div class="section" id="intel-gvt-g-host-support-vgpu-device-model">
<h3>Intel GVT-g Host Support(vGPU device model)<a class="headerlink" href="#intel-gvt-g-host-support-vgpu-device-model" title="Permalink to this headline">¶</a></h3>
<p>Intel GVT-g is a graphics virtualization technology which shares the
GPU among multiple virtual machines on a time-sharing basis. Each
virtual machine is presented a virtual GPU (vGPU), which has equivalent
features as the underlying physical GPU (pGPU), so i915 driver can run
seamlessly in a virtual machine.</p>
<p>To virtualize GPU resources GVT-g driver depends on hypervisor technology
e.g KVM/VFIO/mdev, Xen, etc. to provide resource access trapping capability
and be virtualized within GVT-g device module. More architectural design
doc is available on <a class="reference external" href="https://01.org/group/2230/documentation-list">https://01.org/group/2230/documentation-list</a>.</p>
<dl class="function">
<dt id="c.intel_gvt_sanitize_options">
void <code class="descname">intel_gvt_sanitize_options</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_gvt_sanitize_options" title="Permalink to this definition">¶</a></dt>
<dd><p>sanitize GVT related options</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>drm i915 private data</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is called at the i915 options sanitize stage.</p>
<dl class="function">
<dt id="c.intel_gvt_init">
int <code class="descname">intel_gvt_init</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_gvt_init" title="Permalink to this definition">¶</a></dt>
<dd><p>initialize GVT components</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>drm i915 private data</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is called at the initialization stage to create a GVT device.</p>
<p><strong>Return</strong></p>
<p>Zero on success, negative error code if failed.</p>
<dl class="function">
<dt id="c.intel_gvt_driver_remove">
void <code class="descname">intel_gvt_driver_remove</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_gvt_driver_remove" title="Permalink to this definition">¶</a></dt>
<dd><p>cleanup GVT components when i915 driver is unbinding</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>drm i915 private *</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is called at the i915 driver unloading stage, to shutdown
GVT components and release the related resources.</p>
<dl class="function">
<dt id="c.intel_gvt_resume">
void <code class="descname">intel_gvt_resume</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_gvt_resume" title="Permalink to this definition">¶</a></dt>
<dd><p>GVT resume routine wapper</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>drm i915 private *</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is called at the i915 driver resume stage to restore required
HW status for GVT so that vGPU can continue running after resumed.</p>
</div>
<div class="section" id="workarounds">
<h3>Workarounds<a class="headerlink" href="#workarounds" title="Permalink to this headline">¶</a></h3>
<p>This file is intended as a central place to implement most <a class="footnote-reference" href="#id3" id="id1">[1]</a> of the
required workarounds for hardware to work as originally intended. They fall
in five basic categories depending on how/when they are applied:</p>
<ul class="simple">
<li>Workarounds that touch registers that are saved/restored to/from the HW
context image. The list is emitted (via Load Register Immediate commands)
everytime a new context is created.</li>
<li>GT workarounds. The list of these WAs is applied whenever these registers
revert to default values (on GPU reset, suspend/resume <a class="footnote-reference" href="#id4" id="id2">[2]</a>, etc..).</li>
<li>Display workarounds. The list is applied during display clock-gating
initialization.</li>
<li>Workarounds that whitelist a privileged register, so that UMDs can manage
them directly. This is just a special case of a MMMIO workaround (as we
write the list of these to/be-whitelisted registers to some special HW
registers).</li>
<li>Workaround batchbuffers, that get executed automatically by the hardware
on every HW context restore.</li>
</ul>
<table class="docutils footnote" frame="void" id="id3" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id1">[1]</a></td><td>Please notice that there are other WAs that, due to their nature,
cannot be applied from a central place. Those are peppered around the rest
of the code, as needed.</td></tr>
</tbody>
</table>
<table class="docutils footnote" frame="void" id="id4" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id2">[2]</a></td><td>Technically, some registers are powercontext saved &amp; restored, so they
survive a suspend/resume. In practice, writing them again is not too
costly and simplifies things. We can revisit this in the future.</td></tr>
</tbody>
</table>
<div class="section" id="layout">
<h4>Layout<a class="headerlink" href="#layout" title="Permalink to this headline">¶</a></h4>
<p>Keep things in this file ordered by WA type, as per the above (context, GT,
display, register whitelist, batchbuffer). Then, inside each type, keep the
following order:</p>
<ul class="simple">
<li>Infrastructure functions and macros</li>
<li>WAs per platform in standard gen/chrono order</li>
<li>Public functions to init or apply the given workaround type.</li>
</ul>
</div>
</div>
</div>
<div class="section" id="display-hardware-handling">
<h2>Display Hardware Handling<a class="headerlink" href="#display-hardware-handling" title="Permalink to this headline">¶</a></h2>
<p>This section covers everything related to the display hardware including
the mode setting infrastructure, plane, sprite and cursor handling and
display, output probing and related topics.</p>
<div class="section" id="mode-setting-infrastructure">
<h3>Mode Setting Infrastructure<a class="headerlink" href="#mode-setting-infrastructure" title="Permalink to this headline">¶</a></h3>
<p>The i915 driver is thus far the only DRM driver which doesn’t use the
common DRM helper code to implement mode setting sequences. Thus it has
its own tailor-made infrastructure for executing a display configuration
change.</p>
</div>
<div class="section" id="frontbuffer-tracking">
<h3>Frontbuffer Tracking<a class="headerlink" href="#frontbuffer-tracking" title="Permalink to this headline">¶</a></h3>
<p>Many features require us to track changes to the currently active
frontbuffer, especially rendering targeted at the frontbuffer.</p>
<p>To be able to do so we track frontbuffers using a bitmask for all possible
frontbuffer slots through <a class="reference internal" href="#c.intel_frontbuffer_track" title="intel_frontbuffer_track"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_frontbuffer_track()</span></code></a>. The functions in this
file are then called when the contents of the frontbuffer are invalidated,
when frontbuffer rendering has stopped again to flush out all the changes
and when the frontbuffer is exchanged with a flip. Subsystems interested in
frontbuffer changes (e.g. PSR, FBC, DRRS) should directly put their callbacks
into the relevant places and filter for the frontbuffer slots that they are
interested int.</p>
<p>On a high level there are two types of powersaving features. The first one
work like a special cache (FBC and PSR) and are interested when they should
stop caching and when to restart caching. This is done by placing callbacks
into the invalidate and the flush functions: At invalidate the caching must
be stopped and at flush time it can be restarted. And maybe they need to know
when the frontbuffer changes (e.g. when the hw doesn’t initiate an invalidate
and flush on its own) which can be achieved with placing callbacks into the
flip functions.</p>
<p>The other type of display power saving feature only cares about busyness
(e.g. DRRS). In that case all three (invalidate, flush and flip) indicate
busyness. There is no direct way to detect idleness. Instead an idle timer
work delayed work should be started from the flush and flip functions and
cancelled as soon as busyness is detected.</p>
<dl class="function">
<dt id="c.intel_frontbuffer_invalidate">
bool <code class="descname">intel_frontbuffer_invalidate</code><span class="sig-paren">(</span>struct intel_frontbuffer<em>&nbsp;*front</em>, enum fb_op_origin<em>&nbsp;origin</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_frontbuffer_invalidate" title="Permalink to this definition">¶</a></dt>
<dd><p>invalidate frontbuffer object</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_frontbuffer</span> <span class="pre">*front</span></code></dt>
<dd>GEM object to invalidate</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">fb_op_origin</span> <span class="pre">origin</span></code></dt>
<dd>which operation caused the invalidation</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function gets called every time rendering on the given object starts and
frontbuffer caching (fbc, low refresh rate for DRRS, panel self refresh) must
be invalidated. For ORIGIN_CS any subsequent invalidation will be delayed
until the rendering completes or a flip on this frontbuffer plane is
scheduled.</p>
<dl class="function">
<dt id="c.intel_frontbuffer_flush">
void <code class="descname">intel_frontbuffer_flush</code><span class="sig-paren">(</span>struct intel_frontbuffer<em>&nbsp;*front</em>, enum fb_op_origin<em>&nbsp;origin</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_frontbuffer_flush" title="Permalink to this definition">¶</a></dt>
<dd><p>flush frontbuffer object</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_frontbuffer</span> <span class="pre">*front</span></code></dt>
<dd>GEM object to flush</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">fb_op_origin</span> <span class="pre">origin</span></code></dt>
<dd>which operation caused the flush</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function gets called every time rendering on the given object has
completed and frontbuffer caching can be started again.</p>
<dl class="function">
<dt id="c.frontbuffer_flush">
void <code class="descname">frontbuffer_flush</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em>, unsigned int<em>&nbsp;frontbuffer_bits</em>, enum fb_op_origin<em>&nbsp;origin</em><span class="sig-paren">)</span><a class="headerlink" href="#c.frontbuffer_flush" title="Permalink to this definition">¶</a></dt>
<dd><p>flush frontbuffer</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">frontbuffer_bits</span></code></dt>
<dd>frontbuffer plane tracking bits</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">fb_op_origin</span> <span class="pre">origin</span></code></dt>
<dd>which operation caused the flush</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function gets called every time rendering on the given planes has
completed and frontbuffer caching can be started again. Flushes will get
delayed if they’re blocked by some outstanding asynchronous rendering.</p>
<p>Can be called without any locks held.</p>
<dl class="function">
<dt id="c.intel_frontbuffer_flip_prepare">
void <code class="descname">intel_frontbuffer_flip_prepare</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em>, unsigned<em>&nbsp;frontbuffer_bits</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_frontbuffer_flip_prepare" title="Permalink to this definition">¶</a></dt>
<dd><p>prepare asynchronous frontbuffer flip</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">frontbuffer_bits</span></code></dt>
<dd>frontbuffer plane tracking bits</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function gets called after scheduling a flip on <strong>obj</strong>. The actual
frontbuffer flushing will be delayed until completion is signalled with
intel_frontbuffer_flip_complete. If an invalidate happens in between this
flush will be cancelled.</p>
<p>Can be called without any locks held.</p>
<dl class="function">
<dt id="c.intel_frontbuffer_flip_complete">
void <code class="descname">intel_frontbuffer_flip_complete</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em>, unsigned<em>&nbsp;frontbuffer_bits</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_frontbuffer_flip_complete" title="Permalink to this definition">¶</a></dt>
<dd><p>complete asynchronous frontbuffer flip</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">frontbuffer_bits</span></code></dt>
<dd>frontbuffer plane tracking bits</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function gets called after the flip has been latched and will complete
on the next vblank. It will execute the flush if it hasn’t been cancelled yet.</p>
<p>Can be called without any locks held.</p>
<dl class="function">
<dt id="c.intel_frontbuffer_flip">
void <code class="descname">intel_frontbuffer_flip</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em>, unsigned<em>&nbsp;frontbuffer_bits</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_frontbuffer_flip" title="Permalink to this definition">¶</a></dt>
<dd><p>synchronous frontbuffer flip</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">frontbuffer_bits</span></code></dt>
<dd>frontbuffer plane tracking bits</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function gets called after scheduling a flip on <strong>obj</strong>. This is for
synchronous plane updates which will happen on the next vblank and which will
not get delayed by pending gpu rendering.</p>
<p>Can be called without any locks held.</p>
<dl class="function">
<dt id="c.intel_frontbuffer_track">
void <code class="descname">intel_frontbuffer_track</code><span class="sig-paren">(</span>struct intel_frontbuffer<em>&nbsp;*old</em>, struct intel_frontbuffer<em>&nbsp;*new</em>, unsigned int<em>&nbsp;frontbuffer_bits</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_frontbuffer_track" title="Permalink to this definition">¶</a></dt>
<dd><p>update frontbuffer tracking</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_frontbuffer</span> <span class="pre">*old</span></code></dt>
<dd>current buffer for the frontbuffer slots</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_frontbuffer</span> <span class="pre">*new</span></code></dt>
<dd>new buffer for the frontbuffer slots</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">frontbuffer_bits</span></code></dt>
<dd>bitmask of frontbuffer slots</dd>
</dl>
<p><strong>Description</strong></p>
<p>This updates the frontbuffer tracking bits <strong>frontbuffer_bits</strong> by clearing them
from <strong>old</strong> and setting them in <strong>new</strong>. Both <strong>old</strong> and <strong>new</strong> can be NULL.</p>
</div>
<div class="section" id="display-fifo-underrun-reporting">
<h3>Display FIFO Underrun Reporting<a class="headerlink" href="#display-fifo-underrun-reporting" title="Permalink to this headline">¶</a></h3>
<p>The i915 driver checks for display fifo underruns using the interrupt signals
provided by the hardware. This is enabled by default and fairly useful to
debug display issues, especially watermark settings.</p>
<p>If an underrun is detected this is logged into dmesg. To avoid flooding logs
and occupying the cpu underrun interrupts are disabled after the first
occurrence until the next modeset on a given pipe.</p>
<p>Note that underrun detection on gmch platforms is a bit more ugly since there
is no interrupt (despite that the signalling bit is in the PIPESTAT pipe
interrupt register). Also on some other platforms underrun interrupts are
shared, which means that if we detect an underrun we need to disable underrun
reporting on all pipes.</p>
<p>The code also supports underrun detection on the PCH transcoder.</p>
<dl class="function">
<dt id="c.intel_set_cpu_fifo_underrun_reporting">
bool <code class="descname">intel_set_cpu_fifo_underrun_reporting</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, enum pipe<em>&nbsp;pipe</em>, bool<em>&nbsp;enable</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_set_cpu_fifo_underrun_reporting" title="Permalink to this definition">¶</a></dt>
<dd><p>set cpu fifo underrrun reporting state</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">pipe</span> <span class="pre">pipe</span></code></dt>
<dd>(CPU) pipe to set state for</dd>
<dt><code class="docutils literal notranslate"><span class="pre">bool</span> <span class="pre">enable</span></code></dt>
<dd>whether underruns should be reported or not</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function sets the fifo underrun state for <strong>pipe</strong>. It is used in the
modeset code to avoid false positives since on many platforms underruns are
expected when disabling or enabling the pipe.</p>
<p>Notice that on some platforms disabling underrun reports for one pipe
disables for all due to shared interrupts. Actual reporting is still per-pipe
though.</p>
<p>Returns the previous state of underrun reporting.</p>
<dl class="function">
<dt id="c.intel_set_pch_fifo_underrun_reporting">
bool <code class="descname">intel_set_pch_fifo_underrun_reporting</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, enum pipe<em>&nbsp;pch_transcoder</em>, bool<em>&nbsp;enable</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_set_pch_fifo_underrun_reporting" title="Permalink to this definition">¶</a></dt>
<dd><p>set PCH fifo underrun reporting state</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">pipe</span> <span class="pre">pch_transcoder</span></code></dt>
<dd>the PCH transcoder (same as pipe on IVB and older)</dd>
<dt><code class="docutils literal notranslate"><span class="pre">bool</span> <span class="pre">enable</span></code></dt>
<dd>whether underruns should be reported or not</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function makes us disable or enable PCH fifo underruns for a specific
PCH transcoder. Notice that on some PCHs (e.g. CPT/PPT), disabling FIFO
underrun reporting for one transcoder may also disable all the other PCH
error interruts for the other transcoders, due to the fact that there’s just
one interrupt mask/enable bit for all the transcoders.</p>
<p>Returns the previous state of underrun reporting.</p>
<dl class="function">
<dt id="c.intel_cpu_fifo_underrun_irq_handler">
void <code class="descname">intel_cpu_fifo_underrun_irq_handler</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, enum pipe<em>&nbsp;pipe</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_cpu_fifo_underrun_irq_handler" title="Permalink to this definition">¶</a></dt>
<dd><p>handle CPU fifo underrun interrupt</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">pipe</span> <span class="pre">pipe</span></code></dt>
<dd>(CPU) pipe to set state for</dd>
</dl>
<p><strong>Description</strong></p>
<p>This handles a CPU fifo underrun interrupt, generating an underrun warning
into dmesg if underrun reporting is enabled and then disables the underrun
interrupt to avoid an irq storm.</p>
<dl class="function">
<dt id="c.intel_pch_fifo_underrun_irq_handler">
void <code class="descname">intel_pch_fifo_underrun_irq_handler</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, enum pipe<em>&nbsp;pch_transcoder</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_pch_fifo_underrun_irq_handler" title="Permalink to this definition">¶</a></dt>
<dd><p>handle PCH fifo underrun interrupt</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">pipe</span> <span class="pre">pch_transcoder</span></code></dt>
<dd>the PCH transcoder (same as pipe on IVB and older)</dd>
</dl>
<p><strong>Description</strong></p>
<p>This handles a PCH fifo underrun interrupt, generating an underrun warning
into dmesg if underrun reporting is enabled and then disables the underrun
interrupt to avoid an irq storm.</p>
<dl class="function">
<dt id="c.intel_check_cpu_fifo_underruns">
void <code class="descname">intel_check_cpu_fifo_underruns</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_check_cpu_fifo_underruns" title="Permalink to this definition">¶</a></dt>
<dd><p>check for CPU fifo underruns immediately</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>Check for CPU fifo underruns immediately. Useful on IVB/HSW where the shared
error interrupt may have been disabled, and so CPU fifo underruns won’t
necessarily raise an interrupt, and on GMCH platforms where underruns never
raise an interrupt.</p>
<dl class="function">
<dt id="c.intel_check_pch_fifo_underruns">
void <code class="descname">intel_check_pch_fifo_underruns</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_check_pch_fifo_underruns" title="Permalink to this definition">¶</a></dt>
<dd><p>check for PCH fifo underruns immediately</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>Check for PCH fifo underruns immediately. Useful on CPT/PPT where the shared
error interrupt may have been disabled, and so PCH fifo underruns won’t
necessarily raise an interrupt.</p>
</div>
<div class="section" id="plane-configuration">
<h3>Plane Configuration<a class="headerlink" href="#plane-configuration" title="Permalink to this headline">¶</a></h3>
<p>This section covers plane configuration and composition with the primary
plane, sprites, cursors and overlays. This includes the infrastructure
to do atomic vsync’ed updates of all this state and also tightly coupled
topics like watermark setup and computation, framebuffer compression and
panel self refresh.</p>
</div>
<div class="section" id="atomic-plane-helpers">
<h3>Atomic Plane Helpers<a class="headerlink" href="#atomic-plane-helpers" title="Permalink to this headline">¶</a></h3>
<p>The functions here are used by the atomic plane helper functions to
implement legacy plane updates (i.e., drm_plane-&gt;update_plane() and
drm_plane-&gt;disable_plane()).  This allows plane updates to use the
atomic state infrastructure and perform plane updates as separate
prepare/check/commit/cleanup steps.</p>
<dl class="function">
<dt id="c.intel_plane_duplicate_state">
struct <a class="reference internal" href="drm-kms.html#c.drm_plane_state" title="drm_plane_state">drm_plane_state</a> * <code class="descname">intel_plane_duplicate_state</code><span class="sig-paren">(</span>struct <a class="reference internal" href="drm-kms.html#c.drm_plane" title="drm_plane">drm_plane</a><em>&nbsp;*plane</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_plane_duplicate_state" title="Permalink to this definition">¶</a></dt>
<dd><p>duplicate plane state</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_plane</span> <span class="pre">*plane</span></code></dt>
<dd>drm plane</dd>
</dl>
<p><strong>Description</strong></p>
<p>Allocates and returns a copy of the plane state (both common and
Intel-specific) for the specified plane.</p>
<p><strong>Return</strong></p>
<p>The newly allocated plane state, or NULL on failure.</p>
<dl class="function">
<dt id="c.intel_plane_destroy_state">
void <code class="descname">intel_plane_destroy_state</code><span class="sig-paren">(</span>struct <a class="reference internal" href="drm-kms.html#c.drm_plane" title="drm_plane">drm_plane</a><em>&nbsp;*plane</em>, struct <a class="reference internal" href="drm-kms.html#c.drm_plane_state" title="drm_plane_state">drm_plane_state</a><em>&nbsp;*state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_plane_destroy_state" title="Permalink to this definition">¶</a></dt>
<dd><p>destroy plane state</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_plane</span> <span class="pre">*plane</span></code></dt>
<dd>drm plane</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_plane_state</span> <span class="pre">*state</span></code></dt>
<dd>state object to destroy</dd>
</dl>
<p><strong>Description</strong></p>
<p>Destroys the plane state (both common and Intel-specific) for the
specified plane.</p>
<dl class="function">
<dt id="c.intel_prepare_plane_fb">
int <code class="descname">intel_prepare_plane_fb</code><span class="sig-paren">(</span>struct <a class="reference internal" href="drm-kms.html#c.drm_plane" title="drm_plane">drm_plane</a><em>&nbsp;*_plane</em>, struct <a class="reference internal" href="drm-kms.html#c.drm_plane_state" title="drm_plane_state">drm_plane_state</a><em>&nbsp;*_new_plane_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_prepare_plane_fb" title="Permalink to this definition">¶</a></dt>
<dd><p>Prepare fb for usage on plane</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_plane</span> <span class="pre">*_plane</span></code></dt>
<dd>drm plane to prepare for</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_plane_state</span> <span class="pre">*_new_plane_state</span></code></dt>
<dd>the plane state being prepared</dd>
</dl>
<p><strong>Description</strong></p>
<p>Prepares a framebuffer for usage on a display plane.  Generally this
involves pinning the underlying object and updating the frontbuffer tracking
bits.  Some older platforms need special physical address handling for
cursor planes.</p>
<p>Returns 0 on success, negative error code on failure.</p>
<dl class="function">
<dt id="c.intel_cleanup_plane_fb">
void <code class="descname">intel_cleanup_plane_fb</code><span class="sig-paren">(</span>struct <a class="reference internal" href="drm-kms.html#c.drm_plane" title="drm_plane">drm_plane</a><em>&nbsp;*plane</em>, struct <a class="reference internal" href="drm-kms.html#c.drm_plane_state" title="drm_plane_state">drm_plane_state</a><em>&nbsp;*_old_plane_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_cleanup_plane_fb" title="Permalink to this definition">¶</a></dt>
<dd><p>Cleans up an fb after plane use</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_plane</span> <span class="pre">*plane</span></code></dt>
<dd>drm plane to clean up for</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_plane_state</span> <span class="pre">*_old_plane_state</span></code></dt>
<dd>the state from the previous modeset</dd>
</dl>
<p><strong>Description</strong></p>
<p>Cleans up a framebuffer that has just been removed from a plane.</p>
</div>
<div class="section" id="asynchronous-page-flip">
<h3>Asynchronous Page Flip<a class="headerlink" href="#asynchronous-page-flip" title="Permalink to this headline">¶</a></h3>
<p>Asynchronous page flip is the implementation for the DRM_MODE_PAGE_FLIP_ASYNC
flag. Currently async flip is only supported via the drmModePageFlip IOCTL.
Correspondingly, support is currently added for primary plane only.</p>
<p>Async flip can only change the plane surface address, so anything else
changing is rejected from the intel_async_flip_check_hw() function.
Once this check is cleared, flip done interrupt is enabled using
the intel_crtc_enable_flip_done() function.</p>
<p>As soon as the surface address register is written, flip done interrupt is
generated and the requested events are sent to the usersapce in the interrupt
handler itself. The timestamp and sequence sent during the flip done event
correspond to the last vblank and have no relation to the actual time when
the flip done event was sent.</p>
</div>
<div class="section" id="output-probing">
<h3>Output Probing<a class="headerlink" href="#output-probing" title="Permalink to this headline">¶</a></h3>
<p>This section covers output probing and related infrastructure like the
hotplug interrupt storm detection and mitigation code. Note that the
i915 driver still uses most of the common DRM helper code for output
probing, so those sections fully apply.</p>
</div>
<div class="section" id="hotplug">
<h3>Hotplug<a class="headerlink" href="#hotplug" title="Permalink to this headline">¶</a></h3>
<p>Simply put, hotplug occurs when a display is connected to or disconnected
from the system. However, there may be adapters and docking stations and
Display Port short pulses and MST devices involved, complicating matters.</p>
<p>Hotplug in i915 is handled in many different levels of abstraction.</p>
<p>The platform dependent interrupt handling code in i915_irq.c enables,
disables, and does preliminary handling of the interrupts. The interrupt
handlers gather the hotplug detect (HPD) information from relevant registers
into a platform independent mask of hotplug pins that have fired.</p>
<p>The platform independent interrupt handler <a class="reference internal" href="#c.intel_hpd_irq_handler" title="intel_hpd_irq_handler"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_hpd_irq_handler()</span></code></a> in
intel_hotplug.c does hotplug irq storm detection and mitigation, and passes
further processing to appropriate bottom halves (Display Port specific and
regular hotplug).</p>
<p>The Display Port work function i915_digport_work_func() calls into
intel_dp_hpd_pulse() via hooks, which handles DP short pulses and DP MST long
pulses, with failures and non-MST long pulses triggering regular hotplug
processing on the connector.</p>
<p>The regular hotplug work function i915_hotplug_work_func() calls connector
detect hooks, and, if connector status changes, triggers sending of hotplug
uevent to userspace via <a class="reference internal" href="drm-kms-helpers.html#c.drm_kms_helper_hotplug_event" title="drm_kms_helper_hotplug_event"><code class="xref c c-func docutils literal notranslate"><span class="pre">drm_kms_helper_hotplug_event()</span></code></a>.</p>
<p>Finally, the userspace is responsible for triggering a modeset upon receiving
the hotplug uevent, disabling or enabling the crtc as needed.</p>
<p>The hotplug interrupt storm detection and mitigation code keeps track of the
number of interrupts per hotplug pin per a period of time, and if the number
of interrupts exceeds a certain threshold, the interrupt is disabled for a
while before being re-enabled. The intention is to mitigate issues raising
from broken hardware triggering massive amounts of interrupts and grinding
the system to a halt.</p>
<p>Current implementation expects that hotplug interrupt storm will not be
seen when display port sink is connected, hence on platforms whose DP
callback is handled by i915_digport_work_func reenabling of hpd is not
performed (it was never expected to be disabled in the first place ;) )
this is specific to DP sinks handled by this routine and any other display
such as HDMI or DVI enabled on the same port will have proper logic since
it will use i915_hotplug_work_func where this logic is handled.</p>
<dl class="function">
<dt id="c.intel_hpd_pin_default">
enum hpd_pin <code class="descname">intel_hpd_pin_default</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, enum port<em>&nbsp;port</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_hpd_pin_default" title="Permalink to this definition">¶</a></dt>
<dd><p>return default pin associated with certain port.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>private driver data pointer</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">port</span> <span class="pre">port</span></code></dt>
<dd>the hpd port to get associated pin</dd>
</dl>
<p><strong>Description</strong></p>
<p>It is only valid and used by digital port encoder.</p>
<p>Return pin that is associatade with <strong>port</strong>.</p>
<dl class="function">
<dt id="c.intel_hpd_irq_storm_detect">
bool <code class="descname">intel_hpd_irq_storm_detect</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, enum hpd_pin<em>&nbsp;pin</em>, bool<em>&nbsp;long_hpd</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_hpd_irq_storm_detect" title="Permalink to this definition">¶</a></dt>
<dd><p>gather stats and detect HPD IRQ storm on a pin</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>private driver data pointer</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">hpd_pin</span> <span class="pre">pin</span></code></dt>
<dd>the pin to gather stats on</dd>
<dt><code class="docutils literal notranslate"><span class="pre">bool</span> <span class="pre">long_hpd</span></code></dt>
<dd>whether the HPD IRQ was long or short</dd>
</dl>
<p><strong>Description</strong></p>
<p>Gather stats about HPD IRQs from the specified <strong>pin</strong>, and detect IRQ
storms. Only the pin specific stats and state are changed, the caller is
responsible for further action.</p>
<p>The number of IRQs that are allowed within <strong>HPD_STORM_DETECT_PERIOD</strong> is
stored in <strong>dev_priv-&gt;hotplug.hpd_storm_threshold</strong> which defaults to
<strong>HPD_STORM_DEFAULT_THRESHOLD</strong>. Long IRQs count as +10 to this threshold, and
short IRQs count as +1. If this threshold is exceeded, it’s considered an
IRQ storm and the IRQ state is set to <strong>HPD_MARK_DISABLED</strong>.</p>
<p>By default, most systems will only count long IRQs towards
<code class="xref c c-type docutils literal notranslate"><span class="pre">dev_priv-&gt;hotplug</span></code>.hpd_storm_threshold. However, some older systems also
suffer from short IRQ storms and must also track these. Because short IRQ
storms are naturally caused by sideband interactions with DP MST devices,
short IRQ detection is only enabled for systems without DP MST support.
Systems which are new enough to support DP MST are far less likely to
suffer from IRQ storms at all, so this is fine.</p>
<p>The HPD threshold can be controlled through i915_hpd_storm_ctl in debugfs,
and should only be adjusted for automated hotplug testing.</p>
<p>Return true if an IRQ storm was detected on <strong>pin</strong>.</p>
<dl class="function">
<dt id="c.intel_hpd_trigger_irq">
void <code class="descname">intel_hpd_trigger_irq</code><span class="sig-paren">(</span>struct intel_digital_port<em>&nbsp;*dig_port</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_hpd_trigger_irq" title="Permalink to this definition">¶</a></dt>
<dd><p>trigger an hpd irq event for a port</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_digital_port</span> <span class="pre">*dig_port</span></code></dt>
<dd>digital port</dd>
</dl>
<p><strong>Description</strong></p>
<p>Trigger an HPD interrupt event for the given port, emulating a short pulse
generated by the sink, and schedule the dig port work to handle it.</p>
<dl class="function">
<dt id="c.intel_hpd_irq_handler">
void <code class="descname">intel_hpd_irq_handler</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, u32<em>&nbsp;pin_mask</em>, u32<em>&nbsp;long_mask</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_hpd_irq_handler" title="Permalink to this definition">¶</a></dt>
<dd><p>main hotplug irq handler</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>drm_i915_private</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">pin_mask</span></code></dt>
<dd>a mask of hpd pins that have triggered the irq</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">long_mask</span></code></dt>
<dd>a mask of hpd pins that may be long hpd pulses</dd>
</dl>
<p><strong>Description</strong></p>
<p>This is the main hotplug irq handler for all platforms. The platform specific
irq handlers call the platform specific hotplug irq handlers, which read and
decode the appropriate registers into bitmasks about hpd pins that have
triggered (<strong>pin_mask</strong>), and which of those pins may be long pulses
(<strong>long_mask</strong>). The <strong>long_mask</strong> is ignored if the port corresponding to the pin
is not a digital port.</p>
<p>Here, we do hotplug irq storm detection and mitigation, and pass further
processing to appropriate bottom halves.</p>
<dl class="function">
<dt id="c.intel_hpd_init">
void <code class="descname">intel_hpd_init</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_hpd_init" title="Permalink to this definition">¶</a></dt>
<dd><p>initializes and enables hpd support</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function enables the hotplug support. It requires that interrupts have
already been enabled with intel_irq_init_hw(). From this point on hotplug and
poll request can run concurrently to other code, so locking rules must be
obeyed.</p>
<p>This is a separate step from interrupt enabling to simplify the locking rules
in the driver load and resume code.</p>
<p>Also see: <a class="reference internal" href="#c.intel_hpd_poll_enable" title="intel_hpd_poll_enable"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_hpd_poll_enable()</span></code></a> and <a class="reference internal" href="#c.intel_hpd_poll_disable" title="intel_hpd_poll_disable"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_hpd_poll_disable()</span></code></a>.</p>
<dl class="function">
<dt id="c.intel_hpd_poll_enable">
void <code class="descname">intel_hpd_poll_enable</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_hpd_poll_enable" title="Permalink to this definition">¶</a></dt>
<dd><p>enable polling for connectors with hpd</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function enables polling for all connectors which support HPD.
Under certain conditions HPD may not be functional. On most Intel GPUs,
this happens when we enter runtime suspend.
On Valleyview and Cherryview systems, this also happens when we shut off all
of the powerwells.</p>
<p>Since this function can get called in contexts where we’re already holding
dev-&gt;mode_config.mutex, we do the actual hotplug enabling in a seperate
worker.</p>
<p>Also see: <a class="reference internal" href="#c.intel_hpd_init" title="intel_hpd_init"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_hpd_init()</span></code></a> and <a class="reference internal" href="#c.intel_hpd_poll_disable" title="intel_hpd_poll_disable"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_hpd_poll_disable()</span></code></a>.</p>
<dl class="function">
<dt id="c.intel_hpd_poll_disable">
void <code class="descname">intel_hpd_poll_disable</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_hpd_poll_disable" title="Permalink to this definition">¶</a></dt>
<dd><p>disable polling for connectors with hpd</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function disables polling for all connectors which support HPD.
Under certain conditions HPD may not be functional. On most Intel GPUs,
this happens when we enter runtime suspend.
On Valleyview and Cherryview systems, this also happens when we shut off all
of the powerwells.</p>
<p>Since this function can get called in contexts where we’re already holding
dev-&gt;mode_config.mutex, we do the actual hotplug enabling in a seperate
worker.</p>
<p>Also used during driver init to initialize connector-&gt;polled
appropriately for all connectors.</p>
<p>Also see: <a class="reference internal" href="#c.intel_hpd_init" title="intel_hpd_init"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_hpd_init()</span></code></a> and <a class="reference internal" href="#c.intel_hpd_poll_enable" title="intel_hpd_poll_enable"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_hpd_poll_enable()</span></code></a>.</p>
</div>
<div class="section" id="high-definition-audio">
<h3>High Definition Audio<a class="headerlink" href="#high-definition-audio" title="Permalink to this headline">¶</a></h3>
<p>The graphics and audio drivers together support High Definition Audio over
HDMI and Display Port. The audio programming sequences are divided into audio
codec and controller enable and disable sequences. The graphics driver
handles the audio codec sequences, while the audio driver handles the audio
controller sequences.</p>
<p>The disable sequences must be performed before disabling the transcoder or
port. The enable sequences may only be performed after enabling the
transcoder and port, and after completed link training. Therefore the audio
enable/disable sequences are part of the modeset sequence.</p>
<p>The codec and controller sequences could be done either parallel or serial,
but generally the ELDV/PD change in the codec sequence indicates to the audio
driver that the controller sequence should start. Indeed, most of the
co-operation between the graphics and audio drivers is handled via audio
related registers. (The notable exception is the power management, not
covered here.)</p>
<p>The struct <a class="reference internal" href="#c.i915_audio_component" title="i915_audio_component"><code class="xref c c-type docutils literal notranslate"><span class="pre">i915_audio_component</span></code></a> is used to interact between the graphics
and audio drivers. The struct <code class="xref c c-type docutils literal notranslate"><span class="pre">i915_audio_component_ops</span></code> <strong>ops</strong> in it is
defined in graphics driver and called in audio driver. The
struct <code class="xref c c-type docutils literal notranslate"><span class="pre">i915_audio_component_audio_ops</span></code> <strong>audio_ops</strong> is called from i915 driver.</p>
<dl class="function">
<dt id="c.intel_audio_codec_enable">
void <code class="descname">intel_audio_codec_enable</code><span class="sig-paren">(</span>struct intel_encoder<em>&nbsp;*encoder</em>, const struct intel_crtc_state<em>&nbsp;*crtc_state</em>, const struct <a class="reference internal" href="drm-kms.html#c.drm_connector_state" title="drm_connector_state">drm_connector_state</a><em>&nbsp;*conn_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_audio_codec_enable" title="Permalink to this definition">¶</a></dt>
<dd><p>Enable the audio codec for HD audio</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_encoder</span> <span class="pre">*encoder</span></code></dt>
<dd>encoder on which to enable audio</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*crtc_state</span></code></dt>
<dd>pointer to the current crtc state.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">drm_connector_state</span> <span class="pre">*conn_state</span></code></dt>
<dd>pointer to the current connector state.</dd>
</dl>
<p><strong>Description</strong></p>
<p>The enable sequences may only be performed after enabling the transcoder and
port, and after completed link training.</p>
<dl class="function">
<dt id="c.intel_audio_codec_disable">
void <code class="descname">intel_audio_codec_disable</code><span class="sig-paren">(</span>struct intel_encoder<em>&nbsp;*encoder</em>, const struct intel_crtc_state<em>&nbsp;*old_crtc_state</em>, const struct <a class="reference internal" href="drm-kms.html#c.drm_connector_state" title="drm_connector_state">drm_connector_state</a><em>&nbsp;*old_conn_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_audio_codec_disable" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable the audio codec for HD audio</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_encoder</span> <span class="pre">*encoder</span></code></dt>
<dd>encoder on which to disable audio</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*old_crtc_state</span></code></dt>
<dd>pointer to the old crtc state.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">drm_connector_state</span> <span class="pre">*old_conn_state</span></code></dt>
<dd>pointer to the old connector state.</dd>
</dl>
<p><strong>Description</strong></p>
<p>The disable sequences must be performed before disabling the transcoder or
port.</p>
<dl class="function">
<dt id="c.intel_audio_hooks_init">
void <code class="descname">intel_audio_hooks_init</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_audio_hooks_init" title="Permalink to this definition">¶</a></dt>
<dd><p>Set up chip specific audio hooks</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>device private</dd>
</dl>
<dl class="function">
<dt id="c.i915_audio_component_init">
void <code class="descname">i915_audio_component_init</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_audio_component_init" title="Permalink to this definition">¶</a></dt>
<dd><p>initialize and register the audio component</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>This will register with the component framework a child component which
will bind dynamically to the snd_hda_intel driver’s corresponding master
component when the latter is registered. During binding the child
initializes an instance of <a class="reference internal" href="#c.i915_audio_component" title="i915_audio_component"><code class="xref c c-type docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_audio_component</span></code></a> which it receives
from the master. The master can then start to use the interface defined by
this struct. Each side can break the binding at any point by deregistering
its own component after which each side’s component unbind callback is
called.</p>
<p>We ignore any error during registration and continue with reduced
functionality (i.e. without HDMI audio).</p>
<dl class="function">
<dt id="c.i915_audio_component_cleanup">
void <code class="descname">i915_audio_component_cleanup</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_audio_component_cleanup" title="Permalink to this definition">¶</a></dt>
<dd><p>deregister the audio component</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>Deregisters the audio component, breaking any existing binding to the
corresponding snd_hda_intel driver’s master component.</p>
<dl class="function">
<dt id="c.intel_audio_init">
void <code class="descname">intel_audio_init</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_audio_init" title="Permalink to this definition">¶</a></dt>
<dd><p>Initialize the audio driver either using component framework or using lpe audio bridge</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>the i915 drm device private data</dd>
</dl>
<dl class="function">
<dt id="c.intel_audio_deinit">
void <code class="descname">intel_audio_deinit</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_audio_deinit" title="Permalink to this definition">¶</a></dt>
<dd><p>deinitialize the audio driver</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>the i915 drm device private data</dd>
</dl>
<dl class="type">
<dt id="c.i915_audio_component">
struct <code class="descname">i915_audio_component</code><a class="headerlink" href="#c.i915_audio_component" title="Permalink to this definition">¶</a></dt>
<dd><p>Used for direct communication between i915 and hda drivers</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct i915_audio_component {
  struct drm_audio_component      base;
  int aud_sample_rate[MAX_PORTS];
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">base</span></code></dt>
<dd>the drm_audio_component base class</dd>
<dt><code class="docutils literal notranslate"><span class="pre">aud_sample_rate</span></code></dt>
<dd>the array of audio sample rate per port</dd>
</dl>
</div>
<div class="section" id="intel-hdmi-lpe-audio-support">
<h3>Intel HDMI LPE Audio Support<a class="headerlink" href="#intel-hdmi-lpe-audio-support" title="Permalink to this headline">¶</a></h3>
<p>Motivation:
Atom platforms (e.g. valleyview and cherryTrail) integrates a DMA-based
interface as an alternative to the traditional HDaudio path. While this
mode is unrelated to the LPE aka SST audio engine, the documentation refers
to this mode as LPE so we keep this notation for the sake of consistency.</p>
<p>The interface is handled by a separate standalone driver maintained in the
ALSA subsystem for simplicity. To minimize the interaction between the two
subsystems, a bridge is setup between the hdmi-lpe-audio and i915:
1. Create a platform device to share MMIO/IRQ resources
2. Make the platform device child of i915 device for runtime PM.
3. Create IRQ chip to forward the LPE audio irqs.
the hdmi-lpe-audio driver probes the lpe audio device and creates a new
sound card</p>
<p>Threats:
Due to the restriction in Linux platform device model, user need manually
uninstall the hdmi-lpe-audio driver before uninstalling i915 module,
otherwise we might run into use-after-free issues after i915 removes the
platform device: even though hdmi-lpe-audio driver is released, the modules
is still in “installed” status.</p>
<p>Implementation:
The MMIO/REG platform resources are created according to the registers
specification.
When forwarding LPE audio irqs, the flow control handler selection depends
on the platform, for example on valleyview handle_simple_irq is enough.</p>
<dl class="function">
<dt id="c.intel_lpe_audio_irq_handler">
void <code class="descname">intel_lpe_audio_irq_handler</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_lpe_audio_irq_handler" title="Permalink to this definition">¶</a></dt>
<dd><p>forwards the LPE audio irq</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>the i915 drm device private data</dd>
</dl>
<p><strong>Description</strong></p>
<p>the LPE Audio irq is forwarded to the irq handler registered by LPE audio
driver.</p>
<dl class="function">
<dt id="c.intel_lpe_audio_init">
int <code class="descname">intel_lpe_audio_init</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_lpe_audio_init" title="Permalink to this definition">¶</a></dt>
<dd><p>detect and setup the bridge between HDMI LPE Audio driver and i915</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>the i915 drm device private data</dd>
</dl>
<p><strong>Return</strong></p>
<p>0 if successful. non-zero if detection or
llocation/initialization fails</p>
<dl class="function">
<dt id="c.intel_lpe_audio_teardown">
void <code class="descname">intel_lpe_audio_teardown</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_lpe_audio_teardown" title="Permalink to this definition">¶</a></dt>
<dd><p>destroy the bridge between HDMI LPE audio driver and i915</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>the i915 drm device private data</dd>
</dl>
<p><strong>Description</strong></p>
<p>release all the resources for LPE audio &lt;-&gt; i915 bridge.</p>
<dl class="function">
<dt id="c.intel_lpe_audio_notify">
void <code class="descname">intel_lpe_audio_notify</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, enum pipe<em>&nbsp;pipe</em>, enum port<em>&nbsp;port</em>, const void<em>&nbsp;*eld</em>, int<em>&nbsp;ls_clock</em>, bool<em>&nbsp;dp_output</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_lpe_audio_notify" title="Permalink to this definition">¶</a></dt>
<dd><p>notify lpe audio event audio driver and i915</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>the i915 drm device private data</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">pipe</span> <span class="pre">pipe</span></code></dt>
<dd>pipe</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">port</span> <span class="pre">port</span></code></dt>
<dd>port</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">void</span> <span class="pre">*eld</span></code></dt>
<dd>ELD data</dd>
<dt><code class="docutils literal notranslate"><span class="pre">int</span> <span class="pre">ls_clock</span></code></dt>
<dd>Link symbol clock in kHz</dd>
<dt><code class="docutils literal notranslate"><span class="pre">bool</span> <span class="pre">dp_output</span></code></dt>
<dd>Driving a DP output?</dd>
</dl>
<p><strong>Description</strong></p>
<p>Notify lpe audio driver of eld change.</p>
</div>
<div class="section" id="panel-self-refresh-psr-psr-srd">
<h3>Panel Self Refresh PSR (PSR/SRD)<a class="headerlink" href="#panel-self-refresh-psr-psr-srd" title="Permalink to this headline">¶</a></h3>
<p>Since Haswell Display controller supports Panel Self-Refresh on display
panels witch have a remote frame buffer (RFB) implemented according to PSR
spec in eDP1.3. PSR feature allows the display to go to lower standby states
when system is idle but display is on as it eliminates display refresh
request to DDR memory completely as long as the frame buffer for that
display is unchanged.</p>
<p>Panel Self Refresh must be supported by both Hardware (source) and
Panel (sink).</p>
<p>PSR saves power by caching the framebuffer in the panel RFB, which allows us
to power down the link and memory controller. For DSI panels the same idea
is called “manual mode”.</p>
<p>The implementation uses the hardware-based PSR support which automatically
enters/exits self-refresh mode. The hardware takes care of sending the
required DP aux message and could even retrain the link (that part isn’t
enabled yet though). The hardware also keeps track of any frontbuffer
changes to know when to exit self-refresh mode again. Unfortunately that
part doesn’t work too well, hence why the i915 PSR support uses the
software frontbuffer tracking to make sure it doesn’t miss a screen
update. For this integration <a class="reference internal" href="#c.intel_psr_invalidate" title="intel_psr_invalidate"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_psr_invalidate()</span></code></a> and <a class="reference internal" href="#c.intel_psr_flush" title="intel_psr_flush"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_psr_flush()</span></code></a>
get called by the frontbuffer tracking code. Note that because of locking
issues the self-refresh re-enable code is done from a work queue, which
must be correctly synchronized/cancelled when shutting down the pipe.”</p>
<p>DC3CO (DC3 clock off)</p>
<p>On top of PSR2, GEN12 adds a intermediate power savings state that turns
clock off automatically during PSR2 idle state.
The smaller overhead of DC3co entry/exit vs. the overhead of PSR2 deep sleep
entry/exit allows the HW to enter a low-power state even when page flipping
periodically (for instance a 30fps video playback scenario).</p>
<p>Every time a flips occurs PSR2 will get out of deep sleep state(if it was),
so DC3CO is enabled and tgl_dc3co_disable_work is schedule to run after 6
frames, if no other flip occurs and the function above is executed, DC3CO is
disabled and PSR2 is configured to enter deep sleep, resetting again in case
of another flip.
Front buffer modifications do not trigger DC3CO activation on purpose as it
would bring a lot of complexity and most of the moderns systems will only
use page flips.</p>
<dl class="function">
<dt id="c.intel_psr_disable">
void <code class="descname">intel_psr_disable</code><span class="sig-paren">(</span>struct intel_dp<em>&nbsp;*intel_dp</em>, const struct intel_crtc_state<em>&nbsp;*old_crtc_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_psr_disable" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable PSR</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_dp</span> <span class="pre">*intel_dp</span></code></dt>
<dd>Intel DP</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*old_crtc_state</span></code></dt>
<dd>old CRTC state</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function needs to be called before disabling pipe.</p>
<dl class="function">
<dt id="c.intel_psr_pause">
void <code class="descname">intel_psr_pause</code><span class="sig-paren">(</span>struct intel_dp<em>&nbsp;*intel_dp</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_psr_pause" title="Permalink to this definition">¶</a></dt>
<dd><p>Pause PSR</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_dp</span> <span class="pre">*intel_dp</span></code></dt>
<dd>Intel DP</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function need to be called after enabling psr.</p>
<dl class="function">
<dt id="c.intel_psr_resume">
void <code class="descname">intel_psr_resume</code><span class="sig-paren">(</span>struct intel_dp<em>&nbsp;*intel_dp</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_psr_resume" title="Permalink to this definition">¶</a></dt>
<dd><p>Resume PSR</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_dp</span> <span class="pre">*intel_dp</span></code></dt>
<dd>Intel DP</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function need to be called after pausing psr.</p>
<dl class="function">
<dt id="c.intel_psr_wait_for_idle">
void <code class="descname">intel_psr_wait_for_idle</code><span class="sig-paren">(</span>const struct intel_crtc_state<em>&nbsp;*new_crtc_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_psr_wait_for_idle" title="Permalink to this definition">¶</a></dt>
<dd><p>wait for PSR be ready for a pipe update</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*new_crtc_state</span></code></dt>
<dd>new CRTC state</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is expected to be called from pipe_update_start() where it is
not expected to race with PSR enable or disable.</p>
<dl class="function">
<dt id="c.intel_psr_invalidate">
void <code class="descname">intel_psr_invalidate</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, unsigned<em>&nbsp;frontbuffer_bits</em>, enum fb_op_origin<em>&nbsp;origin</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_psr_invalidate" title="Permalink to this definition">¶</a></dt>
<dd><p>Invalidade PSR</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">frontbuffer_bits</span></code></dt>
<dd>frontbuffer plane tracking bits</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">fb_op_origin</span> <span class="pre">origin</span></code></dt>
<dd>which operation caused the invalidate</dd>
</dl>
<p><strong>Description</strong></p>
<p>Since the hardware frontbuffer tracking has gaps we need to integrate
with the software frontbuffer tracking. This function gets called every
time frontbuffer rendering starts and a buffer gets dirtied. PSR must be
disabled if the frontbuffer mask contains a buffer relevant to PSR.</p>
<p>Dirty frontbuffers relevant to PSR are tracked in busy_frontbuffer_bits.”</p>
<dl class="function">
<dt id="c.intel_psr_flush">
void <code class="descname">intel_psr_flush</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, unsigned<em>&nbsp;frontbuffer_bits</em>, enum fb_op_origin<em>&nbsp;origin</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_psr_flush" title="Permalink to this definition">¶</a></dt>
<dd><p>Flush PSR</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">frontbuffer_bits</span></code></dt>
<dd>frontbuffer plane tracking bits</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">fb_op_origin</span> <span class="pre">origin</span></code></dt>
<dd>which operation caused the flush</dd>
</dl>
<p><strong>Description</strong></p>
<p>Since the hardware frontbuffer tracking has gaps we need to integrate
with the software frontbuffer tracking. This function gets called every
time frontbuffer rendering has completed and flushed out to memory. PSR
can be enabled again if no other frontbuffer relevant to PSR is dirty.</p>
<p>Dirty frontbuffers relevant to PSR are tracked in busy_frontbuffer_bits.</p>
<dl class="function">
<dt id="c.intel_psr_init">
void <code class="descname">intel_psr_init</code><span class="sig-paren">(</span>struct intel_dp<em>&nbsp;*intel_dp</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_psr_init" title="Permalink to this definition">¶</a></dt>
<dd><p>Init basic PSR work and mutex.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_dp</span> <span class="pre">*intel_dp</span></code></dt>
<dd>Intel DP</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is called after the initializing connector.
(the initializing of connector treats the handling of connector capabilities)
And it initializes basic PSR stuff for each DP Encoder.</p>
</div>
<div class="section" id="frame-buffer-compression-fbc">
<h3>Frame Buffer Compression (FBC)<a class="headerlink" href="#frame-buffer-compression-fbc" title="Permalink to this headline">¶</a></h3>
<p>FBC tries to save memory bandwidth (and so power consumption) by
compressing the amount of memory used by the display. It is total
transparent to user space and completely handled in the kernel.</p>
<p>The benefits of FBC are mostly visible with solid backgrounds and
variation-less patterns. It comes from keeping the memory footprint small
and having fewer memory pages opened and accessed for refreshing the display.</p>
<p>i915 is responsible to reserve stolen memory for FBC and configure its
offset on proper registers. The hardware takes care of all
compress/decompress. However there are many known cases where we have to
forcibly disable it to allow proper screen updates.</p>
<dl class="function">
<dt id="c.intel_fbc_disable">
void <code class="descname">intel_fbc_disable</code><span class="sig-paren">(</span>struct intel_crtc<em>&nbsp;*crtc</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_fbc_disable" title="Permalink to this definition">¶</a></dt>
<dd><p>disable FBC if it’s associated with crtc</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_crtc</span> <span class="pre">*crtc</span></code></dt>
<dd>the CRTC</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function disables FBC if it’s associated with the provided CRTC.</p>
<dl class="function">
<dt id="c.intel_fbc_global_disable">
void <code class="descname">intel_fbc_global_disable</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_fbc_global_disable" title="Permalink to this definition">¶</a></dt>
<dd><p>globally disable FBC</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function disables FBC regardless of which CRTC is associated with it.</p>
<dl class="function">
<dt id="c.intel_fbc_handle_fifo_underrun_irq">
void <code class="descname">intel_fbc_handle_fifo_underrun_irq</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_fbc_handle_fifo_underrun_irq" title="Permalink to this definition">¶</a></dt>
<dd><p>disable FBC when we get a FIFO underrun</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device</dd>
</dl>
<p><strong>Description</strong></p>
<p>Without FBC, most underruns are harmless and don’t really cause too many
problems, except for an annoying message on dmesg. With FBC, underruns can
become black screens or even worse, especially when paired with bad
watermarks. So in order for us to be on the safe side, completely disable FBC
in case we ever detect a FIFO underrun on any pipe. An underrun on any pipe
already suggests that watermarks may be bad, so try to be as safe as
possible.</p>
<p>This function is called from the IRQ handler.</p>
<dl class="function">
<dt id="c.intel_fbc_init">
void <code class="descname">intel_fbc_init</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_fbc_init" title="Permalink to this definition">¶</a></dt>
<dd><p>Initialize FBC</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>the i915 device</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function might be called during PM init process.</p>
</div>
<div class="section" id="display-refresh-rate-switching-drrs">
<h3>Display Refresh Rate Switching (DRRS)<a class="headerlink" href="#display-refresh-rate-switching-drrs" title="Permalink to this headline">¶</a></h3>
<p>Display Refresh Rate Switching (DRRS) is a power conservation feature
which enables swtching between low and high refresh rates,
dynamically, based on the usage scenario. This feature is applicable
for internal panels.</p>
<p>Indication that the panel supports DRRS is given by the panel EDID, which
would list multiple refresh rates for one resolution.</p>
<p>DRRS is of 2 types - static and seamless.
Static DRRS involves changing refresh rate (RR) by doing a full modeset
(may appear as a blink on screen) and is used in dock-undock scenario.
Seamless DRRS involves changing RR without any visual effect to the user
and can be used during normal system usage. This is done by programming
certain registers.</p>
<p>Support for static/seamless DRRS may be indicated in the VBT based on
inputs from the panel spec.</p>
<p>DRRS saves power by switching to low RR based on usage scenarios.</p>
<p>The implementation is based on frontbuffer tracking implementation.  When
there is a disturbance on the screen triggered by user activity or a periodic
system activity, DRRS is disabled (RR is changed to high RR).  When there is
no movement on screen, after a timeout of 1 second, a switch to low RR is
made.</p>
<p>For integration with frontbuffer tracking code, <a class="reference internal" href="#c.intel_drrs_invalidate" title="intel_drrs_invalidate"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_drrs_invalidate()</span></code></a>
and <a class="reference internal" href="#c.intel_drrs_flush" title="intel_drrs_flush"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_drrs_flush()</span></code></a> are called.</p>
<p>DRRS can be further extended to support other internal panels and also
the scenario of video playback wherein RR is set based on the rate
requested by userspace.</p>
<dl class="function">
<dt id="c.intel_drrs_enable">
void <code class="descname">intel_drrs_enable</code><span class="sig-paren">(</span>struct intel_dp<em>&nbsp;*intel_dp</em>, const struct intel_crtc_state<em>&nbsp;*crtc_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_drrs_enable" title="Permalink to this definition">¶</a></dt>
<dd><p>init drrs struct if supported</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_dp</span> <span class="pre">*intel_dp</span></code></dt>
<dd>DP struct</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*crtc_state</span></code></dt>
<dd>A pointer to the active crtc state.</dd>
</dl>
<p><strong>Description</strong></p>
<p>Initializes frontbuffer_bits and drrs.dp</p>
<dl class="function">
<dt id="c.intel_drrs_disable">
void <code class="descname">intel_drrs_disable</code><span class="sig-paren">(</span>struct intel_dp<em>&nbsp;*intel_dp</em>, const struct intel_crtc_state<em>&nbsp;*old_crtc_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_drrs_disable" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable DRRS</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_dp</span> <span class="pre">*intel_dp</span></code></dt>
<dd>DP struct</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*old_crtc_state</span></code></dt>
<dd>Pointer to old crtc_state.</dd>
</dl>
<dl class="function">
<dt id="c.intel_drrs_invalidate">
void <code class="descname">intel_drrs_invalidate</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, unsigned int<em>&nbsp;frontbuffer_bits</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_drrs_invalidate" title="Permalink to this definition">¶</a></dt>
<dd><p>Disable Idleness DRRS</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">frontbuffer_bits</span></code></dt>
<dd>frontbuffer plane tracking bits</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function gets called everytime rendering on the given planes start.
Hence DRRS needs to be Upclocked, i.e. (LOW_RR -&gt; HIGH_RR).</p>
<p>Dirty frontbuffers relevant to DRRS are tracked in busy_frontbuffer_bits.</p>
<dl class="function">
<dt id="c.intel_drrs_flush">
void <code class="descname">intel_drrs_flush</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, unsigned int<em>&nbsp;frontbuffer_bits</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_drrs_flush" title="Permalink to this definition">¶</a></dt>
<dd><p>Restart Idleness DRRS</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">frontbuffer_bits</span></code></dt>
<dd>frontbuffer plane tracking bits</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function gets called every time rendering on the given planes has
completed or flip on a crtc is completed. So DRRS should be upclocked
(LOW_RR -&gt; HIGH_RR). And also Idleness detection should be started again,
if no other planes are dirty.</p>
<p>Dirty frontbuffers relevant to DRRS are tracked in busy_frontbuffer_bits.</p>
<dl class="function">
<dt id="c.intel_drrs_init">
struct <a class="reference internal" href="drm-kms.html#c.drm_display_mode" title="drm_display_mode">drm_display_mode</a> * <code class="descname">intel_drrs_init</code><span class="sig-paren">(</span>struct intel_connector<em>&nbsp;*connector</em>, struct <a class="reference internal" href="drm-kms.html#c.drm_display_mode" title="drm_display_mode">drm_display_mode</a><em>&nbsp;*fixed_mode</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_drrs_init" title="Permalink to this definition">¶</a></dt>
<dd><p>Init basic DRRS work and mutex.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_connector</span> <span class="pre">*connector</span></code></dt>
<dd>eDP connector</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_display_mode</span> <span class="pre">*fixed_mode</span></code></dt>
<dd>preferred mode of panel</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is  called only once at driver load to initialize basic
DRRS stuff.</p>
<p><strong>Return</strong></p>
<p>Downclock mode if panel supports it, else return NULL.
DRRS support is determined by the presence of downclock mode (apart
from VBT setting).</p>
</div>
<div class="section" id="dpio">
<h3>DPIO<a class="headerlink" href="#dpio" title="Permalink to this headline">¶</a></h3>
<p>VLV, CHV and BXT have slightly peculiar display PHYs for driving DP/HDMI
ports. DPIO is the name given to such a display PHY. These PHYs
don’t follow the standard programming model using direct MMIO
registers, and instead their registers must be accessed trough IOSF
sideband. VLV has one such PHY for driving ports B and C, and CHV
adds another PHY for driving port D. Each PHY responds to specific
IOSF-SB port.</p>
<p>Each display PHY is made up of one or two channels. Each channel
houses a common lane part which contains the PLL and other common
logic. CH0 common lane also contains the IOSF-SB logic for the
Common Register Interface (CRI) ie. the DPIO registers. CRI clock
must be running when any DPIO registers are accessed.</p>
<p>In addition to having their own registers, the PHYs are also
controlled through some dedicated signals from the display
controller. These include PLL reference clock enable, PLL enable,
and CRI clock selection, for example.</p>
<p>Eeach channel also has two splines (also called data lanes), and
each spline is made up of one Physical Access Coding Sub-Layer
(PCS) block and two TX lanes. So each channel has two PCS blocks
and four TX lanes. The TX lanes are used as DP lanes or TMDS
data/clock pairs depending on the output type.</p>
<p>Additionally the PHY also contains an AUX lane with AUX blocks
for each channel. This is used for DP AUX communication, but
this fact isn’t really relevant for the driver since AUX is
controlled from the display controller side. No DPIO registers
need to be accessed during AUX communication,</p>
<p>Generally on VLV/CHV the common lane corresponds to the pipe and
the spline (PCS/TX) corresponds to the port.</p>
<p>For dual channel PHY (VLV/CHV):</p>
<blockquote>
<div><p>pipe A == CMN/PLL/REF CH0</p>
<p>pipe B == CMN/PLL/REF CH1</p>
<p>port B == PCS/TX CH0</p>
<p>port C == PCS/TX CH1</p>
</div></blockquote>
<p>This is especially important when we cross the streams
ie. drive port B with pipe B, or port C with pipe A.</p>
<p>For single channel PHY (CHV):</p>
<blockquote>
<div><p>pipe C == CMN/PLL/REF CH0</p>
<p>port D == PCS/TX CH0</p>
</div></blockquote>
<p>On BXT the entire PHY channel corresponds to the port. That means
the PLL is also now associated with the port rather than the pipe,
and so the clock needs to be routed to the appropriate transcoder.
Port A PLL is directly connected to transcoder EDP and port B/C
PLLs can be routed to any transcoder A/B/C.</p>
<p>Note: DDI0 is digital port B, DD1 is digital port C, and DDI2 is
digital port D (CHV) or port A (BXT).</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>Dual channel PHY (VLV/CHV/BXT)
---------------------------------
|      CH0      |      CH1      |
|  CMN/PLL/REF  |  CMN/PLL/REF  |
|---------------|---------------| Display PHY
| PCS01 | PCS23 | PCS01 | PCS23 |
|-------|-------|-------|-------|
|TX0|TX1|TX2|TX3|TX0|TX1|TX2|TX3|
---------------------------------
|     DDI0      |     DDI1      | DP/HDMI ports
---------------------------------

Single channel PHY (CHV/BXT)
-----------------
|      CH0      |
|  CMN/PLL/REF  |
|---------------| Display PHY
| PCS01 | PCS23 |
|-------|-------|
|TX0|TX1|TX2|TX3|
-----------------
|     DDI2      | DP/HDMI port
-----------------
</pre></div>
</div>
</div>
<div class="section" id="dmc-firmware-support">
<h3>DMC Firmware Support<a class="headerlink" href="#dmc-firmware-support" title="Permalink to this headline">¶</a></h3>
<p>From gen9 onwards we have newly added DMC (Display microcontroller) in display
engine to save and restore the state of display engine when it enter into
low-power state and comes back to normal.</p>
<dl class="function">
<dt id="c.intel_dmc_load_program">
void <code class="descname">intel_dmc_load_program</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_dmc_load_program" title="Permalink to this definition">¶</a></dt>
<dd><p>write the firmware from memory to register.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 drm device.</dd>
</dl>
<p><strong>Description</strong></p>
<p>DMC firmware is read from a .bin file and kept in internal memory one time.
Everytime display comes back from low power state this function is called to
copy the firmware from internal memory to registers.</p>
<dl class="function">
<dt id="c.intel_dmc_ucode_init">
void <code class="descname">intel_dmc_ucode_init</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_dmc_ucode_init" title="Permalink to this definition">¶</a></dt>
<dd><p>initialize the firmware loading.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 drm device.</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is called at the time of loading the display driver to read
firmware from a .bin file and copied into a internal memory.</p>
<dl class="function">
<dt id="c.intel_dmc_ucode_suspend">
void <code class="descname">intel_dmc_ucode_suspend</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_dmc_ucode_suspend" title="Permalink to this definition">¶</a></dt>
<dd><p>prepare DMC firmware before system suspend</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 drm device</dd>
</dl>
<p><strong>Description</strong></p>
<p>Prepare the DMC firmware before entering system suspend. This includes
flushing pending work items and releasing any resources acquired during
init.</p>
<dl class="function">
<dt id="c.intel_dmc_ucode_resume">
void <code class="descname">intel_dmc_ucode_resume</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_dmc_ucode_resume" title="Permalink to this definition">¶</a></dt>
<dd><p>init DMC firmware during system resume</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 drm device</dd>
</dl>
<p><strong>Description</strong></p>
<p>Reinitialize the DMC firmware during system resume, reacquiring any
resources released in <a class="reference internal" href="#c.intel_dmc_ucode_suspend" title="intel_dmc_ucode_suspend"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_dmc_ucode_suspend()</span></code></a>.</p>
<dl class="function">
<dt id="c.intel_dmc_ucode_fini">
void <code class="descname">intel_dmc_ucode_fini</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_dmc_ucode_fini" title="Permalink to this definition">¶</a></dt>
<dd><p>unload the DMC firmware.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 drm device.</dd>
</dl>
<p><strong>Description</strong></p>
<p>Firmmware unloading includes freeing the internal memory and reset the
firmware loading status.</p>
</div>
<div class="section" id="video-bios-table-vbt">
<h3>Video BIOS Table (VBT)<a class="headerlink" href="#video-bios-table-vbt" title="Permalink to this headline">¶</a></h3>
<p>The Video BIOS Table, or VBT, provides platform and board specific
configuration information to the driver that is not discoverable or available
through other means. The configuration is mostly related to display
hardware. The VBT is available via the ACPI OpRegion or, on older systems, in
the PCI ROM.</p>
<p>The VBT consists of a VBT Header (defined as <a class="reference internal" href="#c.vbt_header" title="vbt_header"><code class="xref c c-type docutils literal notranslate"><span class="pre">struct</span> <span class="pre">vbt_header</span></code></a>), a BDB
Header (<a class="reference internal" href="#c.bdb_header" title="bdb_header"><code class="xref c c-type docutils literal notranslate"><span class="pre">struct</span> <span class="pre">bdb_header</span></code></a>), and a number of BIOS Data Blocks (BDB) that
contain the actual configuration information. The VBT Header, and thus the
VBT, begins with “$VBT” signature. The VBT Header contains the offset of the
BDB Header. The data blocks are concatenated after the BDB Header. The data
blocks have a 1-byte Block ID, 2-byte Block Size, and Block Size bytes of
data. (Block 53, the MIPI Sequence Block is an exception.)</p>
<p>The driver parses the VBT during load. The relevant information is stored in
driver private data for ease of use, and the actual VBT is not read after
that.</p>
<dl class="function">
<dt id="c.intel_bios_is_valid_vbt">
bool <code class="descname">intel_bios_is_valid_vbt</code><span class="sig-paren">(</span>const void<em>&nbsp;*buf</em>, size_t<em>&nbsp;size</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_bios_is_valid_vbt" title="Permalink to this definition">¶</a></dt>
<dd><p>does the given buffer contain a valid VBT</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">void</span> <span class="pre">*buf</span></code></dt>
<dd>pointer to a buffer to validate</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">size</span></code></dt>
<dd>size of the buffer</dd>
</dl>
<p><strong>Description</strong></p>
<p>Returns true on valid VBT.</p>
<dl class="function">
<dt id="c.intel_bios_init">
void <code class="descname">intel_bios_init</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_bios_init" title="Permalink to this definition">¶</a></dt>
<dd><p>find VBT and initialize settings from the BIOS</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>Parse and initialize settings from the Video BIOS Tables (VBT). If the VBT
was not found in ACPI OpRegion, try to find it in PCI ROM first. Also
initialize some defaults if the VBT is not present at all.</p>
<dl class="function">
<dt id="c.intel_bios_driver_remove">
void <code class="descname">intel_bios_driver_remove</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_bios_driver_remove" title="Permalink to this definition">¶</a></dt>
<dd><p>Free any resources allocated by <a class="reference internal" href="#c.intel_bios_init" title="intel_bios_init"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_bios_init()</span></code></a></p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<dl class="function">
<dt id="c.intel_bios_is_tv_present">
bool <code class="descname">intel_bios_is_tv_present</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_bios_is_tv_present" title="Permalink to this definition">¶</a></dt>
<dd><p>is integrated TV present in VBT</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>Return true if TV is present. If no child devices were parsed from VBT,
assume TV is present.</p>
<dl class="function">
<dt id="c.intel_bios_is_lvds_present">
bool <code class="descname">intel_bios_is_lvds_present</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em>, u8<em>&nbsp;*i2c_pin</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_bios_is_lvds_present" title="Permalink to this definition">¶</a></dt>
<dd><p>is LVDS present in VBT</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u8</span> <span class="pre">*i2c_pin</span></code></dt>
<dd>i2c pin for LVDS if present</dd>
</dl>
<p><strong>Description</strong></p>
<p>Return true if LVDS is present. If no child devices were parsed from VBT,
assume LVDS is present.</p>
<dl class="function">
<dt id="c.intel_bios_is_port_present">
bool <code class="descname">intel_bios_is_port_present</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em>, enum port<em>&nbsp;port</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_bios_is_port_present" title="Permalink to this definition">¶</a></dt>
<dd><p>is the specified digital port present</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">port</span> <span class="pre">port</span></code></dt>
<dd>port to check</dd>
</dl>
<p><strong>Description</strong></p>
<p>Return true if the device in <code class="docutils literal notranslate"><span class="pre">port</span></code> is present.</p>
<dl class="function">
<dt id="c.intel_bios_is_port_edp">
bool <code class="descname">intel_bios_is_port_edp</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em>, enum port<em>&nbsp;port</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_bios_is_port_edp" title="Permalink to this definition">¶</a></dt>
<dd><p>is the device in given port eDP</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">port</span> <span class="pre">port</span></code></dt>
<dd>port to check</dd>
</dl>
<p><strong>Description</strong></p>
<p>Return true if the device in <code class="docutils literal notranslate"><span class="pre">port</span></code> is eDP.</p>
<dl class="function">
<dt id="c.intel_bios_is_dsi_present">
bool <code class="descname">intel_bios_is_dsi_present</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em>, enum port<em>&nbsp;*port</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_bios_is_dsi_present" title="Permalink to this definition">¶</a></dt>
<dd><p>is DSI present in VBT</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">port</span> <span class="pre">*port</span></code></dt>
<dd>port for DSI if present</dd>
</dl>
<p><strong>Description</strong></p>
<p>Return true if DSI is present, and return the port in <code class="docutils literal notranslate"><span class="pre">port</span></code>.</p>
<dl class="function">
<dt id="c.intel_bios_is_port_hpd_inverted">
bool <code class="descname">intel_bios_is_port_hpd_inverted</code><span class="sig-paren">(</span>const struct drm_i915_private<em>&nbsp;*i915</em>, enum port<em>&nbsp;port</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_bios_is_port_hpd_inverted" title="Permalink to this definition">¶</a></dt>
<dd><p>is HPD inverted for <code class="docutils literal notranslate"><span class="pre">port</span></code></p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">port</span> <span class="pre">port</span></code></dt>
<dd>port to check</dd>
</dl>
<p><strong>Description</strong></p>
<p>Return true if HPD should be inverted for <code class="docutils literal notranslate"><span class="pre">port</span></code>.</p>
<dl class="function">
<dt id="c.intel_bios_is_lspcon_present">
bool <code class="descname">intel_bios_is_lspcon_present</code><span class="sig-paren">(</span>const struct drm_i915_private<em>&nbsp;*i915</em>, enum port<em>&nbsp;port</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_bios_is_lspcon_present" title="Permalink to this definition">¶</a></dt>
<dd><p>if LSPCON is attached on <code class="docutils literal notranslate"><span class="pre">port</span></code></p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">port</span> <span class="pre">port</span></code></dt>
<dd>port to check</dd>
</dl>
<p><strong>Description</strong></p>
<p>Return true if LSPCON is present on this port</p>
<dl class="function">
<dt id="c.intel_bios_is_lane_reversal_needed">
bool <code class="descname">intel_bios_is_lane_reversal_needed</code><span class="sig-paren">(</span>const struct drm_i915_private<em>&nbsp;*i915</em>, enum port<em>&nbsp;port</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_bios_is_lane_reversal_needed" title="Permalink to this definition">¶</a></dt>
<dd><p>if lane reversal needed on port</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">port</span> <span class="pre">port</span></code></dt>
<dd>port to check</dd>
</dl>
<p><strong>Description</strong></p>
<p>Return true if port requires lane reversal</p>
<dl class="type">
<dt id="c.vbt_header">
struct <code class="descname">vbt_header</code><a class="headerlink" href="#c.vbt_header" title="Permalink to this definition">¶</a></dt>
<dd><p>VBT Header structure</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct vbt_header {
  u8 signature[20];
  u16 version;
  u16 header_size;
  u16 vbt_size;
  u8 vbt_checksum;
  u8 reserved0;
  u32 bdb_offset;
  u32 aim_offset[4];
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">signature</span></code></dt>
<dd>VBT signature, always starts with “$VBT”</dd>
<dt><code class="docutils literal notranslate"><span class="pre">version</span></code></dt>
<dd>Version of this structure</dd>
<dt><code class="docutils literal notranslate"><span class="pre">header_size</span></code></dt>
<dd>Size of this structure</dd>
<dt><code class="docutils literal notranslate"><span class="pre">vbt_size</span></code></dt>
<dd>Size of VBT (VBT Header, BDB Header and data blocks)</dd>
<dt><code class="docutils literal notranslate"><span class="pre">vbt_checksum</span></code></dt>
<dd>Checksum</dd>
<dt><code class="docutils literal notranslate"><span class="pre">reserved0</span></code></dt>
<dd>Reserved</dd>
<dt><code class="docutils literal notranslate"><span class="pre">bdb_offset</span></code></dt>
<dd>Offset of <a class="reference internal" href="#c.bdb_header" title="bdb_header"><code class="xref c c-type docutils literal notranslate"><span class="pre">struct</span> <span class="pre">bdb_header</span></code></a> from beginning of VBT</dd>
<dt><code class="docutils literal notranslate"><span class="pre">aim_offset</span></code></dt>
<dd>Offsets of add-in data blocks from beginning of VBT</dd>
</dl>
<dl class="type">
<dt id="c.bdb_header">
struct <code class="descname">bdb_header</code><a class="headerlink" href="#c.bdb_header" title="Permalink to this definition">¶</a></dt>
<dd><p>BDB Header structure</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct bdb_header {
  u8 signature[16];
  u16 version;
  u16 header_size;
  u16 bdb_size;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">signature</span></code></dt>
<dd>BDB signature “BIOS_DATA_BLOCK”</dd>
<dt><code class="docutils literal notranslate"><span class="pre">version</span></code></dt>
<dd>Version of the data block definitions</dd>
<dt><code class="docutils literal notranslate"><span class="pre">header_size</span></code></dt>
<dd>Size of this structure</dd>
<dt><code class="docutils literal notranslate"><span class="pre">bdb_size</span></code></dt>
<dd>Size of BDB (BDB Header and data blocks)</dd>
</dl>
</div>
<div class="section" id="display-clocks">
<h3>Display clocks<a class="headerlink" href="#display-clocks" title="Permalink to this headline">¶</a></h3>
<p>The display engine uses several different clocks to do its work. There
are two main clocks involved that aren’t directly related to the actual
pixel clock or any symbol/bit clock of the actual output port. These
are the core display clock (CDCLK) and RAWCLK.</p>
<p>CDCLK clocks most of the display pipe logic, and thus its frequency
must be high enough to support the rate at which pixels are flowing
through the pipes. Downscaling must also be accounted as that increases
the effective pixel rate.</p>
<p>On several platforms the CDCLK frequency can be changed dynamically
to minimize power consumption for a given display configuration.
Typically changes to the CDCLK frequency require all the display pipes
to be shut down while the frequency is being changed.</p>
<p>On SKL+ the DMC will toggle the CDCLK off/on during DC5/6 entry/exit.
DMC will not change the active CDCLK frequency however, so that part
will still be performed by the driver directly.</p>
<p>RAWCLK is a fixed frequency clock, often used by various auxiliary
blocks such as AUX CH or backlight PWM. Hence the only thing we
really need to know about RAWCLK is its frequency so that various
dividers can be programmed correctly.</p>
<dl class="function">
<dt id="c.intel_cdclk_init_hw">
void <code class="descname">intel_cdclk_init_hw</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_cdclk_init_hw" title="Permalink to this definition">¶</a></dt>
<dd><p>Initialize CDCLK hardware</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device</dd>
</dl>
<p><strong>Description</strong></p>
<p>Initialize CDCLK. This consists mainly of initializing dev_priv-&gt;cdclk.hw and
sanitizing the state of the hardware if needed. This is generally done only
during the display core initialization sequence, after which the DMC will
take care of turning CDCLK off/on as needed.</p>
<dl class="function">
<dt id="c.intel_cdclk_uninit_hw">
void <code class="descname">intel_cdclk_uninit_hw</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_cdclk_uninit_hw" title="Permalink to this definition">¶</a></dt>
<dd><p>Uninitialize CDCLK hardware</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device</dd>
</dl>
<p><strong>Description</strong></p>
<p>Uninitialize CDCLK. This is done only during the display core
uninitialization sequence.</p>
<dl class="function">
<dt id="c.intel_cdclk_needs_modeset">
bool <code class="descname">intel_cdclk_needs_modeset</code><span class="sig-paren">(</span>const struct intel_cdclk_config<em>&nbsp;*a</em>, const struct intel_cdclk_config<em>&nbsp;*b</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_cdclk_needs_modeset" title="Permalink to this definition">¶</a></dt>
<dd><p>Determine if changong between the CDCLK configurations requires a modeset on all pipes</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_cdclk_config</span> <span class="pre">*a</span></code></dt>
<dd>first CDCLK configuration</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_cdclk_config</span> <span class="pre">*b</span></code></dt>
<dd>second CDCLK configuration</dd>
</dl>
<p><strong>Return</strong></p>
<p>True if changing between the two CDCLK configurations
requires all pipes to be off, false if not.</p>
<dl class="function">
<dt id="c.intel_cdclk_can_cd2x_update">
bool <code class="descname">intel_cdclk_can_cd2x_update</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, const struct intel_cdclk_config<em>&nbsp;*a</em>, const struct intel_cdclk_config<em>&nbsp;*b</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_cdclk_can_cd2x_update" title="Permalink to this definition">¶</a></dt>
<dd><p>Determine if changing between the two CDCLK configurations requires only a cd2x divider update</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_cdclk_config</span> <span class="pre">*a</span></code></dt>
<dd>first CDCLK configuration</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_cdclk_config</span> <span class="pre">*b</span></code></dt>
<dd>second CDCLK configuration</dd>
</dl>
<p><strong>Return</strong></p>
<p>True if changing between the two CDCLK configurations
can be done with just a cd2x divider update, false if not.</p>
<dl class="function">
<dt id="c.intel_cdclk_changed">
bool <code class="descname">intel_cdclk_changed</code><span class="sig-paren">(</span>const struct intel_cdclk_config<em>&nbsp;*a</em>, const struct intel_cdclk_config<em>&nbsp;*b</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_cdclk_changed" title="Permalink to this definition">¶</a></dt>
<dd><p>Determine if two CDCLK configurations are different</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_cdclk_config</span> <span class="pre">*a</span></code></dt>
<dd>first CDCLK configuration</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_cdclk_config</span> <span class="pre">*b</span></code></dt>
<dd>second CDCLK configuration</dd>
</dl>
<p><strong>Return</strong></p>
<p>True if the CDCLK configurations don’t match, false if they do.</p>
<dl class="function">
<dt id="c.intel_set_cdclk">
void <code class="descname">intel_set_cdclk</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, const struct intel_cdclk_config<em>&nbsp;*cdclk_config</em>, enum pipe<em>&nbsp;pipe</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_set_cdclk" title="Permalink to this definition">¶</a></dt>
<dd><p>Push the CDCLK configuration to the hardware</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_cdclk_config</span> <span class="pre">*cdclk_config</span></code></dt>
<dd>new CDCLK configuration</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">pipe</span> <span class="pre">pipe</span></code></dt>
<dd>pipe with which to synchronize the update</dd>
</dl>
<p><strong>Description</strong></p>
<p>Program the hardware based on the passed in CDCLK state,
if necessary.</p>
<dl class="function">
<dt id="c.intel_set_cdclk_pre_plane_update">
void <code class="descname">intel_set_cdclk_pre_plane_update</code><span class="sig-paren">(</span>struct intel_atomic_state<em>&nbsp;*state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_set_cdclk_pre_plane_update" title="Permalink to this definition">¶</a></dt>
<dd><p>Push the CDCLK state to the hardware</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_atomic_state</span> <span class="pre">*state</span></code></dt>
<dd>intel atomic state</dd>
</dl>
<p><strong>Description</strong></p>
<p>Program the hardware before updating the HW plane state based on the
new CDCLK state, if necessary.</p>
<dl class="function">
<dt id="c.intel_set_cdclk_post_plane_update">
void <code class="descname">intel_set_cdclk_post_plane_update</code><span class="sig-paren">(</span>struct intel_atomic_state<em>&nbsp;*state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_set_cdclk_post_plane_update" title="Permalink to this definition">¶</a></dt>
<dd><p>Push the CDCLK state to the hardware</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_atomic_state</span> <span class="pre">*state</span></code></dt>
<dd>intel atomic state</dd>
</dl>
<p><strong>Description</strong></p>
<p>Program the hardware after updating the HW plane state based on the
new CDCLK state, if necessary.</p>
<dl class="function">
<dt id="c.intel_update_max_cdclk">
void <code class="descname">intel_update_max_cdclk</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_update_max_cdclk" title="Permalink to this definition">¶</a></dt>
<dd><p>Determine the maximum support CDCLK frequency</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device</dd>
</dl>
<p><strong>Description</strong></p>
<p>Determine the maximum CDCLK frequency the platform supports, and also
derive the maximum dot clock frequency the maximum CDCLK frequency
allows.</p>
<dl class="function">
<dt id="c.intel_update_cdclk">
void <code class="descname">intel_update_cdclk</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_update_cdclk" title="Permalink to this definition">¶</a></dt>
<dd><p>Determine the current CDCLK frequency</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device</dd>
</dl>
<p><strong>Description</strong></p>
<p>Determine the current CDCLK frequency.</p>
<dl class="function">
<dt id="c.intel_read_rawclk">
u32 <code class="descname">intel_read_rawclk</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_read_rawclk" title="Permalink to this definition">¶</a></dt>
<dd><p>Determine the current RAWCLK frequency</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device</dd>
</dl>
<p><strong>Description</strong></p>
<p>Determine the current RAWCLK frequency. RAWCLK is a fixed
frequency clock so this needs to done only once.</p>
<dl class="function">
<dt id="c.intel_init_cdclk_hooks">
void <code class="descname">intel_init_cdclk_hooks</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_init_cdclk_hooks" title="Permalink to this definition">¶</a></dt>
<dd><p>Initialize CDCLK related modesetting hooks</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device</dd>
</dl>
</div>
<div class="section" id="display-plls">
<h3>Display PLLs<a class="headerlink" href="#display-plls" title="Permalink to this headline">¶</a></h3>
<p>Display PLLs used for driving outputs vary by platform. While some have
per-pipe or per-encoder dedicated PLLs, others allow the use of any PLL
from a pool. In the latter scenario, it is possible that multiple pipes
share a PLL if their configurations match.</p>
<p>This file provides an abstraction over display PLLs. The function
<a class="reference internal" href="#c.intel_shared_dpll_init" title="intel_shared_dpll_init"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_shared_dpll_init()</span></code></a> initializes the PLLs for the given platform.  The
users of a PLL are tracked and that tracking is integrated with the atomic
modset interface. During an atomic operation, required PLLs can be reserved
for a given CRTC and encoder configuration by calling
<a class="reference internal" href="#c.intel_reserve_shared_dplls" title="intel_reserve_shared_dplls"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_reserve_shared_dplls()</span></code></a> and previously reserved PLLs can be released
with <a class="reference internal" href="#c.intel_release_shared_dplls" title="intel_release_shared_dplls"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_release_shared_dplls()</span></code></a>.
Changes to the users are first staged in the atomic state, and then made
effective by calling <a class="reference internal" href="#c.intel_shared_dpll_swap_state" title="intel_shared_dpll_swap_state"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_shared_dpll_swap_state()</span></code></a> during the atomic
commit phase.</p>
<dl class="function">
<dt id="c.intel_get_shared_dpll_by_id">
struct <a class="reference internal" href="#c.intel_shared_dpll" title="intel_shared_dpll">intel_shared_dpll</a> * <code class="descname">intel_get_shared_dpll_by_id</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, enum <a class="reference internal" href="#c.intel_dpll_id" title="intel_dpll_id">intel_dpll_id</a><em>&nbsp;id</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_get_shared_dpll_by_id" title="Permalink to this definition">¶</a></dt>
<dd><p>get a DPLL given its id</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">intel_dpll_id</span> <span class="pre">id</span></code></dt>
<dd>pll id</dd>
</dl>
<p><strong>Return</strong></p>
<p>A pointer to the DPLL with <strong>id</strong></p>
<dl class="function">
<dt id="c.intel_get_shared_dpll_id">
enum <a class="reference internal" href="#c.intel_dpll_id" title="intel_dpll_id">intel_dpll_id</a> <code class="descname">intel_get_shared_dpll_id</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, struct <a class="reference internal" href="#c.intel_shared_dpll" title="intel_shared_dpll">intel_shared_dpll</a><em>&nbsp;*pll</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_get_shared_dpll_id" title="Permalink to this definition">¶</a></dt>
<dd><p>get the id of a DPLL</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_shared_dpll</span> <span class="pre">*pll</span></code></dt>
<dd>the DPLL</dd>
</dl>
<p><strong>Return</strong></p>
<p>The id of <strong>pll</strong></p>
<dl class="function">
<dt id="c.intel_enable_shared_dpll">
void <code class="descname">intel_enable_shared_dpll</code><span class="sig-paren">(</span>const struct intel_crtc_state<em>&nbsp;*crtc_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_enable_shared_dpll" title="Permalink to this definition">¶</a></dt>
<dd><p>enable a CRTC’s shared DPLL</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*crtc_state</span></code></dt>
<dd>CRTC, and its state, which has a shared DPLL</dd>
</dl>
<p><strong>Description</strong></p>
<p>Enable the shared DPLL used by <strong>crtc</strong>.</p>
<dl class="function">
<dt id="c.intel_disable_shared_dpll">
void <code class="descname">intel_disable_shared_dpll</code><span class="sig-paren">(</span>const struct intel_crtc_state<em>&nbsp;*crtc_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_disable_shared_dpll" title="Permalink to this definition">¶</a></dt>
<dd><p>disable a CRTC’s shared DPLL</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*crtc_state</span></code></dt>
<dd>CRTC, and its state, which has a shared DPLL</dd>
</dl>
<p><strong>Description</strong></p>
<p>Disable the shared DPLL used by <strong>crtc</strong>.</p>
<dl class="function">
<dt id="c.intel_shared_dpll_swap_state">
void <code class="descname">intel_shared_dpll_swap_state</code><span class="sig-paren">(</span>struct intel_atomic_state<em>&nbsp;*state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_shared_dpll_swap_state" title="Permalink to this definition">¶</a></dt>
<dd><p>make atomic DPLL configuration effective</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_atomic_state</span> <span class="pre">*state</span></code></dt>
<dd>atomic state</dd>
</dl>
<p><strong>Description</strong></p>
<p>This is the dpll version of <a class="reference internal" href="drm-kms-helpers.html#c.drm_atomic_helper_swap_state" title="drm_atomic_helper_swap_state"><code class="xref c c-func docutils literal notranslate"><span class="pre">drm_atomic_helper_swap_state()</span></code></a> since the
helper does not handle driver-specific global state.</p>
<p>For consistency with atomic helpers this function does a complete swap,
i.e. it also puts the current state into <strong>state</strong>, even though there is no
need for that at this moment.</p>
<dl class="function">
<dt id="c.icl_set_active_port_dpll">
void <code class="descname">icl_set_active_port_dpll</code><span class="sig-paren">(</span>struct intel_crtc_state<em>&nbsp;*crtc_state</em>, enum icl_port_dpll_id<em>&nbsp;port_dpll_id</em><span class="sig-paren">)</span><a class="headerlink" href="#c.icl_set_active_port_dpll" title="Permalink to this definition">¶</a></dt>
<dd><p>select the active port DPLL for a given CRTC</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*crtc_state</span></code></dt>
<dd>state for the CRTC to select the DPLL for</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">icl_port_dpll_id</span> <span class="pre">port_dpll_id</span></code></dt>
<dd>the active <strong>port_dpll_id</strong> to select</dd>
</dl>
<p><strong>Description</strong></p>
<p>Select the given <strong>port_dpll_id</strong> instance from the DPLLs reserved for the
CRTC.</p>
<dl class="function">
<dt id="c.intel_shared_dpll_init">
void <code class="descname">intel_shared_dpll_init</code><span class="sig-paren">(</span>struct <a class="reference internal" href="drm-internals.html#c.drm_device" title="drm_device">drm_device</a><em>&nbsp;*dev</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_shared_dpll_init" title="Permalink to this definition">¶</a></dt>
<dd><p>Initialize shared DPLLs</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_device</span> <span class="pre">*dev</span></code></dt>
<dd>drm device</dd>
</dl>
<p><strong>Description</strong></p>
<p>Initialize shared DPLLs for <strong>dev</strong>.</p>
<dl class="function">
<dt id="c.intel_reserve_shared_dplls">
bool <code class="descname">intel_reserve_shared_dplls</code><span class="sig-paren">(</span>struct intel_atomic_state<em>&nbsp;*state</em>, struct intel_crtc<em>&nbsp;*crtc</em>, struct intel_encoder<em>&nbsp;*encoder</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_reserve_shared_dplls" title="Permalink to this definition">¶</a></dt>
<dd><p>reserve DPLLs for CRTC and encoder combination</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_atomic_state</span> <span class="pre">*state</span></code></dt>
<dd>atomic state</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_crtc</span> <span class="pre">*crtc</span></code></dt>
<dd>CRTC to reserve DPLLs for</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_encoder</span> <span class="pre">*encoder</span></code></dt>
<dd>encoder</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function reserves all required DPLLs for the given CRTC and encoder
combination in the current atomic commit <strong>state</strong> and the new <strong>crtc</strong> atomic
state.</p>
<p>The new configuration in the atomic commit <strong>state</strong> is made effective by
calling <a class="reference internal" href="#c.intel_shared_dpll_swap_state" title="intel_shared_dpll_swap_state"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_shared_dpll_swap_state()</span></code></a>.</p>
<p>The reserved DPLLs should be released by calling
<a class="reference internal" href="#c.intel_release_shared_dplls" title="intel_release_shared_dplls"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_release_shared_dplls()</span></code></a>.</p>
<p><strong>Return</strong></p>
<p>True if all required DPLLs were successfully reserved.</p>
<dl class="function">
<dt id="c.intel_release_shared_dplls">
void <code class="descname">intel_release_shared_dplls</code><span class="sig-paren">(</span>struct intel_atomic_state<em>&nbsp;*state</em>, struct intel_crtc<em>&nbsp;*crtc</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_release_shared_dplls" title="Permalink to this definition">¶</a></dt>
<dd><p>end use of DPLLs by CRTC in atomic state</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_atomic_state</span> <span class="pre">*state</span></code></dt>
<dd>atomic state</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_crtc</span> <span class="pre">*crtc</span></code></dt>
<dd>crtc from which the DPLLs are to be released</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function releases all DPLLs reserved by <a class="reference internal" href="#c.intel_reserve_shared_dplls" title="intel_reserve_shared_dplls"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_reserve_shared_dplls()</span></code></a>
from the current atomic commit <strong>state</strong> and the old <strong>crtc</strong> atomic state.</p>
<p>The new configuration in the atomic commit <strong>state</strong> is made effective by
calling <a class="reference internal" href="#c.intel_shared_dpll_swap_state" title="intel_shared_dpll_swap_state"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_shared_dpll_swap_state()</span></code></a>.</p>
<dl class="function">
<dt id="c.intel_update_active_dpll">
void <code class="descname">intel_update_active_dpll</code><span class="sig-paren">(</span>struct intel_atomic_state<em>&nbsp;*state</em>, struct intel_crtc<em>&nbsp;*crtc</em>, struct intel_encoder<em>&nbsp;*encoder</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_update_active_dpll" title="Permalink to this definition">¶</a></dt>
<dd><p>update the active DPLL for a CRTC/encoder</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_atomic_state</span> <span class="pre">*state</span></code></dt>
<dd>atomic state</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_crtc</span> <span class="pre">*crtc</span></code></dt>
<dd>the CRTC for which to update the active DPLL</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_encoder</span> <span class="pre">*encoder</span></code></dt>
<dd>encoder determining the type of port DPLL</dd>
</dl>
<p><strong>Description</strong></p>
<p>Update the active DPLL for the given <strong>crtc</strong>/<strong>encoder</strong> in <strong>crtc</strong>’s atomic state,
from the port DPLLs reserved previously by <a class="reference internal" href="#c.intel_reserve_shared_dplls" title="intel_reserve_shared_dplls"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_reserve_shared_dplls()</span></code></a>. The
DPLL selected will be based on the current mode of the encoder’s port.</p>
<dl class="function">
<dt id="c.intel_dpll_get_freq">
int <code class="descname">intel_dpll_get_freq</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em>, const struct <a class="reference internal" href="#c.intel_shared_dpll" title="intel_shared_dpll">intel_shared_dpll</a><em>&nbsp;*pll</em>, const struct intel_dpll_hw_state<em>&nbsp;*pll_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_dpll_get_freq" title="Permalink to this definition">¶</a></dt>
<dd><p>calculate the DPLL’s output frequency</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_shared_dpll</span> <span class="pre">*pll</span></code></dt>
<dd>DPLL for which to calculate the output frequency</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_dpll_hw_state</span> <span class="pre">*pll_state</span></code></dt>
<dd>DPLL state from which to calculate the output frequency</dd>
</dl>
<p><strong>Description</strong></p>
<p>Return the output frequency corresponding to <strong>pll</strong>’s passed in <strong>pll_state</strong>.</p>
<dl class="function">
<dt id="c.intel_dpll_get_hw_state">
bool <code class="descname">intel_dpll_get_hw_state</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em>, struct <a class="reference internal" href="#c.intel_shared_dpll" title="intel_shared_dpll">intel_shared_dpll</a><em>&nbsp;*pll</em>, struct intel_dpll_hw_state<em>&nbsp;*hw_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_dpll_get_hw_state" title="Permalink to this definition">¶</a></dt>
<dd><p>readout the DPLL’s hardware state</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_shared_dpll</span> <span class="pre">*pll</span></code></dt>
<dd>DPLL for which to calculate the output frequency</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_dpll_hw_state</span> <span class="pre">*hw_state</span></code></dt>
<dd>DPLL’s hardware state</dd>
</dl>
<p><strong>Description</strong></p>
<p>Read out <strong>pll</strong>’s hardware state into <strong>hw_state</strong>.</p>
<dl class="function">
<dt id="c.intel_dpll_dump_hw_state">
void <code class="descname">intel_dpll_dump_hw_state</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em>, const struct intel_dpll_hw_state<em>&nbsp;*hw_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_dpll_dump_hw_state" title="Permalink to this definition">¶</a></dt>
<dd><p>write hw_state to dmesg</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 drm device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_dpll_hw_state</span> <span class="pre">*hw_state</span></code></dt>
<dd>hw state to be written to the log</dd>
</dl>
<p><strong>Description</strong></p>
<p>Write the relevant values in <strong>hw_state</strong> to dmesg using drm_dbg_kms.</p>
<dl class="type">
<dt id="c.intel_dpll_id">
enum <code class="descname">intel_dpll_id</code><a class="headerlink" href="#c.intel_dpll_id" title="Permalink to this definition">¶</a></dt>
<dd><p>possible DPLL ids</p>
</dd></dl>

<p><strong>Constants</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_PRIVATE</span></code></dt>
<dd>non-shared dpll in use</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_PCH_PLL_A</span></code></dt>
<dd>DPLL A in ILK, SNB and IVB</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_PCH_PLL_B</span></code></dt>
<dd>DPLL B in ILK, SNB and IVB</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_WRPLL1</span></code></dt>
<dd>HSW and BDW WRPLL1</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_WRPLL2</span></code></dt>
<dd>HSW and BDW WRPLL2</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_SPLL</span></code></dt>
<dd>HSW and BDW SPLL</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_LCPLL_810</span></code></dt>
<dd>HSW and BDW 0.81 GHz LCPLL</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_LCPLL_1350</span></code></dt>
<dd>HSW and BDW 1.35 GHz LCPLL</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_LCPLL_2700</span></code></dt>
<dd>HSW and BDW 2.7 GHz LCPLL</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_SKL_DPLL0</span></code></dt>
<dd>SKL and later DPLL0</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_SKL_DPLL1</span></code></dt>
<dd>SKL and later DPLL1</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_SKL_DPLL2</span></code></dt>
<dd>SKL and later DPLL2</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_SKL_DPLL3</span></code></dt>
<dd>SKL and later DPLL3</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_ICL_DPLL0</span></code></dt>
<dd>ICL/TGL combo PHY DPLL0</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_ICL_DPLL1</span></code></dt>
<dd>ICL/TGL combo PHY DPLL1</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_EHL_DPLL4</span></code></dt>
<dd>EHL combo PHY DPLL4</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_ICL_TBTPLL</span></code></dt>
<dd>ICL/TGL TBT PLL</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_ICL_MGPLL1</span></code></dt>
<dd><dl class="first last docutils">
<dt>ICL MG PLL 1 port 1 (C),</dt>
<dd>TGL TC PLL 1 port 1 (TC1)</dd>
</dl>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_ICL_MGPLL2</span></code></dt>
<dd><dl class="first last docutils">
<dt>ICL MG PLL 1 port 2 (D)</dt>
<dd>TGL TC PLL 1 port 2 (TC2)</dd>
</dl>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_ICL_MGPLL3</span></code></dt>
<dd><dl class="first last docutils">
<dt>ICL MG PLL 1 port 3 (E)</dt>
<dd>TGL TC PLL 1 port 3 (TC3)</dd>
</dl>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_ICL_MGPLL4</span></code></dt>
<dd><dl class="first last docutils">
<dt>ICL MG PLL 1 port 4 (F)</dt>
<dd>TGL TC PLL 1 port 4 (TC4)</dd>
</dl>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_TGL_MGPLL5</span></code></dt>
<dd>TGL TC PLL port 5 (TC5)</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_TGL_MGPLL6</span></code></dt>
<dd>TGL TC PLL port 6 (TC6)</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_DG1_DPLL0</span></code></dt>
<dd>DG1 combo PHY DPLL0</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_DG1_DPLL1</span></code></dt>
<dd>DG1 combo PHY DPLL1</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_DG1_DPLL2</span></code></dt>
<dd>DG1 combo PHY DPLL2</dd>
<dt><code class="docutils literal notranslate"><span class="pre">DPLL_ID_DG1_DPLL3</span></code></dt>
<dd>DG1 combo PHY DPLL3</dd>
</dl>
<p><strong>Description</strong></p>
<p>Enumeration of possible IDs for a DPLL. Real shared dpll ids must be &gt;= 0.</p>
<dl class="type">
<dt id="c.intel_shared_dpll_state">
struct <code class="descname">intel_shared_dpll_state</code><a class="headerlink" href="#c.intel_shared_dpll_state" title="Permalink to this definition">¶</a></dt>
<dd><p>hold the DPLL atomic state</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct intel_shared_dpll_state {
  u8 pipe_mask;
  struct intel_dpll_hw_state hw_state;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">pipe_mask</span></code></dt>
<dd>mask of pipes using this DPLL, active or not</dd>
<dt><code class="docutils literal notranslate"><span class="pre">hw_state</span></code></dt>
<dd>hardware configuration for the DPLL stored in
struct <code class="xref c c-type docutils literal notranslate"><span class="pre">intel_dpll_hw_state</span></code>.</dd>
</dl>
<p><strong>Description</strong></p>
<p>This structure holds an atomic state for the DPLL, that can represent
either its current state (in struct <a class="reference internal" href="#c.intel_shared_dpll" title="intel_shared_dpll"><code class="xref c c-type docutils literal notranslate"><span class="pre">intel_shared_dpll</span></code></a>) or a desired
future state which would be applied by an atomic mode set (stored in
a struct <code class="xref c c-type docutils literal notranslate"><span class="pre">intel_atomic_state</span></code>).</p>
<p>See also <a class="reference internal" href="#c.intel_reserve_shared_dplls" title="intel_reserve_shared_dplls"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_reserve_shared_dplls()</span></code></a> and <a class="reference internal" href="#c.intel_release_shared_dplls" title="intel_release_shared_dplls"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_release_shared_dplls()</span></code></a>.</p>
<dl class="type">
<dt id="c.dpll_info">
struct <code class="descname">dpll_info</code><a class="headerlink" href="#c.dpll_info" title="Permalink to this definition">¶</a></dt>
<dd><p>display PLL platform specific info</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct dpll_info {
  const char *name;
  const struct intel_shared_dpll_funcs *funcs;
  enum intel_dpll_id id;
#define INTEL_DPLL_ALWAYS_ON    (1 &lt;&lt; 0);
  u32 flags;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">name</span></code></dt>
<dd>DPLL name; used for logging</dd>
<dt><code class="docutils literal notranslate"><span class="pre">funcs</span></code></dt>
<dd>platform specific hooks</dd>
<dt><code class="docutils literal notranslate"><span class="pre">id</span></code></dt>
<dd>unique indentifier for this DPLL; should match the index in the
dev_priv-&gt;shared_dplls array</dd>
<dt><code class="docutils literal notranslate"><span class="pre">flags</span></code></dt>
<dd><dl class="first last docutils">
<dt>INTEL_DPLL_ALWAYS_ON</dt>
<dd>Inform the state checker that the DPLL is kept enabled even if
not in use by any CRTC.</dd>
</dl>
</dd>
</dl>
<dl class="type">
<dt id="c.intel_shared_dpll">
struct <code class="descname">intel_shared_dpll</code><a class="headerlink" href="#c.intel_shared_dpll" title="Permalink to this definition">¶</a></dt>
<dd><p>display PLL with tracked state and users</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct intel_shared_dpll {
  struct intel_shared_dpll_state state;
  u8 active_mask;
  bool on;
  const struct dpll_info *info;
  intel_wakeref_t wakeref;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">state</span></code></dt>
<dd>Store the state for the pll, including its hw state
and CRTCs using it.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">active_mask</span></code></dt>
<dd>mask of active pipes (i.e. DPMS on) using this DPLL</dd>
<dt><code class="docutils literal notranslate"><span class="pre">on</span></code></dt>
<dd>is the PLL actually active? Disabled during modeset</dd>
<dt><code class="docutils literal notranslate"><span class="pre">info</span></code></dt>
<dd>platform specific info</dd>
<dt><code class="docutils literal notranslate"><span class="pre">wakeref</span></code></dt>
<dd>In some platforms a device-level runtime pm reference may
need to be grabbed to disable DC states while this DPLL is enabled</dd>
</dl>
</div>
<div class="section" id="display-state-buffer">
<h3>Display State Buffer<a class="headerlink" href="#display-state-buffer" title="Permalink to this headline">¶</a></h3>
<p>A DSB (Display State Buffer) is a queue of MMIO instructions in the memory
which can be offloaded to DSB HW in Display Controller. DSB HW is a DMA
engine that can be programmed to download the DSB from memory.
It allows driver to batch submit display HW programming. This helps to
reduce loading time and CPU activity, thereby making the context switch
faster. DSB Support added from Gen12 Intel graphics based platform.</p>
<p>DSB’s can access only the pipe, plane, and transcoder Data Island Packet
registers.</p>
<p>DSB HW can support only register writes (both indexed and direct MMIO
writes). There are no registers reads possible with DSB HW engine.</p>
<dl class="function">
<dt id="c.intel_dsb_indexed_reg_write">
void <code class="descname">intel_dsb_indexed_reg_write</code><span class="sig-paren">(</span>const struct intel_crtc_state<em>&nbsp;*crtc_state</em>, i915_reg_t<em>&nbsp;reg</em>, u32<em>&nbsp;val</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_dsb_indexed_reg_write" title="Permalink to this definition">¶</a></dt>
<dd><p>Write to the DSB context for auto increment register.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*crtc_state</span></code></dt>
<dd>intel_crtc_state structure</dd>
<dt><code class="docutils literal notranslate"><span class="pre">i915_reg_t</span> <span class="pre">reg</span></code></dt>
<dd>register address.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">val</span></code></dt>
<dd>value.</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is used for writing register-value pair in command
buffer of DSB for auto-increment register. During command buffer overflow,
a warning is thrown and rest all erroneous condition register programming
is done through mmio write.</p>
<dl class="function">
<dt id="c.intel_dsb_reg_write">
void <code class="descname">intel_dsb_reg_write</code><span class="sig-paren">(</span>const struct intel_crtc_state<em>&nbsp;*crtc_state</em>, i915_reg_t<em>&nbsp;reg</em>, u32<em>&nbsp;val</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_dsb_reg_write" title="Permalink to this definition">¶</a></dt>
<dd><p>Write to the DSB context for normal register.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*crtc_state</span></code></dt>
<dd>intel_crtc_state structure</dd>
<dt><code class="docutils literal notranslate"><span class="pre">i915_reg_t</span> <span class="pre">reg</span></code></dt>
<dd>register address.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">val</span></code></dt>
<dd>value.</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is used for writing register-value pair in command
buffer of DSB. During command buffer overflow, a warning  is thrown
and rest all erroneous condition register programming is done
through mmio write.</p>
<dl class="function">
<dt id="c.intel_dsb_commit">
void <code class="descname">intel_dsb_commit</code><span class="sig-paren">(</span>const struct intel_crtc_state<em>&nbsp;*crtc_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_dsb_commit" title="Permalink to this definition">¶</a></dt>
<dd><p>Trigger workload execution of DSB.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*crtc_state</span></code></dt>
<dd>intel_crtc_state structure</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is used to do actual write to hardware using DSB.
On errors, fall back to MMIO. Also this function help to reset the context.</p>
<dl class="function">
<dt id="c.intel_dsb_prepare">
void <code class="descname">intel_dsb_prepare</code><span class="sig-paren">(</span>struct intel_crtc_state<em>&nbsp;*crtc_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_dsb_prepare" title="Permalink to this definition">¶</a></dt>
<dd><p>Allocate, pin and map the DSB command buffer.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*crtc_state</span></code></dt>
<dd>intel_crtc_state structure to prepare associated dsb instance.</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function prepare the command buffer which is used to store dsb
instructions with data.</p>
<dl class="function">
<dt id="c.intel_dsb_cleanup">
void <code class="descname">intel_dsb_cleanup</code><span class="sig-paren">(</span>struct intel_crtc_state<em>&nbsp;*crtc_state</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_dsb_cleanup" title="Permalink to this definition">¶</a></dt>
<dd><p>To cleanup DSB context.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_crtc_state</span> <span class="pre">*crtc_state</span></code></dt>
<dd>intel_crtc_state structure to cleanup associated dsb instance.</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function cleanup the DSB context by unpinning and releasing
the VMA object associated with it.</p>
</div>
</div>
<div class="section" id="memory-management-and-command-submission">
<h2>Memory Management and Command Submission<a class="headerlink" href="#memory-management-and-command-submission" title="Permalink to this headline">¶</a></h2>
<p>This sections covers all things related to the GEM implementation in the
i915 driver.</p>
<div class="section" id="intel-gpu-basics">
<h3>Intel GPU Basics<a class="headerlink" href="#intel-gpu-basics" title="Permalink to this headline">¶</a></h3>
<p>An Intel GPU has multiple engines. There are several engine types.</p>
<ul class="simple">
<li>RCS engine is for rendering 3D and performing compute, this is named
<cite>I915_EXEC_RENDER</cite> in user space.</li>
<li>BCS is a blitting (copy) engine, this is named <cite>I915_EXEC_BLT</cite> in user
space.</li>
<li>VCS is a video encode and decode engine, this is named <cite>I915_EXEC_BSD</cite>
in user space</li>
<li>VECS is video enhancement engine, this is named <cite>I915_EXEC_VEBOX</cite> in user
space.</li>
<li>The enumeration <cite>I915_EXEC_DEFAULT</cite> does not refer to specific engine;
instead it is to be used by user space to specify a default rendering
engine (for 3D) that may or may not be the same as RCS.</li>
</ul>
<p>The Intel GPU family is a family of integrated GPU’s using Unified
Memory Access. For having the GPU “do work”, user space will feed the
GPU batch buffers via one of the ioctls <cite>DRM_IOCTL_I915_GEM_EXECBUFFER2</cite>
or <cite>DRM_IOCTL_I915_GEM_EXECBUFFER2_WR</cite>. Most such batchbuffers will
instruct the GPU to perform work (for example rendering) and that work
needs memory from which to read and memory to which to write. All memory
is encapsulated within GEM buffer objects (usually created with the ioctl
<cite>DRM_IOCTL_I915_GEM_CREATE</cite>). An ioctl providing a batchbuffer for the GPU
to create will also list all GEM buffer objects that the batchbuffer reads
and/or writes. For implementation details of memory management see
<a class="reference internal" href="#gem-bo-management-implementation-details">GEM BO Management Implementation Details</a>.</p>
<p>The i915 driver allows user space to create a context via the ioctl
<cite>DRM_IOCTL_I915_GEM_CONTEXT_CREATE</cite> which is identified by a 32-bit
integer. Such a context should be viewed by user-space as -loosely-
analogous to the idea of a CPU process of an operating system. The i915
driver guarantees that commands issued to a fixed context are to be
executed so that writes of a previously issued command are seen by
reads of following commands. Actions issued between different contexts
(even if from the same file descriptor) are NOT given that guarantee
and the only way to synchronize across contexts (even from the same
file descriptor) is through the use of fences. At least as far back as
Gen4, also have that a context carries with it a GPU HW context;
the HW context is essentially (most of atleast) the state of a GPU.
In addition to the ordering guarantees, the kernel will restore GPU
state via HW context when commands are issued to a context, this saves
user space the need to restore (most of atleast) the GPU state at the
start of each batchbuffer. The non-deprecated ioctls to submit batchbuffer
work can pass that ID (in the lower bits of drm_i915_gem_execbuffer2::rsvd1)
to identify what context to use with the command.</p>
<p>The GPU has its own memory management and address space. The kernel
driver maintains the memory translation table for the GPU. For older
GPUs (i.e. those before Gen8), there is a single global such translation
table, a global Graphics Translation Table (GTT). For newer generation
GPUs each context has its own translation table, called Per-Process
Graphics Translation Table (PPGTT). Of important note, is that although
PPGTT is named per-process it is actually per context. When user space
submits a batchbuffer, the kernel walks the list of GEM buffer objects
used by the batchbuffer and guarantees that not only is the memory of
each such GEM buffer object resident but it is also present in the
(PP)GTT. If the GEM buffer object is not yet placed in the (PP)GTT,
then it is given an address. Two consequences of this are: the kernel
needs to edit the batchbuffer submitted to write the correct value of
the GPU address when a GEM BO is assigned a GPU address and the kernel
might evict a different GEM BO from the (PP)GTT to make address room
for another GEM BO. Consequently, the ioctls submitting a batchbuffer
for execution also include a list of all locations within buffers that
refer to GPU-addresses so that the kernel can edit the buffer correctly.
This process is dubbed relocation.</p>
</div>
<div class="section" id="locking-guidelines">
<h3>Locking Guidelines<a class="headerlink" href="#locking-guidelines" title="Permalink to this headline">¶</a></h3>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">This is a description of how the locking should be after
refactoring is done. Does not necessarily reflect what the locking
looks like while WIP.</p>
</div>
<ol class="arabic">
<li><p class="first">All locking rules and interface contracts with cross-driver interfaces
(dma-buf, dma_fence) need to be followed.</p>
</li>
<li><p class="first">No struct_mutex anywhere in the code</p>
</li>
<li><p class="first">dma_resv will be the outermost lock (when needed) and ww_acquire_ctx
is to be hoisted at highest level and passed down within i915_gem_ctx
in the call chain</p>
</li>
<li><p class="first">While holding lru/memory manager (buddy, drm_mm, whatever) locks
system memory allocations are not allowed</p>
<blockquote>
<div><ul class="simple">
<li>Enforce this by priming lockdep (with fs_reclaim). If we
allocate memory while holding these looks we get a rehash
of the shrinker vs. struct_mutex saga, and that would be
real bad.</li>
</ul>
</div></blockquote>
</li>
<li><p class="first">Do not nest different lru/memory manager locks within each other.
Take them in turn to update memory allocations, relying on the object’s
dma_resv ww_mutex to serialize against other operations.</p>
</li>
<li><p class="first">The suggestion for lru/memory managers locks is that they are small
enough to be spinlocks.</p>
</li>
<li><p class="first">All features need to come with exhaustive kernel selftests and/or
IGT tests when appropriate</p>
</li>
<li><p class="first">All LMEM uAPI paths need to be fully restartable (_interruptible()
for all locks/waits/sleeps)</p>
<blockquote>
<div><ul class="simple">
<li>Error handling validation through signal injection.
Still the best strategy we have for validating GEM uAPI
corner cases.
Must be excessively used in the IGT, and we need to check
that we really have full path coverage of all error cases.</li>
<li>-EDEADLK handling with ww_mutex</li>
</ul>
</div></blockquote>
</li>
</ol>
</div>
<div class="section" id="gem-bo-management-implementation-details">
<h3>GEM BO Management Implementation Details<a class="headerlink" href="#gem-bo-management-implementation-details" title="Permalink to this headline">¶</a></h3>
<p>A VMA represents a GEM BO that is bound into an address space. Therefore, a
VMA’s presence cannot be guaranteed before binding, or after unbinding the
object into/from the address space.</p>
<p>To make things as simple as possible (ie. no refcounting), a VMA’s lifetime
will always be &lt;= an objects lifetime. So object refcounting should cover us.</p>
</div>
<div class="section" id="buffer-object-eviction">
<h3>Buffer Object Eviction<a class="headerlink" href="#buffer-object-eviction" title="Permalink to this headline">¶</a></h3>
<p>This section documents the interface functions for evicting buffer
objects to make space available in the virtual gpu address spaces. Note
that this is mostly orthogonal to shrinking buffer objects caches, which
has the goal to make main memory (shared with the gpu through the
unified memory architecture) available.</p>
<dl class="function">
<dt id="c.i915_gem_evict_something">
int <code class="descname">i915_gem_evict_something</code><span class="sig-paren">(</span>struct i915_address_space<em>&nbsp;*vm</em>, struct i915_gem_ww_ctx<em>&nbsp;*ww</em>, u64<em>&nbsp;min_size</em>, u64<em>&nbsp;alignment</em>, unsigned long<em>&nbsp;color</em>, u64<em>&nbsp;start</em>, u64<em>&nbsp;end</em>, unsigned<em>&nbsp;flags</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_evict_something" title="Permalink to this definition">¶</a></dt>
<dd><p>Evict vmas to make room for binding a new one</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_address_space</span> <span class="pre">*vm</span></code></dt>
<dd>address space to evict from</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_gem_ww_ctx</span> <span class="pre">*ww</span></code></dt>
<dd>An optional struct i915_gem_ww_ctx.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u64</span> <span class="pre">min_size</span></code></dt>
<dd>size of the desired free space</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u64</span> <span class="pre">alignment</span></code></dt>
<dd>alignment constraint of the desired free space</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">color</span></code></dt>
<dd>color for the desired space</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u64</span> <span class="pre">start</span></code></dt>
<dd>start (inclusive) of the range from which to evict objects</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u64</span> <span class="pre">end</span></code></dt>
<dd>end (exclusive) of the range from which to evict objects</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">flags</span></code></dt>
<dd>additional flags to control the eviction algorithm</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function will try to evict vmas until a free space satisfying the
requirements is found. Callers must check first whether any such hole exists
already before calling this function.</p>
<p>This function is used by the object/vma binding code.</p>
<p>Since this function is only used to free up virtual address space it only
ignores pinned vmas, and not object where the backing storage itself is
pinned. Hence obj-&gt;pages_pin_count does not protect against eviction.</p>
<p>To clarify: This is for freeing up virtual address space, not for freeing
memory in e.g. the shrinker.</p>
<dl class="function">
<dt id="c.i915_gem_evict_for_node">
int <code class="descname">i915_gem_evict_for_node</code><span class="sig-paren">(</span>struct i915_address_space<em>&nbsp;*vm</em>, struct i915_gem_ww_ctx<em>&nbsp;*ww</em>, struct <a class="reference internal" href="drm-mm.html#c.drm_mm_node" title="drm_mm_node">drm_mm_node</a><em>&nbsp;*target</em>, unsigned int<em>&nbsp;flags</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_evict_for_node" title="Permalink to this definition">¶</a></dt>
<dd><p>Evict vmas to make room for binding a new one</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_address_space</span> <span class="pre">*vm</span></code></dt>
<dd>address space to evict from</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_gem_ww_ctx</span> <span class="pre">*ww</span></code></dt>
<dd>An optional struct i915_gem_ww_ctx.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_mm_node</span> <span class="pre">*target</span></code></dt>
<dd>range (and color) to evict for</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">flags</span></code></dt>
<dd>additional flags to control the eviction algorithm</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function will try to evict vmas that overlap the target node.</p>
<p>To clarify: This is for freeing up virtual address space, not for freeing
memory in e.g. the shrinker.</p>
<dl class="function">
<dt id="c.i915_gem_evict_vm">
int <code class="descname">i915_gem_evict_vm</code><span class="sig-paren">(</span>struct i915_address_space<em>&nbsp;*vm</em>, struct i915_gem_ww_ctx<em>&nbsp;*ww</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_evict_vm" title="Permalink to this definition">¶</a></dt>
<dd><p>Evict all idle vmas from a vm</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_address_space</span> <span class="pre">*vm</span></code></dt>
<dd>Address space to cleanse</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_gem_ww_ctx</span> <span class="pre">*ww</span></code></dt>
<dd>An optional struct i915_gem_ww_ctx. If not NULL, i915_gem_evict_vm
will be able to evict vma’s locked by the ww as well.</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function evicts all vmas from a vm.</p>
<p>This is used by the execbuf code as a last-ditch effort to defragment the
address space.</p>
<p>To clarify: This is for freeing up virtual address space, not for freeing
memory in e.g. the shrinker.</p>
</div>
<div class="section" id="buffer-object-memory-shrinking">
<h3>Buffer Object Memory Shrinking<a class="headerlink" href="#buffer-object-memory-shrinking" title="Permalink to this headline">¶</a></h3>
<p>This section documents the interface function for shrinking memory usage
of buffer object caches. Shrinking is used to make main memory
available. Note that this is mostly orthogonal to evicting buffer
objects, which has the goal to make space in gpu virtual address spaces.</p>
<dl class="function">
<dt id="c.i915_gem_shrink">
unsigned long <code class="descname">i915_gem_shrink</code><span class="sig-paren">(</span>struct i915_gem_ww_ctx<em>&nbsp;*ww</em>, struct drm_i915_private<em>&nbsp;*i915</em>, unsigned long<em>&nbsp;target</em>, unsigned long<em>&nbsp;*nr_scanned</em>, unsigned int<em>&nbsp;shrink</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_shrink" title="Permalink to this definition">¶</a></dt>
<dd><p>Shrink buffer object caches</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_gem_ww_ctx</span> <span class="pre">*ww</span></code></dt>
<dd>i915 gem ww acquire ctx, or NULL</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">target</span></code></dt>
<dd>amount of memory to make available, in pages</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">*nr_scanned</span></code></dt>
<dd>optional output for number of pages scanned (incremental)</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">shrink</span></code></dt>
<dd>control flags for selecting cache types</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function is the main interface to the shrinker. It will try to release
up to <strong>target</strong> pages of main memory backing storage from buffer objects.
Selection of the specific caches can be done with <strong>flags</strong>. This is e.g. useful
when purgeable objects should be removed from caches preferentially.</p>
<p>Note that it’s not guaranteed that released amount is actually available as
free system memory - the pages might still be in-used to due to other reasons
(like cpu mmaps) or the mm core has reused them before we could grab them.
Therefore code that needs to explicitly shrink buffer objects caches (e.g. to
avoid deadlocks in memory reclaim) must fall back to <a class="reference internal" href="#c.i915_gem_shrink_all" title="i915_gem_shrink_all"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_gem_shrink_all()</span></code></a>.</p>
<p>Also note that any kind of pinning (both per-vma address space pins and
backing storage pins at the buffer object level) result in the shrinker code
having to skip the object.</p>
<p><strong>Return</strong></p>
<p>The number of pages of backing storage actually released.</p>
<dl class="function">
<dt id="c.i915_gem_shrink_all">
unsigned long <code class="descname">i915_gem_shrink_all</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_shrink_all" title="Permalink to this definition">¶</a></dt>
<dd><p>Shrink buffer object caches completely</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device</dd>
</dl>
<p><strong>Description</strong></p>
<p>This is a simple wraper around <a class="reference internal" href="#c.i915_gem_shrink" title="i915_gem_shrink"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_gem_shrink()</span></code></a> to aggressively shrink all
caches completely. It also first waits for and retires all outstanding
requests to also be able to release backing storage for active objects.</p>
<p>This should only be used in code to intentionally quiescent the gpu or as a
last-ditch effort when memory seems to have run out.</p>
<p><strong>Return</strong></p>
<p>The number of pages of backing storage actually released.</p>
<dl class="function">
<dt id="c.i915_gem_object_make_unshrinkable">
void <code class="descname">i915_gem_object_make_unshrinkable</code><span class="sig-paren">(</span>struct drm_i915_gem_object<em>&nbsp;*obj</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_object_make_unshrinkable" title="Permalink to this definition">¶</a></dt>
<dd><p>Hide the object from the shrinker. By default all object types that support shrinking(see IS_SHRINKABLE), will also make the object visible to the shrinker after allocating the system memory pages.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_gem_object</span> <span class="pre">*obj</span></code></dt>
<dd>The GEM object.</dd>
</dl>
<p><strong>Description</strong></p>
<p>This is typically used for special kernel internal objects that can’t be
easily processed by the shrinker, like if they are perma-pinned.</p>
<dl class="function">
<dt id="c.__i915_gem_object_make_shrinkable">
void <code class="descname">__i915_gem_object_make_shrinkable</code><span class="sig-paren">(</span>struct drm_i915_gem_object<em>&nbsp;*obj</em><span class="sig-paren">)</span><a class="headerlink" href="#c.__i915_gem_object_make_shrinkable" title="Permalink to this definition">¶</a></dt>
<dd><p>Move the object to the tail of the shrinkable list. Objects on this list might be swapped out. Used with WILLNEED objects.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_gem_object</span> <span class="pre">*obj</span></code></dt>
<dd>The GEM object.</dd>
</dl>
<p><strong>Description</strong></p>
<p>DO NOT USE. This is intended to be called on very special objects that don’t
yet have mm.pages, but are guaranteed to have potentially reclaimable pages
underneath.</p>
<dl class="function">
<dt id="c.__i915_gem_object_make_purgeable">
void <code class="descname">__i915_gem_object_make_purgeable</code><span class="sig-paren">(</span>struct drm_i915_gem_object<em>&nbsp;*obj</em><span class="sig-paren">)</span><a class="headerlink" href="#c.__i915_gem_object_make_purgeable" title="Permalink to this definition">¶</a></dt>
<dd><p>Move the object to the tail of the purgeable list. Objects on this list might be swapped out. Used with DONTNEED objects.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_gem_object</span> <span class="pre">*obj</span></code></dt>
<dd>The GEM object.</dd>
</dl>
<p><strong>Description</strong></p>
<p>DO NOT USE. This is intended to be called on very special objects that don’t
yet have mm.pages, but are guaranteed to have potentially reclaimable pages
underneath.</p>
<dl class="function">
<dt id="c.i915_gem_object_make_shrinkable">
void <code class="descname">i915_gem_object_make_shrinkable</code><span class="sig-paren">(</span>struct drm_i915_gem_object<em>&nbsp;*obj</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_object_make_shrinkable" title="Permalink to this definition">¶</a></dt>
<dd><p>Move the object to the tail of the shrinkable list. Objects on this list might be swapped out. Used with WILLNEED objects.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_gem_object</span> <span class="pre">*obj</span></code></dt>
<dd>The GEM object.</dd>
</dl>
<p><strong>Description</strong></p>
<p>MUST only be called on objects which have backing pages.</p>
<p>MUST be balanced with previous call to <a class="reference internal" href="#c.i915_gem_object_make_unshrinkable" title="i915_gem_object_make_unshrinkable"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_gem_object_make_unshrinkable()</span></code></a>.</p>
<dl class="function">
<dt id="c.i915_gem_object_make_purgeable">
void <code class="descname">i915_gem_object_make_purgeable</code><span class="sig-paren">(</span>struct drm_i915_gem_object<em>&nbsp;*obj</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_object_make_purgeable" title="Permalink to this definition">¶</a></dt>
<dd><p>Move the object to the tail of the purgeable list. Used with DONTNEED objects. Unlike with shrinkable objects, the shrinker will attempt to discard the backing pages, instead of trying to swap them out.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_gem_object</span> <span class="pre">*obj</span></code></dt>
<dd>The GEM object.</dd>
</dl>
<p><strong>Description</strong></p>
<p>MUST only be called on objects which have backing pages.</p>
<p>MUST be balanced with previous call to <a class="reference internal" href="#c.i915_gem_object_make_unshrinkable" title="i915_gem_object_make_unshrinkable"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_gem_object_make_unshrinkable()</span></code></a>.</p>
</div>
<div class="section" id="batchbuffer-parsing">
<h3>Batchbuffer Parsing<a class="headerlink" href="#batchbuffer-parsing" title="Permalink to this headline">¶</a></h3>
<p>Motivation:
Certain OpenGL features (e.g. transform feedback, performance monitoring)
require userspace code to submit batches containing commands such as
MI_LOAD_REGISTER_IMM to access various registers. Unfortunately, some
generations of the hardware will noop these commands in “unsecure” batches
(which includes all userspace batches submitted via i915) even though the
commands may be safe and represent the intended programming model of the
device.</p>
<p>The software command parser is similar in operation to the command parsing
done in hardware for unsecure batches. However, the software parser allows
some operations that would be noop’d by hardware, if the parser determines
the operation is safe, and submits the batch as “secure” to prevent hardware
parsing.</p>
<p>Threats:
At a high level, the hardware (and software) checks attempt to prevent
granting userspace undue privileges. There are three categories of privilege.</p>
<p>First, commands which are explicitly defined as privileged or which should
only be used by the kernel driver. The parser rejects such commands</p>
<p>Second, commands which access registers. To support correct/enhanced
userspace functionality, particularly certain OpenGL extensions, the parser
provides a whitelist of registers which userspace may safely access</p>
<p>Third, commands which access privileged memory (i.e. GGTT, HWS page, etc).
The parser always rejects such commands.</p>
<p>The majority of the problematic commands fall in the MI_* range, with only a
few specific commands on each engine (e.g. PIPE_CONTROL and MI_FLUSH_DW).</p>
<p>Implementation:
Each engine maintains tables of commands and registers which the parser
uses in scanning batch buffers submitted to that engine.</p>
<p>Since the set of commands that the parser must check for is significantly
smaller than the number of commands supported, the parser tables contain only
those commands required by the parser. This generally works because command
opcode ranges have standard command length encodings. So for commands that
the parser does not need to check, it can easily skip them. This is
implemented via a per-engine length decoding vfunc.</p>
<p>Unfortunately, there are a number of commands that do not follow the standard
length encoding for their opcode range, primarily amongst the MI_* commands.
To handle this, the parser provides a way to define explicit “skip” entries
in the per-engine command tables.</p>
<p>Other command table entries map fairly directly to high level categories
mentioned above: rejected, register whitelist. The parser implements a number
of checks, including the privileged memory checks, via a general bitmasking
mechanism.</p>
<dl class="function">
<dt id="c.intel_engine_init_cmd_parser">
int <code class="descname">intel_engine_init_cmd_parser</code><span class="sig-paren">(</span>struct intel_engine_cs<em>&nbsp;*engine</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_engine_init_cmd_parser" title="Permalink to this definition">¶</a></dt>
<dd><p>set cmd parser related fields for an engine</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_engine_cs</span> <span class="pre">*engine</span></code></dt>
<dd>the engine to initialize</dd>
</dl>
<p><strong>Description</strong></p>
<p>Optionally initializes fields related to batch buffer command parsing in the
struct intel_engine_cs based on whether the platform requires software
command parsing.</p>
<dl class="function">
<dt id="c.intel_engine_cleanup_cmd_parser">
void <code class="descname">intel_engine_cleanup_cmd_parser</code><span class="sig-paren">(</span>struct intel_engine_cs<em>&nbsp;*engine</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_engine_cleanup_cmd_parser" title="Permalink to this definition">¶</a></dt>
<dd><p>clean up cmd parser related fields</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_engine_cs</span> <span class="pre">*engine</span></code></dt>
<dd>the engine to clean up</dd>
</dl>
<p><strong>Description</strong></p>
<p>Releases any resources related to command parsing that may have been
initialized for the specified engine.</p>
<dl class="function">
<dt id="c.intel_engine_cmd_parser">
int <code class="descname">intel_engine_cmd_parser</code><span class="sig-paren">(</span>struct intel_engine_cs<em>&nbsp;*engine</em>, struct i915_vma<em>&nbsp;*batch</em>, unsigned long<em>&nbsp;batch_offset</em>, unsigned long<em>&nbsp;batch_length</em>, struct i915_vma<em>&nbsp;*shadow</em>, bool<em>&nbsp;trampoline</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_engine_cmd_parser" title="Permalink to this definition">¶</a></dt>
<dd><p>parse a batch buffer for privilege violations</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_engine_cs</span> <span class="pre">*engine</span></code></dt>
<dd>the engine on which the batch is to execute</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_vma</span> <span class="pre">*batch</span></code></dt>
<dd>the batch buffer in question</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">batch_offset</span></code></dt>
<dd>byte offset in the batch at which execution starts</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">batch_length</span></code></dt>
<dd>length of the commands in batch_obj</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_vma</span> <span class="pre">*shadow</span></code></dt>
<dd>validated copy of the batch buffer in question</dd>
<dt><code class="docutils literal notranslate"><span class="pre">bool</span> <span class="pre">trampoline</span></code></dt>
<dd>true if we need to trampoline into privileged execution</dd>
</dl>
<p><strong>Description</strong></p>
<p>Parses the specified batch buffer looking for privilege violations as
described in the overview.</p>
<p><strong>Return</strong></p>
<p>non-zero if the parser finds violations or otherwise fails; -EACCES
if the batch appears legal but should use hardware parsing</p>
<dl class="function">
<dt id="c.i915_cmd_parser_get_version">
int <code class="descname">i915_cmd_parser_get_version</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*dev_priv</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_cmd_parser_get_version" title="Permalink to this definition">¶</a></dt>
<dd><p>get the cmd parser version number</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*dev_priv</span></code></dt>
<dd>i915 device private</dd>
</dl>
<p><strong>Description</strong></p>
<p>The cmd parser maintains a simple increasing integer version number suitable
for passing to userspace clients to determine what operations are permitted.</p>
<p><strong>Return</strong></p>
<p>the current version number of the cmd parser</p>
</div>
<div class="section" id="user-batchbuffer-execution">
<h3>User Batchbuffer Execution<a class="headerlink" href="#user-batchbuffer-execution" title="Permalink to this headline">¶</a></h3>
<dl class="type">
<dt id="c.i915_gem_engines">
struct <code class="descname">i915_gem_engines</code><a class="headerlink" href="#c.i915_gem_engines" title="Permalink to this definition">¶</a></dt>
<dd><p>A set of engines</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct i915_gem_engines {
  union {
    struct list_head link;
    struct rcu_head rcu;
  };
  struct i915_sw_fence fence;
  struct i915_gem_context *ctx;
  unsigned int num_engines;
  struct intel_context *engines[];
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">{unnamed_union}</span></code></dt>
<dd>anonymous</dd>
<dt><code class="docutils literal notranslate"><span class="pre">link</span></code></dt>
<dd>Link in i915_gem_context::stale::engines</dd>
<dt><code class="docutils literal notranslate"><span class="pre">rcu</span></code></dt>
<dd>RCU to use when freeing</dd>
<dt><code class="docutils literal notranslate"><span class="pre">fence</span></code></dt>
<dd>Fence used for delayed destruction of engines</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ctx</span></code></dt>
<dd>i915_gem_context backpointer</dd>
<dt><code class="docutils literal notranslate"><span class="pre">num_engines</span></code></dt>
<dd>Number of engines in this set</dd>
<dt><code class="docutils literal notranslate"><span class="pre">engines</span></code></dt>
<dd>Array of engines</dd>
</dl>
<dl class="type">
<dt id="c.i915_gem_engines_iter">
struct <code class="descname">i915_gem_engines_iter</code><a class="headerlink" href="#c.i915_gem_engines_iter" title="Permalink to this definition">¶</a></dt>
<dd><p>Iterator for an i915_gem_engines set</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct i915_gem_engines_iter {
  unsigned int idx;
  const struct i915_gem_engines *engines;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">idx</span></code></dt>
<dd>Index into i915_gem_engines::engines</dd>
<dt><code class="docutils literal notranslate"><span class="pre">engines</span></code></dt>
<dd>Engine set being iterated</dd>
</dl>
<dl class="type">
<dt id="c.i915_gem_engine_type">
enum <code class="descname">i915_gem_engine_type</code><a class="headerlink" href="#c.i915_gem_engine_type" title="Permalink to this definition">¶</a></dt>
<dd><p>Describes the type of an i915_gem_proto_engine</p>
</dd></dl>

<p><strong>Constants</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">I915_GEM_ENGINE_TYPE_INVALID</span></code></dt>
<dd>An invalid engine</dd>
<dt><code class="docutils literal notranslate"><span class="pre">I915_GEM_ENGINE_TYPE_PHYSICAL</span></code></dt>
<dd>A single physical engine</dd>
<dt><code class="docutils literal notranslate"><span class="pre">I915_GEM_ENGINE_TYPE_BALANCED</span></code></dt>
<dd>A load-balanced engine set</dd>
<dt><code class="docutils literal notranslate"><span class="pre">I915_GEM_ENGINE_TYPE_PARALLEL</span></code></dt>
<dd>A parallel engine set</dd>
</dl>
<dl class="type">
<dt id="c.i915_gem_proto_engine">
struct <code class="descname">i915_gem_proto_engine</code><a class="headerlink" href="#c.i915_gem_proto_engine" title="Permalink to this definition">¶</a></dt>
<dd><p>prototype engine</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct i915_gem_proto_engine {
  enum i915_gem_engine_type type;
  struct intel_engine_cs *engine;
  unsigned int num_siblings;
  unsigned int width;
  struct intel_engine_cs **siblings;
  struct intel_sseu sseu;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">type</span></code></dt>
<dd>Type of this engine</dd>
<dt><code class="docutils literal notranslate"><span class="pre">engine</span></code></dt>
<dd>Engine, for physical</dd>
<dt><code class="docutils literal notranslate"><span class="pre">num_siblings</span></code></dt>
<dd>Number of balanced or parallel siblings</dd>
<dt><code class="docutils literal notranslate"><span class="pre">width</span></code></dt>
<dd>Width of each sibling</dd>
<dt><code class="docutils literal notranslate"><span class="pre">siblings</span></code></dt>
<dd>Balanced siblings or num_siblings * width for parallel</dd>
<dt><code class="docutils literal notranslate"><span class="pre">sseu</span></code></dt>
<dd>Client-set SSEU parameters</dd>
</dl>
<p><strong>Description</strong></p>
<p>This struct describes an engine that a context may contain.  Engines
have four types:</p>
<blockquote>
<div><ul class="simple">
<li>I915_GEM_ENGINE_TYPE_INVALID: Invalid engines can be created but they
show up as a NULL in i915_gem_engines::engines[i] and any attempt to
use them by the user results in -EINVAL.  They are also useful during
proto-context construction because the client may create invalid
engines and then set them up later as virtual engines.</li>
<li>I915_GEM_ENGINE_TYPE_PHYSICAL: A single physical engine, described by
i915_gem_proto_engine::engine.</li>
<li>I915_GEM_ENGINE_TYPE_BALANCED: A load-balanced engine set, described
i915_gem_proto_engine::num_siblings and i915_gem_proto_engine::siblings.</li>
<li>I915_GEM_ENGINE_TYPE_PARALLEL: A parallel submission engine set, described
i915_gem_proto_engine::width, i915_gem_proto_engine::num_siblings, and
i915_gem_proto_engine::siblings.</li>
</ul>
</div></blockquote>
<dl class="type">
<dt id="c.i915_gem_proto_context">
struct <code class="descname">i915_gem_proto_context</code><a class="headerlink" href="#c.i915_gem_proto_context" title="Permalink to this definition">¶</a></dt>
<dd><p>prototype context</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct i915_gem_proto_context {
  struct i915_address_space *vm;
  unsigned long user_flags;
  struct i915_sched_attr sched;
  int num_user_engines;
  struct i915_gem_proto_engine *user_engines;
  struct intel_sseu legacy_rcs_sseu;
  bool single_timeline;
  bool uses_protected_content;
  intel_wakeref_t pxp_wakeref;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">vm</span></code></dt>
<dd>See <a class="reference internal" href="#c.i915_gem_context" title="i915_gem_context"><code class="xref c c-type docutils literal notranslate"><span class="pre">i915_gem_context.vm</span></code></a></dd>
<dt><code class="docutils literal notranslate"><span class="pre">user_flags</span></code></dt>
<dd>See <a class="reference internal" href="#c.i915_gem_context" title="i915_gem_context"><code class="xref c c-type docutils literal notranslate"><span class="pre">i915_gem_context.user_flags</span></code></a></dd>
<dt><code class="docutils literal notranslate"><span class="pre">sched</span></code></dt>
<dd>See <a class="reference internal" href="#c.i915_gem_context" title="i915_gem_context"><code class="xref c c-type docutils literal notranslate"><span class="pre">i915_gem_context.sched</span></code></a></dd>
<dt><code class="docutils literal notranslate"><span class="pre">num_user_engines</span></code></dt>
<dd>Number of user-specified engines or -1</dd>
<dt><code class="docutils literal notranslate"><span class="pre">user_engines</span></code></dt>
<dd>User-specified engines</dd>
<dt><code class="docutils literal notranslate"><span class="pre">legacy_rcs_sseu</span></code></dt>
<dd>Client-set SSEU parameters for the legacy RCS</dd>
<dt><code class="docutils literal notranslate"><span class="pre">single_timeline</span></code></dt>
<dd>See See <a class="reference internal" href="#c.i915_gem_context" title="i915_gem_context"><code class="xref c c-type docutils literal notranslate"><span class="pre">i915_gem_context.syncobj</span></code></a></dd>
<dt><code class="docutils literal notranslate"><span class="pre">uses_protected_content</span></code></dt>
<dd>See <a class="reference internal" href="#c.i915_gem_context" title="i915_gem_context"><code class="xref c c-type docutils literal notranslate"><span class="pre">i915_gem_context.uses_protected_content</span></code></a></dd>
<dt><code class="docutils literal notranslate"><span class="pre">pxp_wakeref</span></code></dt>
<dd>See <a class="reference internal" href="#c.i915_gem_context" title="i915_gem_context"><code class="xref c c-type docutils literal notranslate"><span class="pre">i915_gem_context.pxp_wakeref</span></code></a></dd>
</dl>
<p><strong>Description</strong></p>
<p>The <a class="reference internal" href="#c.i915_gem_proto_context" title="i915_gem_proto_context"><code class="xref c c-type docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_gem_proto_context</span></code></a> represents the creation parameters for
a <a class="reference internal" href="#c.i915_gem_context" title="i915_gem_context"><code class="xref c c-type docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_gem_context</span></code></a>.  This is used to gather parameters provided
either through creation flags or via SET_CONTEXT_PARAM so that, when we
create the final i915_gem_context, those parameters can be immutable.</p>
<p>The context uAPI allows for two methods of setting context parameters:
SET_CONTEXT_PARAM and CONTEXT_CREATE_EXT_SETPARAM.  The former is
allowed to be called at any time while the later happens as part of
GEM_CONTEXT_CREATE.  When these were initially added, Currently,
everything settable via one is settable via the other.  While some
params are fairly simple and setting them on a live context is harmless
such the context priority, others are far trickier such as the VM or the
set of engines.  To avoid some truly nasty race conditions, we don’t
allow setting the VM or the set of engines on live contexts.</p>
<p>The way we dealt with this without breaking older userspace that sets
the VM or engine set via SET_CONTEXT_PARAM is to delay the creation of
the actual context until after the client is done configuring it with
SET_CONTEXT_PARAM.  From the perspective of the client, it has the same
u32 context ID the whole time.  From the perspective of i915, however,
it’s an i915_gem_proto_context right up until the point where we attempt
to do something which the proto-context can’t handle at which point the
real context gets created.</p>
<p>This is accomplished via a little xarray dance.  When GEM_CONTEXT_CREATE
is called, we create a proto-context, reserve a slot in context_xa but
leave it NULL, the proto-context in the corresponding slot in
proto_context_xa.  Then, whenever we go to look up a context, we first
check context_xa.  If it’s there, we return the i915_gem_context and
we’re done.  If it’s not, we look in proto_context_xa and, if we find it
there, we create the actual context and kill the proto-context.</p>
<p>At the time we made this change (April, 2021), we did a fairly complete
audit of existing userspace to ensure this wouldn’t break anything:</p>
<blockquote>
<div><ul class="simple">
<li>Mesa/i965 didn’t use the engines or VM APIs at all</li>
<li>Mesa/ANV used the engines API but via CONTEXT_CREATE_EXT_SETPARAM and
didn’t use the VM API.</li>
<li>Mesa/iris didn’t use the engines or VM APIs at all</li>
<li>The open-source compute-runtime didn’t yet use the engines API but
did use the VM API via SET_CONTEXT_PARAM.  However, CONTEXT_SETPARAM
was always the second ioctl on that context, immediately following
GEM_CONTEXT_CREATE.</li>
<li>The media driver sets engines and bonding/balancing via
SET_CONTEXT_PARAM.  However, CONTEXT_SETPARAM to set the VM was
always the second ioctl on that context, immediately following
GEM_CONTEXT_CREATE and setting engines immediately followed that.</li>
</ul>
</div></blockquote>
<p>In order for this dance to work properly, any modification to an
i915_gem_proto_context that is exposed to the client via
drm_i915_file_private::proto_context_xa must be guarded by
drm_i915_file_private::proto_context_lock.  The exception is when a
proto-context has not yet been exposed such as when handling
CONTEXT_CREATE_SET_PARAM during GEM_CONTEXT_CREATE.</p>
<dl class="type">
<dt id="c.i915_gem_context">
struct <code class="descname">i915_gem_context</code><a class="headerlink" href="#c.i915_gem_context" title="Permalink to this definition">¶</a></dt>
<dd><p>client state</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct i915_gem_context {
  struct drm_i915_private *i915;
  struct drm_i915_file_private *file_priv;
  struct i915_gem_engines __rcu *engines;
  struct mutex engines_mutex;
  struct drm_syncobj *syncobj;
  struct i915_address_space *vm;
  struct pid *pid;
  struct list_head link;
  struct kref ref;
  struct work_struct release_work;
  struct rcu_head rcu;
  unsigned long user_flags;
#define UCONTEXT_NO_ERROR_CAPTURE       1;
#define UCONTEXT_BANNABLE               2;
#define UCONTEXT_RECOVERABLE            3;
#define UCONTEXT_PERSISTENCE            4;
  unsigned long flags;
#define CONTEXT_CLOSED                  0;
#define CONTEXT_USER_ENGINES            1;
  bool uses_protected_content;
  intel_wakeref_t pxp_wakeref;
  struct mutex mutex;
  struct i915_sched_attr sched;
  atomic_t guilty_count;
  atomic_t active_count;
  unsigned long hang_timestamp[2];
#define CONTEXT_FAST_HANG_JIFFIES (120 * HZ) ;
  u8 remap_slice;
  struct radix_tree_root handles_vma;
  struct mutex lut_mutex;
  char name[TASK_COMM_LEN + 8];
  struct {
    spinlock_t lock;
    struct list_head engines;
  } stale;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">i915</span></code></dt>
<dd>i915 device backpointer</dd>
<dt><code class="docutils literal notranslate"><span class="pre">file_priv</span></code></dt>
<dd>owning file descriptor</dd>
<dt><code class="docutils literal notranslate"><span class="pre">engines</span></code></dt>
<dd>list of stale engines</dd>
<dt><code class="docutils literal notranslate"><span class="pre">engines_mutex</span></code></dt>
<dd>guards writes to engines</dd>
<dt><code class="docutils literal notranslate"><span class="pre">syncobj</span></code></dt>
<dd><p class="first">Shared timeline syncobj</p>
<p class="last">When the SHARED_TIMELINE flag is set on context creation, we
emulate a single timeline across all engines using this syncobj.
For every execbuffer2 call, this syncobj is used as both an in-
and out-fence.  Unlike the real intel_timeline, this doesn’t
provide perfect atomic in-order guarantees if the client races
with itself by calling execbuffer2 twice concurrently.  However,
if userspace races with itself, that’s not likely to yield well-
defined results anyway so we choose to not care.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">vm</span></code></dt>
<dd><p class="first">unique address space (GTT)</p>
<p>In full-ppgtt mode, each context has its own address space ensuring
complete seperation of one client from all others.</p>
<p class="last">In other modes, this is a NULL pointer with the expectation that
the caller uses the shared global GTT.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">pid</span></code></dt>
<dd><p class="first">process id of creator</p>
<p class="last">Note that who created the context may not be the principle user,
as the context may be shared across a local socket. However,
that should only affect the default context, all contexts created
explicitly by the client are expected to be isolated.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">link</span></code></dt>
<dd>place with <code class="xref c c-type docutils literal notranslate"><span class="pre">drm_i915_private.context_list</span></code></dd>
<dt><code class="docutils literal notranslate"><span class="pre">ref</span></code></dt>
<dd><p class="first">reference count</p>
<p class="last">A reference to a context is held by both the client who created it
and on each request submitted to the hardware using the request
(to ensure the hardware has access to the state until it has
finished all pending writes). See i915_gem_context_get() and
i915_gem_context_put() for access.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">release_work</span></code></dt>
<dd><p class="first">Work item for deferred cleanup, since i915_gem_context_put() tends to
be called from hardirq context.</p>
<p class="last">FIXME: The only real reason for this is <a class="reference internal" href="#c.i915_gem_engines" title="i915_gem_engines"><code class="xref c c-type docutils literal notranslate"><span class="pre">i915_gem_engines.fence</span></code></a>, all
other callers are from process context and need at most some mild
shuffling to pull the i915_gem_context_put() call out of a spinlock.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">rcu</span></code></dt>
<dd>rcu_head for deferred freeing.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">user_flags</span></code></dt>
<dd>small set of booleans controlled by the user</dd>
<dt><code class="docutils literal notranslate"><span class="pre">flags</span></code></dt>
<dd>small set of booleans</dd>
<dt><code class="docutils literal notranslate"><span class="pre">uses_protected_content</span></code></dt>
<dd><p class="first">context uses PXP-encrypted objects.</p>
<p class="last">This flag can only be set at ctx creation time and it’s immutable for
the lifetime of the context. See I915_CONTEXT_PARAM_PROTECTED_CONTENT
in uapi/drm/i915_drm.h for more info on setting restrictions and
expected behaviour of marked contexts.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">pxp_wakeref</span></code></dt>
<dd><p class="first">wakeref to keep the device awake when PXP is in use</p>
<p class="last">PXP sessions are invalidated when the device is suspended, which in
turns invalidates all contexts and objects using it. To keep the
flow simple, we keep the device awake when contexts using PXP objects
are in use. It is expected that the userspace application only uses
PXP when the display is on, so taking a wakeref here shouldn’t worsen
our power metrics.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">mutex</span></code></dt>
<dd>guards everything that isn’t engines or handles_vma</dd>
<dt><code class="docutils literal notranslate"><span class="pre">sched</span></code></dt>
<dd>scheduler parameters</dd>
<dt><code class="docutils literal notranslate"><span class="pre">guilty_count</span></code></dt>
<dd>How many times this context has caused a GPU hang.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">active_count</span></code></dt>
<dd>How many times this context was active during a GPU
hang, but did not cause it.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">hang_timestamp</span></code></dt>
<dd>The last time(s) this context caused a GPU hang</dd>
<dt><code class="docutils literal notranslate"><span class="pre">remap_slice</span></code></dt>
<dd>Bitmask of cache lines that need remapping</dd>
<dt><code class="docutils literal notranslate"><span class="pre">handles_vma</span></code></dt>
<dd>rbtree to look up our context specific obj/vma for
the user handle. (user handles are per fd, but the binding is
per vm, which may be one per context or shared with the global GTT)</dd>
<dt><code class="docutils literal notranslate"><span class="pre">lut_mutex</span></code></dt>
<dd>Locks handles_vma</dd>
<dt><code class="docutils literal notranslate"><span class="pre">name</span></code></dt>
<dd><p class="first">arbitrary name, used for user debug</p>
<p class="last">A name is constructed for the context from the creator’s process
name, pid and user handle in order to uniquely identify the
context in messages.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">stale</span></code></dt>
<dd>tracks stale engines to be destroyed</dd>
</dl>
<p><strong>Description</strong></p>
<p>The <a class="reference internal" href="#c.i915_gem_context" title="i915_gem_context"><code class="xref c c-type docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_gem_context</span></code></a> represents the combined view of the driver and
logical hardware state for a particular client.</p>
<p>Userspace submits commands to be executed on the GPU as an instruction
stream within a GEM object we call a batchbuffer. This instructions may
refer to other GEM objects containing auxiliary state such as kernels,
samplers, render targets and even secondary batchbuffers. Userspace does
not know where in the GPU memory these objects reside and so before the
batchbuffer is passed to the GPU for execution, those addresses in the
batchbuffer and auxiliary objects are updated. This is known as relocation,
or patching. To try and avoid having to relocate each object on the next
execution, userspace is told the location of those objects in this pass,
but this remains just a hint as the kernel may choose a new location for
any object in the future.</p>
<p>At the level of talking to the hardware, submitting a batchbuffer for the
GPU to execute is to add content to a buffer from which the HW
command streamer is reading.</p>
<ol class="arabic simple">
<li>Add a command to load the HW context. For Logical Ring Contexts, i.e.
Execlists, this command is not placed on the same buffer as the
remaining items.</li>
<li>Add a command to invalidate caches to the buffer.</li>
<li>Add a batchbuffer start command to the buffer; the start command is
essentially a token together with the GPU address of the batchbuffer
to be executed.</li>
<li>Add a pipeline flush to the buffer.</li>
<li>Add a memory write command to the buffer to record when the GPU
is done executing the batchbuffer. The memory write writes the
global sequence number of the request, <code class="docutils literal notranslate"><span class="pre">i915_request::global_seqno</span></code>;
the i915 driver uses the current value in the register to determine
if the GPU has completed the batchbuffer.</li>
<li>Add a user interrupt command to the buffer. This command instructs
the GPU to issue an interrupt when the command, pipeline flush and
memory write are completed.</li>
<li>Inform the hardware of the additional commands added to the buffer
(by updating the tail pointer).</li>
</ol>
<p>Processing an execbuf ioctl is conceptually split up into a few phases.</p>
<ol class="arabic simple">
<li>Validation - Ensure all the pointers, handles and flags are valid.</li>
<li>Reservation - Assign GPU address space for every object</li>
<li>Relocation - Update any addresses to point to the final locations</li>
<li>Serialisation - Order the request with respect to its dependencies</li>
<li>Construction - Construct a request to execute the batchbuffer</li>
<li>Submission (at some point in the future execution)</li>
</ol>
<p>Reserving resources for the execbuf is the most complicated phase. We
neither want to have to migrate the object in the address space, nor do
we want to have to update any relocations pointing to this object. Ideally,
we want to leave the object where it is and for all the existing relocations
to match. If the object is given a new address, or if userspace thinks the
object is elsewhere, we have to parse all the relocation entries and update
the addresses. Userspace can set the I915_EXEC_NORELOC flag to hint that
all the target addresses in all of its objects match the value in the
relocation entries and that they all match the presumed offsets given by the
list of execbuffer objects. Using this knowledge, we know that if we haven’t
moved any buffers, all the relocation entries are valid and we can skip
the update. (If userspace is wrong, the likely outcome is an impromptu GPU
hang.) The requirement for using I915_EXEC_NO_RELOC are:</p>
<blockquote>
<div><p>The addresses written in the objects must match the corresponding
reloc.presumed_offset which in turn must match the corresponding
execobject.offset.</p>
<p>Any render targets written to in the batch must be flagged with
EXEC_OBJECT_WRITE.</p>
<p>To avoid stalling, execobject.offset should match the current
address of that object within the active context.</p>
</div></blockquote>
<p>The reservation is done is multiple phases. First we try and keep any
object already bound in its current location - so as long as meets the
constraints imposed by the new execbuffer. Any object left unbound after the
first pass is then fitted into any available idle space. If an object does
not fit, all objects are removed from the reservation and the process rerun
after sorting the objects into a priority order (more difficult to fit
objects are tried first). Failing that, the entire VM is cleared and we try
to fit the execbuf once last time before concluding that it simply will not
fit.</p>
<p>A small complication to all of this is that we allow userspace not only to
specify an alignment and a size for the object in the address space, but
we also allow userspace to specify the exact offset. This objects are
simpler to place (the location is known a priori) all we have to do is make
sure the space is available.</p>
<p>Once all the objects are in place, patching up the buried pointers to point
to the final locations is a fairly simple job of walking over the relocation
entry arrays, looking up the right address and rewriting the value into
the object. Simple! … The relocation entries are stored in user memory
and so to access them we have to copy them into a local buffer. That copy
has to avoid taking any pagefaults as they may lead back to a GEM object
requiring the struct_mutex (i.e. recursive deadlock). So once again we split
the relocation into multiple passes. First we try to do everything within an
atomic context (avoid the pagefaults) which requires that we never wait. If
we detect that we may wait, or if we need to fault, then we have to fallback
to a slower path. The slowpath has to drop the mutex. (Can you hear alarm
bells yet?) Dropping the mutex means that we lose all the state we have
built up so far for the execbuf and we must reset any global data. However,
we do leave the objects pinned in their final locations - which is a
potential issue for concurrent execbufs. Once we have left the mutex, we can
allocate and copy all the relocation entries into a large array at our
leisure, reacquire the mutex, reclaim all the objects and other state and
then proceed to update any incorrect addresses with the objects.</p>
<p>As we process the relocation entries, we maintain a record of whether the
object is being written to. Using NORELOC, we expect userspace to provide
this information instead. We also check whether we can skip the relocation
by comparing the expected value inside the relocation entry with the target’s
final address. If they differ, we have to map the current object and rewrite
the 4 or 8 byte pointer within.</p>
<p>Serialising an execbuf is quite simple according to the rules of the GEM
ABI. Execution within each context is ordered by the order of submission.
Writes to any GEM object are in order of submission and are exclusive. Reads
from a GEM object are unordered with respect to other reads, but ordered by
writes. A write submitted after a read cannot occur before the read, and
similarly any read submitted after a write cannot occur before the write.
Writes are ordered between engines such that only one write occurs at any
time (completing any reads beforehand) - using semaphores where available
and CPU serialisation otherwise. Other GEM access obey the same rules, any
write (either via mmaps using set-domain, or via pwrite) must flush all GPU
reads before starting, and any read (either using set-domain or pread) must
flush all GPU writes before starting. (Note we only employ a barrier before,
we currently rely on userspace not concurrently starting a new execution
whilst reading or writing to an object. This may be an advantage or not
depending on how much you trust userspace not to shoot themselves in the
foot.) Serialisation may just result in the request being inserted into
a DAG awaiting its turn, but most simple is to wait on the CPU until
all dependencies are resolved.</p>
<p>After all of that, is just a matter of closing the request and handing it to
the hardware (well, leaving it in a queue to be executed). However, we also
offer the ability for batchbuffers to be run with elevated privileges so
that they access otherwise hidden registers. (Used to adjust L3 cache etc.)
Before any batch is given extra privileges we first must check that it
contains no nefarious instructions, we check that each instruction is from
our whitelist and all registers are also from an allowed list. We first
copy the user’s batchbuffer to a shadow (so that the user doesn’t have
access to it, either by the CPU or GPU as we scan it) and then parse each
instruction. If everything is ok, we set a flag telling the hardware to run
the batchbuffer in trusted mode, otherwise the ioctl is rejected.</p>
</div>
<div class="section" id="scheduling">
<h3>Scheduling<a class="headerlink" href="#scheduling" title="Permalink to this headline">¶</a></h3>
<dl class="type">
<dt id="c.i915_sched_engine">
struct <code class="descname">i915_sched_engine</code><a class="headerlink" href="#c.i915_sched_engine" title="Permalink to this definition">¶</a></dt>
<dd><p>scheduler engine</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct i915_sched_engine {
  struct kref ref;
  spinlock_t lock;
  struct list_head requests;
  struct list_head hold;
  struct tasklet_struct tasklet;
  struct i915_priolist default_priolist;
  int queue_priority_hint;
  struct rb_root_cached queue;
  bool no_priolist;
  void *private_data;
  void (*destroy)(struct kref *kref);
  bool (*disabled)(struct i915_sched_engine *sched_engine);
  void (*kick_backend)(const struct i915_request *rq, int prio);
  void (*bump_inflight_request_prio)(struct i915_request *rq, int prio);
  void (*retire_inflight_request_prio)(struct i915_request *rq);
  void (*schedule)(struct i915_request *request, const struct i915_sched_attr *attr);
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">ref</span></code></dt>
<dd>reference count of schedule engine object</dd>
<dt><code class="docutils literal notranslate"><span class="pre">lock</span></code></dt>
<dd>protects requests in priority lists, requests, hold and
tasklet while running</dd>
<dt><code class="docutils literal notranslate"><span class="pre">requests</span></code></dt>
<dd>list of requests inflight on this schedule engine</dd>
<dt><code class="docutils literal notranslate"><span class="pre">hold</span></code></dt>
<dd>list of ready requests, but on hold</dd>
<dt><code class="docutils literal notranslate"><span class="pre">tasklet</span></code></dt>
<dd>softirq tasklet for submission</dd>
<dt><code class="docutils literal notranslate"><span class="pre">default_priolist</span></code></dt>
<dd>priority list for I915_PRIORITY_NORMAL</dd>
<dt><code class="docutils literal notranslate"><span class="pre">queue_priority_hint</span></code></dt>
<dd><p class="first">Highest pending priority.</p>
<p class="last">When we add requests into the queue, or adjust the priority of
executing requests, we compute the maximum priority of those
pending requests. We can then use this value to determine if
we need to preempt the executing requests to service the queue.
However, since the we may have recorded the priority of an inflight
request we wanted to preempt but since completed, at the time of
dequeuing the priority hint may no longer may match the highest
available request priority.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">queue</span></code></dt>
<dd>queue of requests, in priority lists</dd>
<dt><code class="docutils literal notranslate"><span class="pre">no_priolist</span></code></dt>
<dd>priority lists disabled</dd>
<dt><code class="docutils literal notranslate"><span class="pre">private_data</span></code></dt>
<dd>private data of the submission backend</dd>
<dt><code class="docutils literal notranslate"><span class="pre">destroy</span></code></dt>
<dd>destroy schedule engine / cleanup in backend</dd>
<dt><code class="docutils literal notranslate"><span class="pre">disabled</span></code></dt>
<dd>check if backend has disabled submission</dd>
<dt><code class="docutils literal notranslate"><span class="pre">kick_backend</span></code></dt>
<dd>kick backend after a request’s priority has changed</dd>
<dt><code class="docutils literal notranslate"><span class="pre">bump_inflight_request_prio</span></code></dt>
<dd>update priority of an inflight request</dd>
<dt><code class="docutils literal notranslate"><span class="pre">retire_inflight_request_prio</span></code></dt>
<dd>indicate request is retired to
priority tracking</dd>
<dt><code class="docutils literal notranslate"><span class="pre">schedule</span></code></dt>
<dd><p class="first">adjust priority of request</p>
<p class="last">Call when the priority on a request has changed and it and its
dependencies may need rescheduling. Note the request itself may
not be ready to run!</p>
</dd>
</dl>
<p><strong>Description</strong></p>
<p>A schedule engine represents a submission queue with different priority
bands. It contains all the common state (relative to the backend) to queue,
track, and submit a request.</p>
<p>This object at the moment is quite i915 specific but will transition into a
container for the drm_gpu_scheduler plus a few other variables once the i915
is integrated with the DRM scheduler.</p>
</div>
<div class="section" id="logical-rings-logical-ring-contexts-and-execlists">
<h3>Logical Rings, Logical Ring Contexts and Execlists<a class="headerlink" href="#logical-rings-logical-ring-contexts-and-execlists" title="Permalink to this headline">¶</a></h3>
<p>Motivation:
GEN8 brings an expansion of the HW contexts: “Logical Ring Contexts”.
These expanded contexts enable a number of new abilities, especially
“Execlists” (also implemented in this file).</p>
<p>One of the main differences with the legacy HW contexts is that logical
ring contexts incorporate many more things to the context’s state, like
PDPs or ringbuffer control registers:</p>
<p>The reason why PDPs are included in the context is straightforward: as
PPGTTs (per-process GTTs) are actually per-context, having the PDPs
contained there mean you don’t need to do a ppgtt-&gt;switch_mm yourself,
instead, the GPU will do it for you on the context switch.</p>
<p>But, what about the ringbuffer control registers (head, tail, etc..)?
shouldn’t we just need a set of those per engine command streamer? This is
where the name “Logical Rings” starts to make sense: by virtualizing the
rings, the engine cs shifts to a new “ring buffer” with every context
switch. When you want to submit a workload to the GPU you: A) choose your
context, B) find its appropriate virtualized ring, C) write commands to it
and then, finally, D) tell the GPU to switch to that context.</p>
<p>Instead of the legacy MI_SET_CONTEXT, the way you tell the GPU to switch
to a contexts is via a context execution list, ergo “Execlists”.</p>
<p>LRC implementation:
Regarding the creation of contexts, we have:</p>
<ul class="simple">
<li>One global default context.</li>
<li>One local default context for each opened fd.</li>
<li>One local extra context for each context create ioctl call.</li>
</ul>
<p>Now that ringbuffers belong per-context (and not per-engine, like before)
and that contexts are uniquely tied to a given engine (and not reusable,
like before) we need:</p>
<ul class="simple">
<li>One ringbuffer per-engine inside each context.</li>
<li>One backing object per-engine inside each context.</li>
</ul>
<p>The global default context starts its life with these new objects fully
allocated and populated. The local default context for each opened fd is
more complex, because we don’t know at creation time which engine is going
to use them. To handle this, we have implemented a deferred creation of LR
contexts:</p>
<p>The local context starts its life as a hollow or blank holder, that only
gets populated for a given engine once we receive an execbuffer. If later
on we receive another execbuffer ioctl for the same context but a different
engine, we allocate/populate a new ringbuffer and context backing object and
so on.</p>
<p>Finally, regarding local contexts created using the ioctl call: as they are
only allowed with the render ring, we can allocate &amp; populate them right
away (no need to defer anything, at least for now).</p>
<p>Execlists implementation:
Execlists are the new method by which, on gen8+ hardware, workloads are
submitted for execution (as opposed to the legacy, ringbuffer-based, method).
This method works as follows:</p>
<p>When a request is committed, its commands (the BB start and any leading or
trailing commands, like the seqno breadcrumbs) are placed in the ringbuffer
for the appropriate context. The tail pointer in the hardware context is not
updated at this time, but instead, kept by the driver in the ringbuffer
structure. A structure representing this request is added to a request queue
for the appropriate engine: this structure contains a copy of the context’s
tail after the request was written to the ring buffer and a pointer to the
context itself.</p>
<p>If the engine’s request queue was empty before the request was added, the
queue is processed immediately. Otherwise the queue will be processed during
a context switch interrupt. In any case, elements on the queue will get sent
(in pairs) to the GPU’s ExecLists Submit Port (ELSP, for short) with a
globally unique 20-bits submission ID.</p>
<p>When execution of a request completes, the GPU updates the context status
buffer with a context complete event and generates a context switch interrupt.
During the interrupt handling, the driver examines the events in the buffer:
for each context complete event, if the announced ID matches that on the head
of the request queue, then that request is retired and removed from the queue.</p>
<p>After processing, if any requests were retired and the queue is not empty
then a new execution list can be submitted. The two requests at the front of
the queue are next to be submitted but since a context may not occur twice in
an execution list, if subsequent requests have the same ID as the first then
the two requests must be combined. This is done simply by discarding requests
at the head of the queue until either only one requests is left (in which case
we use a NULL second context) or the first two requests have unique IDs.</p>
<p>By always executing the first two requests in the queue the driver ensures
that the GPU is kept as busy as possible. In the case where a single context
completes but a second context is still executing, the request for this second
context will be at the head of the queue when we remove the first one. This
request will then be resubmitted along with a new request for a different context,
which will cause the hardware to continue executing the second request and queue
the new request (the GPU detects the condition of a context getting preempted
with the same context and optimizes the context switch flow by not doing
preemption, but just sampling the new tail pointer).</p>
</div>
<div class="section" id="global-gtt-views">
<h3>Global GTT views<a class="headerlink" href="#global-gtt-views" title="Permalink to this headline">¶</a></h3>
<p>Background and previous state</p>
<p>Historically objects could exists (be bound) in global GTT space only as
singular instances with a view representing all of the object’s backing pages
in a linear fashion. This view will be called a normal view.</p>
<p>To support multiple views of the same object, where the number of mapped
pages is not equal to the backing store, or where the layout of the pages
is not linear, concept of a GGTT view was added.</p>
<p>One example of an alternative view is a stereo display driven by a single
image. In this case we would have a framebuffer looking like this
(2x2 pages):</p>
<blockquote>
<div>12
34</div></blockquote>
<p>Above would represent a normal GGTT view as normally mapped for GPU or CPU
rendering. In contrast, fed to the display engine would be an alternative
view which could look something like this:</p>
<blockquote>
<div>1212
3434</div></blockquote>
<p>In this example both the size and layout of pages in the alternative view is
different from the normal view.</p>
<p>Implementation and usage</p>
<p>GGTT views are implemented using VMAs and are distinguished via enum
i915_ggtt_view_type and struct i915_ggtt_view.</p>
<p>A new flavour of core GEM functions which work with GGTT bound objects were
added with the _ggtt_ infix, and sometimes with _view postfix to avoid
renaming  in large amounts of code. They take the struct i915_ggtt_view
parameter encapsulating all metadata required to implement a view.</p>
<p>As a helper for callers which are only interested in the normal view,
globally const i915_ggtt_view_normal singleton instance exists. All old core
GEM API functions, the ones not taking the view parameter, are operating on,
or with the normal GGTT view.</p>
<p>Code wanting to add or use a new GGTT view needs to:</p>
<ol class="arabic simple">
<li>Add a new enum with a suitable name.</li>
<li>Extend the metadata in the i915_ggtt_view structure if required.</li>
<li>Add support to i915_get_vma_pages().</li>
</ol>
<p>New views are required to build a scatter-gather table from within the
i915_get_vma_pages function. This table is stored in the vma.ggtt_view and
exists for the lifetime of an VMA.</p>
<p>Core API is designed to have copy semantics which means that passed in
struct i915_ggtt_view does not need to be persistent (left around after
calling the core API functions).</p>
<dl class="function">
<dt id="c.i915_gem_gtt_reserve">
int <code class="descname">i915_gem_gtt_reserve</code><span class="sig-paren">(</span>struct i915_address_space<em>&nbsp;*vm</em>, struct i915_gem_ww_ctx<em>&nbsp;*ww</em>, struct <a class="reference internal" href="drm-mm.html#c.drm_mm_node" title="drm_mm_node">drm_mm_node</a><em>&nbsp;*node</em>, u64<em>&nbsp;size</em>, u64<em>&nbsp;offset</em>, unsigned long<em>&nbsp;color</em>, unsigned int<em>&nbsp;flags</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_gtt_reserve" title="Permalink to this definition">¶</a></dt>
<dd><p>reserve a node in an address_space (GTT)</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_address_space</span> <span class="pre">*vm</span></code></dt>
<dd>the <code class="xref c c-type docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_address_space</span></code></dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_gem_ww_ctx</span> <span class="pre">*ww</span></code></dt>
<dd>An optional struct i915_gem_ww_ctx.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_mm_node</span> <span class="pre">*node</span></code></dt>
<dd>the <a class="reference internal" href="drm-mm.html#c.drm_mm_node" title="drm_mm_node"><code class="xref c c-type docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_mm_node</span></code></a> (typically i915_vma.mode)</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u64</span> <span class="pre">size</span></code></dt>
<dd>how much space to allocate inside the GTT,
must be #I915_GTT_PAGE_SIZE aligned</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u64</span> <span class="pre">offset</span></code></dt>
<dd>where to insert inside the GTT,
must be #I915_GTT_MIN_ALIGNMENT aligned, and the node
(<strong>offset</strong> + <strong>size</strong>) must fit within the address space</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">color</span></code></dt>
<dd>color to apply to node, if this node is not from a VMA,
color must be #I915_COLOR_UNEVICTABLE</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">flags</span></code></dt>
<dd>control search and eviction behaviour</dd>
</dl>
<p><strong>Description</strong></p>
<p><a class="reference internal" href="#c.i915_gem_gtt_reserve" title="i915_gem_gtt_reserve"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_gem_gtt_reserve()</span></code></a> tries to insert the <strong>node</strong> at the exact <strong>offset</strong> inside
the address space (using <strong>size</strong> and <strong>color</strong>). If the <strong>node</strong> does not fit, it
tries to evict any overlapping nodes from the GTT, including any
neighbouring nodes if the colors do not match (to ensure guard pages between
differing domains). See <a class="reference internal" href="#c.i915_gem_evict_for_node" title="i915_gem_evict_for_node"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_gem_evict_for_node()</span></code></a> for the gory details
on the eviction algorithm. #PIN_NONBLOCK may used to prevent waiting on
evicting active overlapping objects, and any overlapping node that is pinned
or marked as unevictable will also result in failure.</p>
<p><strong>Return</strong></p>
<p>0 on success, -ENOSPC if no suitable hole is found, -EINTR if
asked to wait for eviction and interrupted.</p>
<dl class="function">
<dt id="c.i915_gem_gtt_insert">
int <code class="descname">i915_gem_gtt_insert</code><span class="sig-paren">(</span>struct i915_address_space<em>&nbsp;*vm</em>, struct i915_gem_ww_ctx<em>&nbsp;*ww</em>, struct <a class="reference internal" href="drm-mm.html#c.drm_mm_node" title="drm_mm_node">drm_mm_node</a><em>&nbsp;*node</em>, u64<em>&nbsp;size</em>, u64<em>&nbsp;alignment</em>, unsigned long<em>&nbsp;color</em>, u64<em>&nbsp;start</em>, u64<em>&nbsp;end</em>, unsigned int<em>&nbsp;flags</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_gtt_insert" title="Permalink to this definition">¶</a></dt>
<dd><p>insert a node into an address_space (GTT)</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_address_space</span> <span class="pre">*vm</span></code></dt>
<dd>the <code class="xref c c-type docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_address_space</span></code></dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_gem_ww_ctx</span> <span class="pre">*ww</span></code></dt>
<dd>An optional struct i915_gem_ww_ctx.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_mm_node</span> <span class="pre">*node</span></code></dt>
<dd>the <a class="reference internal" href="drm-mm.html#c.drm_mm_node" title="drm_mm_node"><code class="xref c c-type docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_mm_node</span></code></a> (typically i915_vma.node)</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u64</span> <span class="pre">size</span></code></dt>
<dd>how much space to allocate inside the GTT,
must be #I915_GTT_PAGE_SIZE aligned</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u64</span> <span class="pre">alignment</span></code></dt>
<dd>required alignment of starting offset, may be 0 but
if specified, this must be a power-of-two and at least
#I915_GTT_MIN_ALIGNMENT</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">color</span></code></dt>
<dd>color to apply to node</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u64</span> <span class="pre">start</span></code></dt>
<dd>start of any range restriction inside GTT (0 for all),
must be #I915_GTT_PAGE_SIZE aligned</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u64</span> <span class="pre">end</span></code></dt>
<dd>end of any range restriction inside GTT (U64_MAX for all),
must be #I915_GTT_PAGE_SIZE aligned if not U64_MAX</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">flags</span></code></dt>
<dd>control search and eviction behaviour</dd>
</dl>
<p><strong>Description</strong></p>
<p><a class="reference internal" href="#c.i915_gem_gtt_insert" title="i915_gem_gtt_insert"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_gem_gtt_insert()</span></code></a> first searches for an available hole into which
is can insert the node. The hole address is aligned to <strong>alignment</strong> and
its <strong>size</strong> must then fit entirely within the [<strong>start</strong>, <strong>end</strong>] bounds. The
nodes on either side of the hole must match <strong>color</strong>, or else a guard page
will be inserted between the two nodes (or the node evicted). If no
suitable hole is found, first a victim is randomly selected and tested
for eviction, otherwise then the LRU list of objects within the GTT
is scanned to find the first set of replacement nodes to create the hole.
Those old overlapping nodes are evicted from the GTT (and so must be
rebound before any future use). Any node that is currently pinned cannot
be evicted (see i915_vma_pin()). Similar if the node’s VMA is currently
active and #PIN_NONBLOCK is specified, that node is also skipped when
searching for an eviction candidate. See <a class="reference internal" href="#c.i915_gem_evict_something" title="i915_gem_evict_something"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_gem_evict_something()</span></code></a> for
the gory details on the eviction algorithm.</p>
<p><strong>Return</strong></p>
<p>0 on success, -ENOSPC if no suitable hole is found, -EINTR if
asked to wait for eviction and interrupted.</p>
</div>
<div class="section" id="gtt-fences-and-swizzling">
<h3>GTT Fences and Swizzling<a class="headerlink" href="#gtt-fences-and-swizzling" title="Permalink to this headline">¶</a></h3>
<dl class="function">
<dt id="c.i915_vma_revoke_fence">
void <code class="descname">i915_vma_revoke_fence</code><span class="sig-paren">(</span>struct i915_vma<em>&nbsp;*vma</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_vma_revoke_fence" title="Permalink to this definition">¶</a></dt>
<dd><p>force-remove fence for a VMA</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_vma</span> <span class="pre">*vma</span></code></dt>
<dd>vma to map linearly (not through a fence reg)</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function force-removes any fence from the given object, which is useful
if the kernel wants to do untiled GTT access.</p>
<dl class="function">
<dt id="c.i915_vma_pin_fence">
int <code class="descname">i915_vma_pin_fence</code><span class="sig-paren">(</span>struct i915_vma<em>&nbsp;*vma</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_vma_pin_fence" title="Permalink to this definition">¶</a></dt>
<dd><p>set up fencing for a vma</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_vma</span> <span class="pre">*vma</span></code></dt>
<dd>vma to map through a fence reg</dd>
</dl>
<p><strong>Description</strong></p>
<p>When mapping objects through the GTT, userspace wants to be able to write
to them without having to worry about swizzling if the object is tiled.
This function walks the fence regs looking for a free one for <strong>obj</strong>,
stealing one if it can’t find any.</p>
<p>It then sets up the reg based on the object’s properties: address, pitch
and tiling format.</p>
<p>For an untiled surface, this removes any existing fence.</p>
<p>0 on success, negative error code on failure.</p>
<p><strong>Return</strong></p>
<dl class="function">
<dt id="c.i915_reserve_fence">
struct i915_fence_reg * <code class="descname">i915_reserve_fence</code><span class="sig-paren">(</span>struct i915_ggtt<em>&nbsp;*ggtt</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_reserve_fence" title="Permalink to this definition">¶</a></dt>
<dd><p>Reserve a fence for vGPU</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_ggtt</span> <span class="pre">*ggtt</span></code></dt>
<dd>Global GTT</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function walks the fence regs looking for a free one and remove
it from the fence_list. It is used to reserve fence for vGPU to use.</p>
<dl class="function">
<dt id="c.i915_unreserve_fence">
void <code class="descname">i915_unreserve_fence</code><span class="sig-paren">(</span>struct i915_fence_reg<em>&nbsp;*fence</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_unreserve_fence" title="Permalink to this definition">¶</a></dt>
<dd><p>Reclaim a reserved fence</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_fence_reg</span> <span class="pre">*fence</span></code></dt>
<dd>the fence reg</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function add a reserved fence register from vGPU to the fence_list.</p>
<dl class="function">
<dt id="c.intel_ggtt_restore_fences">
void <code class="descname">intel_ggtt_restore_fences</code><span class="sig-paren">(</span>struct i915_ggtt<em>&nbsp;*ggtt</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_ggtt_restore_fences" title="Permalink to this definition">¶</a></dt>
<dd><p>restore fence state</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_ggtt</span> <span class="pre">*ggtt</span></code></dt>
<dd>Global GTT</dd>
</dl>
<p><strong>Description</strong></p>
<p>Restore the hw fence state to match the software tracking again, to be called
after a gpu reset and on resume. Note that on runtime suspend we only cancel
the fences, to be reacquired by the user later.</p>
<dl class="function">
<dt id="c.detect_bit_6_swizzle">
void <code class="descname">detect_bit_6_swizzle</code><span class="sig-paren">(</span>struct i915_ggtt<em>&nbsp;*ggtt</em><span class="sig-paren">)</span><a class="headerlink" href="#c.detect_bit_6_swizzle" title="Permalink to this definition">¶</a></dt>
<dd><p>detect bit 6 swizzling pattern</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_ggtt</span> <span class="pre">*ggtt</span></code></dt>
<dd>Global GGTT</dd>
</dl>
<p><strong>Description</strong></p>
<p>Detects bit 6 swizzling of address lookup between IGD access and CPU
access through main memory.</p>
<dl class="function">
<dt id="c.i915_gem_object_do_bit_17_swizzle">
void <code class="descname">i915_gem_object_do_bit_17_swizzle</code><span class="sig-paren">(</span>struct drm_i915_gem_object<em>&nbsp;*obj</em>, struct sg_table<em>&nbsp;*pages</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_object_do_bit_17_swizzle" title="Permalink to this definition">¶</a></dt>
<dd><p>fixup bit 17 swizzling</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_gem_object</span> <span class="pre">*obj</span></code></dt>
<dd>i915 GEM buffer object</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">sg_table</span> <span class="pre">*pages</span></code></dt>
<dd>the scattergather list of physical pages</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function fixes up the swizzling in case any page frame number for this
object has changed in bit 17 since that state has been saved with
<a class="reference internal" href="#c.i915_gem_object_save_bit_17_swizzle" title="i915_gem_object_save_bit_17_swizzle"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_gem_object_save_bit_17_swizzle()</span></code></a>.</p>
<p>This is called when pinning backing storage again, since the kernel is free
to move unpinned backing storage around (either by directly moving pages or
by swapping them out and back in again).</p>
<dl class="function">
<dt id="c.i915_gem_object_save_bit_17_swizzle">
void <code class="descname">i915_gem_object_save_bit_17_swizzle</code><span class="sig-paren">(</span>struct drm_i915_gem_object<em>&nbsp;*obj</em>, struct sg_table<em>&nbsp;*pages</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_object_save_bit_17_swizzle" title="Permalink to this definition">¶</a></dt>
<dd><p>save bit 17 swizzling</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_gem_object</span> <span class="pre">*obj</span></code></dt>
<dd>i915 GEM buffer object</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">sg_table</span> <span class="pre">*pages</span></code></dt>
<dd>the scattergather list of physical pages</dd>
</dl>
<p><strong>Description</strong></p>
<p>This function saves the bit 17 of each page frame number so that swizzling
can be fixed up later on with <a class="reference internal" href="#c.i915_gem_object_do_bit_17_swizzle" title="i915_gem_object_do_bit_17_swizzle"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_gem_object_do_bit_17_swizzle()</span></code></a>. This must
be called before the backing storage can be unpinned.</p>
<div class="section" id="global-gtt-fence-handling">
<h4>Global GTT Fence Handling<a class="headerlink" href="#global-gtt-fence-handling" title="Permalink to this headline">¶</a></h4>
<p>Important to avoid confusions: “fences” in the i915 driver are not execution
fences used to track command completion but hardware detiler objects which
wrap a given range of the global GTT. Each platform has only a fairly limited
set of these objects.</p>
<p>Fences are used to detile GTT memory mappings. They’re also connected to the
hardware frontbuffer render tracking and hence interact with frontbuffer
compression. Furthermore on older platforms fences are required for tiled
objects used by the display engine. They can also be used by the render
engine - they’re required for blitter commands and are optional for render
commands. But on gen4+ both display (with the exception of fbc) and rendering
have their own tiling state bits and don’t need fences.</p>
<p>Also note that fences only support X and Y tiling and hence can’t be used for
the fancier new tiling formats like W, Ys and Yf.</p>
<p>Finally note that because fences are such a restricted resource they’re
dynamically associated with objects. Furthermore fence state is committed to
the hardware lazily to avoid unnecessary stalls on gen2/3. Therefore code must
explicitly call i915_gem_object_get_fence() to synchronize fencing status
for cpu access. Also note that some code wants an unfenced view, for those
cases the fence can be removed forcefully with i915_gem_object_put_fence().</p>
<p>Internally these functions will synchronize with userspace access by removing
CPU ptes into GTT mmaps (not the GTT ptes themselves) as needed.</p>
</div>
<div class="section" id="hardware-tiling-and-swizzling-details">
<h4>Hardware Tiling and Swizzling Details<a class="headerlink" href="#hardware-tiling-and-swizzling-details" title="Permalink to this headline">¶</a></h4>
<p>The idea behind tiling is to increase cache hit rates by rearranging
pixel data so that a group of pixel accesses are in the same cacheline.
Performance improvement from doing this on the back/depth buffer are on
the order of 30%.</p>
<p>Intel architectures make this somewhat more complicated, though, by
adjustments made to addressing of data when the memory is in interleaved
mode (matched pairs of DIMMS) to improve memory bandwidth.
For interleaved memory, the CPU sends every sequential 64 bytes
to an alternate memory channel so it can get the bandwidth from both.</p>
<p>The GPU also rearranges its accesses for increased bandwidth to interleaved
memory, and it matches what the CPU does for non-tiled.  However, when tiled
it does it a little differently, since one walks addresses not just in the
X direction but also Y.  So, along with alternating channels when bit
6 of the address flips, it also alternates when other bits flip –  Bits 9
(every 512 bytes, an X tile scanline) and 10 (every two X tile scanlines)
are common to both the 915 and 965-class hardware.</p>
<p>The CPU also sometimes XORs in higher bits as well, to improve
bandwidth doing strided access like we do so frequently in graphics.  This
is called “Channel XOR Randomization” in the MCH documentation.  The result
is that the CPU is XORing in either bit 11 or bit 17 to bit 6 of its address
decode.</p>
<p>All of this bit 6 XORing has an effect on our memory management,
as we need to make sure that the 3d driver can correctly address object
contents.</p>
<p>If we don’t have interleaved memory, all tiling is safe and no swizzling is
required.</p>
<p>When bit 17 is XORed in, we simply refuse to tile at all.  Bit
17 is not just a page offset, so as we page an object out and back in,
individual pages in it will have different bit 17 addresses, resulting in
each 64 bytes being swapped with its neighbor!</p>
<p>Otherwise, if interleaved, we have to tell the 3d driver what the address
swizzling it needs to do is, since it’s writing with the CPU to the pages
(bit 6 and potentially bit 11 XORed in), and the GPU is reading from the
pages (bit 6, 9, and 10 XORed in), resulting in a cumulative bit swizzling
required by the CPU of XORing in bit 6, 9, 10, and potentially 11, in order
to match what the GPU expects.</p>
</div>
</div>
<div class="section" id="object-tiling-ioctls">
<h3>Object Tiling IOCTLs<a class="headerlink" href="#object-tiling-ioctls" title="Permalink to this headline">¶</a></h3>
<dl class="function">
<dt id="c.i915_gem_fence_size">
u32 <code class="descname">i915_gem_fence_size</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em>, u32<em>&nbsp;size</em>, unsigned int<em>&nbsp;tiling</em>, unsigned int<em>&nbsp;stride</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_fence_size" title="Permalink to this definition">¶</a></dt>
<dd><p>required global GTT size for a fence</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">size</span></code></dt>
<dd>object size</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">tiling</span></code></dt>
<dd>tiling mode</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">stride</span></code></dt>
<dd>tiling stride</dd>
</dl>
<p><strong>Description</strong></p>
<p>Return the required global GTT size for a fence (view of a tiled object),
taking into account potential fence register mapping.</p>
<dl class="function">
<dt id="c.i915_gem_fence_alignment">
u32 <code class="descname">i915_gem_fence_alignment</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em>, u32<em>&nbsp;size</em>, unsigned int<em>&nbsp;tiling</em>, unsigned int<em>&nbsp;stride</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_fence_alignment" title="Permalink to this definition">¶</a></dt>
<dd><p>required global GTT alignment for a fence</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">size</span></code></dt>
<dd>object size</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">tiling</span></code></dt>
<dd>tiling mode</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">stride</span></code></dt>
<dd>tiling stride</dd>
</dl>
<p><strong>Description</strong></p>
<p>Return the required global GTT alignment for a fence (a view of a tiled
object), taking into account potential fence register mapping.</p>
<dl class="function">
<dt id="c.i915_gem_set_tiling_ioctl">
int <code class="descname">i915_gem_set_tiling_ioctl</code><span class="sig-paren">(</span>struct <a class="reference internal" href="drm-internals.html#c.drm_device" title="drm_device">drm_device</a><em>&nbsp;*dev</em>, void<em>&nbsp;*data</em>, struct <a class="reference internal" href="drm-internals.html#c.drm_file" title="drm_file">drm_file</a><em>&nbsp;*file</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_set_tiling_ioctl" title="Permalink to this definition">¶</a></dt>
<dd><p>IOCTL handler to set tiling mode</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_device</span> <span class="pre">*dev</span></code></dt>
<dd>DRM device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">*data</span></code></dt>
<dd>data pointer for the ioctl</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_file</span> <span class="pre">*file</span></code></dt>
<dd>DRM file for the ioctl call</dd>
</dl>
<p><strong>Description</strong></p>
<p>Sets the tiling mode of an object, returning the required swizzling of
bit 6 of addresses in the object.</p>
<p>Called by the user via ioctl.</p>
<p><strong>Return</strong></p>
<p>Zero on success, negative errno on failure.</p>
<dl class="function">
<dt id="c.i915_gem_get_tiling_ioctl">
int <code class="descname">i915_gem_get_tiling_ioctl</code><span class="sig-paren">(</span>struct <a class="reference internal" href="drm-internals.html#c.drm_device" title="drm_device">drm_device</a><em>&nbsp;*dev</em>, void<em>&nbsp;*data</em>, struct <a class="reference internal" href="drm-internals.html#c.drm_file" title="drm_file">drm_file</a><em>&nbsp;*file</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_gem_get_tiling_ioctl" title="Permalink to this definition">¶</a></dt>
<dd><p>IOCTL handler to get tiling mode</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_device</span> <span class="pre">*dev</span></code></dt>
<dd>DRM device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">*data</span></code></dt>
<dd>data pointer for the ioctl</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_file</span> <span class="pre">*file</span></code></dt>
<dd>DRM file for the ioctl call</dd>
</dl>
<p><strong>Description</strong></p>
<p>Returns the current tiling mode and required bit 6 swizzling for the object.</p>
<p>Called by the user via ioctl.</p>
<p><strong>Return</strong></p>
<p>Zero on success, negative errno on failure.</p>
<p><a class="reference internal" href="#c.i915_gem_set_tiling_ioctl" title="i915_gem_set_tiling_ioctl"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_gem_set_tiling_ioctl()</span></code></a> and <a class="reference internal" href="#c.i915_gem_get_tiling_ioctl" title="i915_gem_get_tiling_ioctl"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_gem_get_tiling_ioctl()</span></code></a> is the userspace
interface to declare fence register requirements.</p>
<p>In principle GEM doesn’t care at all about the internal data layout of an
object, and hence it also doesn’t care about tiling or swizzling. There’s two
exceptions:</p>
<ul class="simple">
<li>For X and Y tiling the hardware provides detilers for CPU access, so called
fences. Since there’s only a limited amount of them the kernel must manage
these, and therefore userspace must tell the kernel the object tiling if it
wants to use fences for detiling.</li>
<li>On gen3 and gen4 platforms have a swizzling pattern for tiled objects which
depends upon the physical page frame number. When swapping such objects the
page frame number might change and the kernel must be able to fix this up
and hence now the tiling. Note that on a subset of platforms with
asymmetric memory channel population the swizzling pattern changes in an
unknown way, and for those the kernel simply forbids swapping completely.</li>
</ul>
<p>Since neither of this applies for new tiling layouts on modern platforms like
W, Ys and Yf tiling GEM only allows object tiling to be set to X or Y tiled.
Anything else can be handled in userspace entirely without the kernel’s
invovlement.</p>
</div>
<div class="section" id="protected-objects">
<h3>Protected Objects<a class="headerlink" href="#protected-objects" title="Permalink to this headline">¶</a></h3>
<p>PXP (Protected Xe Path) is a feature available in Gen12 and newer platforms.
It allows execution and flip to display of protected (i.e. encrypted)
objects. The SW support is enabled via the CONFIG_DRM_I915_PXP kconfig.</p>
<p>Objects can opt-in to PXP encryption at creation time via the
I915_GEM_CREATE_EXT_PROTECTED_CONTENT create_ext flag. For objects to be
correctly protected they must be used in conjunction with a context created
with the I915_CONTEXT_PARAM_PROTECTED_CONTENT flag. See the documentation
of those two uapi flags for details and restrictions.</p>
<p>Protected objects are tied to a pxp session; currently we only support one
session, which i915 manages and whose index is available in the uapi
(I915_PROTECTED_CONTENT_DEFAULT_SESSION) for use in instructions targeting
protected objects.
The session is invalidated by the HW when certain events occur (e.g.
suspend/resume). When this happens, all the objects that were used with the
session are marked as invalid and all contexts marked as using protected
content are banned. Any further attempt at using them in an execbuf call is
rejected, while flips are converted to black frames.</p>
<p>Some of the PXP setup operations are performed by the Management Engine,
which is handled by the mei driver; communication between i915 and mei is
performed via the mei_pxp component module.</p>
<dl class="type">
<dt id="c.intel_pxp">
struct <code class="descname">intel_pxp</code><a class="headerlink" href="#c.intel_pxp" title="Permalink to this definition">¶</a></dt>
<dd><p>pxp state</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct intel_pxp {
  struct i915_pxp_component *pxp_component;
  bool pxp_component_added;
  struct intel_context *ce;
  struct mutex arb_mutex;
  bool arb_is_valid;
  u32 key_instance;
  struct mutex tee_mutex;
  bool hw_state_invalidated;
  bool irq_enabled;
  struct completion termination;
  struct work_struct session_work;
  u32 session_events;
#define PXP_TERMINATION_REQUEST  BIT(0);
#define PXP_TERMINATION_COMPLETE BIT(1);
#define PXP_INVAL_REQUIRED       BIT(2);
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">pxp_component</span></code></dt>
<dd>i915_pxp_component struct of the bound mei_pxp
module. Only set and cleared inside component bind/unbind functions,
which are protected by <code class="xref c c-type docutils literal notranslate"><span class="pre">tee_mutex</span></code>.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">pxp_component_added</span></code></dt>
<dd>track if the pxp component has been added.
Set and cleared in tee init and fini functions respectively.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ce</span></code></dt>
<dd>kernel-owned context used for PXP operations</dd>
<dt><code class="docutils literal notranslate"><span class="pre">arb_mutex</span></code></dt>
<dd>protects arb session start</dd>
<dt><code class="docutils literal notranslate"><span class="pre">arb_is_valid</span></code></dt>
<dd>tracks arb session status.
After a teardown, the arb session can still be in play on the HW
even if the keys are gone, so we can’t rely on the HW state of the
session to know if it’s valid and need to track the status in SW.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">key_instance</span></code></dt>
<dd>tracks which key instance we’re on, so we can use it
to determine if an object was created using the current key or a
previous one.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">tee_mutex</span></code></dt>
<dd>protects the tee channel binding and messaging.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">hw_state_invalidated</span></code></dt>
<dd>if the HW perceives an attack on the integrity
of the encryption it will invalidate the keys and expect SW to
re-initialize the session. We keep track of this state to make sure
we only re-start the arb session when required.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">irq_enabled</span></code></dt>
<dd>tracks the status of the kcr irqs</dd>
<dt><code class="docutils literal notranslate"><span class="pre">termination</span></code></dt>
<dd>tracks the status of a pending termination. Only
re-initialized under gt-&gt;irq_lock and completed in <code class="xref c c-type docutils literal notranslate"><span class="pre">session_work</span></code>.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">session_work</span></code></dt>
<dd>worker that manages session events.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">session_events</span></code></dt>
<dd>pending session events, protected with gt-&gt;irq_lock.</dd>
</dl>
</div>
</div>
<div class="section" id="microcontrollers">
<h2>Microcontrollers<a class="headerlink" href="#microcontrollers" title="Permalink to this headline">¶</a></h2>
<p>Starting from gen9, three microcontrollers are available on the HW: the
graphics microcontroller (GuC), the HEVC/H.265 microcontroller (HuC) and the
display microcontroller (DMC). The driver is responsible for loading the
firmwares on the microcontrollers; the GuC and HuC firmwares are transferred
to WOPCM using the DMA engine, while the DMC firmware is written through MMIO.</p>
<div class="section" id="wopcm">
<h3>WOPCM<a class="headerlink" href="#wopcm" title="Permalink to this headline">¶</a></h3>
<div class="section" id="wopcm-layout">
<h4>WOPCM Layout<a class="headerlink" href="#wopcm-layout" title="Permalink to this headline">¶</a></h4>
<p>The layout of the WOPCM will be fixed after writing to GuC WOPCM size and
offset registers whose values are calculated and determined by HuC/GuC
firmware size and set of hardware requirements/restrictions as shown below:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>  +=========&gt; +====================+ &lt;== WOPCM Top
  ^           |  HW contexts RSVD  |
  |     +===&gt; +====================+ &lt;== GuC WOPCM Top
  |     ^     |                    |
  |     |     |                    |
  |     |     |                    |
  |    GuC    |                    |
  |   WOPCM   |                    |
  |    Size   +--------------------+
WOPCM   |     |    GuC FW RSVD     |
  |     |     +--------------------+
  |     |     |   GuC Stack RSVD   |
  |     |     +------------------- +
  |     v     |   GuC WOPCM RSVD   |
  |     +===&gt; +====================+ &lt;== GuC WOPCM base
  |           |     WOPCM RSVD     |
  |           +------------------- + &lt;== HuC Firmware Top
  v           |      HuC FW        |
  +=========&gt; +====================+ &lt;== WOPCM Base
</pre></div>
</div>
<p>GuC accessible WOPCM starts at GuC WOPCM base and ends at GuC WOPCM top.
The top part of the WOPCM is reserved for hardware contexts (e.g. RC6
context).</p>
</div>
</div>
<div class="section" id="guc">
<h3>GuC<a class="headerlink" href="#guc" title="Permalink to this headline">¶</a></h3>
<p>The GuC is a microcontroller inside the GT HW, introduced in gen9. The GuC is
designed to offload some of the functionality usually performed by the host
driver; currently the main operations it can take care of are:</p>
<ul class="simple">
<li>Authentication of the HuC, which is required to fully enable HuC usage.</li>
<li>Low latency graphics context scheduling (a.k.a. GuC submission).</li>
<li>GT Power management.</li>
</ul>
<p>The enable_guc module parameter can be used to select which of those
operations to enable within GuC. Note that not all the operations are
supported on all gen9+ platforms.</p>
<p>Enabling the GuC is not mandatory and therefore the firmware is only loaded
if at least one of the operations is selected. However, not loading the GuC
might result in the loss of some features that do require the GuC (currently
just the HuC, but more are expected to land in the future).</p>
<dl class="type">
<dt id="c.intel_guc">
struct <code class="descname">intel_guc</code><a class="headerlink" href="#c.intel_guc" title="Permalink to this definition">¶</a></dt>
<dd><p>Top level structure of GuC.</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct intel_guc {
  struct intel_uc_fw fw;
  struct intel_guc_log log;
  struct intel_guc_ct ct;
  struct intel_guc_slpc slpc;
  struct i915_sched_engine *sched_engine;
  struct i915_request *stalled_request;
  enum {
    STALL_NONE,
    STALL_REGISTER_CONTEXT,
    STALL_MOVE_LRC_TAIL,
    STALL_ADD_REQUEST,
  } submission_stall_reason;
  spinlock_t irq_lock;
  unsigned int msg_enabled_mask;
  atomic_t outstanding_submission_g2h;
  struct {
    void (*reset)(struct intel_guc *guc);
    void (*enable)(struct intel_guc *guc);
    void (*disable)(struct intel_guc *guc);
  } interrupts;
  struct {
    spinlock_t lock;
    struct ida guc_ids;
    int num_guc_ids;
    unsigned long *guc_ids_bitmap;
    struct list_head guc_id_list;
    struct list_head destroyed_contexts;
    struct work_struct destroyed_worker;
    struct work_struct reset_fail_worker;
    intel_engine_mask_t reset_fail_mask;
  } submission_state;
  bool submission_supported;
  bool submission_selected;
  bool rc_supported;
  bool rc_selected;
  struct i915_vma *ads_vma;
  struct iosys_map ads_map;
  u32 ads_regset_size;
  u32 ads_regset_count[I915_NUM_ENGINES];
  struct guc_mmio_reg *ads_regset;
  u32 ads_golden_ctxt_size;
  u32 ads_engine_usage_size;
  struct i915_vma *lrc_desc_pool;
  void *lrc_desc_pool_vaddr;
  struct xarray context_lookup;
  u32 params[GUC_CTL_MAX_DWORDS];
  struct {
    u32 base;
    unsigned int count;
    enum forcewake_domains fw_domains;
  } send_regs;
  i915_reg_t notify_reg;
  u32 mmio_msg;
  struct mutex send_mutex;
  struct {
    spinlock_t lock;
    u64 gt_stamp;
    unsigned long ping_delay;
    struct delayed_work work;
    u32 shift;
  } timestamp;
#ifdef CONFIG_DRM_I915_SELFTEST;
  int number_guc_id_stolen;
#endif;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">fw</span></code></dt>
<dd>the GuC firmware</dd>
<dt><code class="docutils literal notranslate"><span class="pre">log</span></code></dt>
<dd>sub-structure containing GuC log related data and objects</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ct</span></code></dt>
<dd>the command transport communication channel</dd>
<dt><code class="docutils literal notranslate"><span class="pre">slpc</span></code></dt>
<dd>sub-structure containing SLPC related data and objects</dd>
<dt><code class="docutils literal notranslate"><span class="pre">sched_engine</span></code></dt>
<dd>Global engine used to submit requests to GuC</dd>
<dt><code class="docutils literal notranslate"><span class="pre">stalled_request</span></code></dt>
<dd>if GuC can’t process a request for any reason, we
save it until GuC restarts processing. No other request can be
submitted until the stalled request is processed.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">submission_stall_reason</span></code></dt>
<dd>reason why submission is stalled</dd>
<dt><code class="docutils literal notranslate"><span class="pre">irq_lock</span></code></dt>
<dd>protects GuC irq state</dd>
<dt><code class="docutils literal notranslate"><span class="pre">msg_enabled_mask</span></code></dt>
<dd>mask of events that are processed when receiving
an INTEL_GUC_ACTION_DEFAULT G2H message.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">outstanding_submission_g2h</span></code></dt>
<dd>number of outstanding GuC to Host
responses related to GuC submission, used to determine if the GT is
idle</dd>
<dt><code class="docutils literal notranslate"><span class="pre">interrupts</span></code></dt>
<dd>pointers to GuC interrupt-managing functions.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">submission_state</span></code></dt>
<dd>sub-structure for submission state protected by
single lock</dd>
<dt><code class="docutils literal notranslate"><span class="pre">submission_supported</span></code></dt>
<dd>tracks whether we support GuC submission on
the current platform</dd>
<dt><code class="docutils literal notranslate"><span class="pre">submission_selected</span></code></dt>
<dd>tracks whether the user enabled GuC submission</dd>
<dt><code class="docutils literal notranslate"><span class="pre">rc_supported</span></code></dt>
<dd>tracks whether we support GuC rc on the current platform</dd>
<dt><code class="docutils literal notranslate"><span class="pre">rc_selected</span></code></dt>
<dd>tracks whether the user enabled GuC rc</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ads_vma</span></code></dt>
<dd>object allocated to hold the GuC ADS</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ads_map</span></code></dt>
<dd>contents of the GuC ADS</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ads_regset_size</span></code></dt>
<dd>size of the save/restore regsets in the ADS</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ads_regset_count</span></code></dt>
<dd>number of save/restore registers in the ADS for
each engine</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ads_regset</span></code></dt>
<dd>save/restore regsets in the ADS</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ads_golden_ctxt_size</span></code></dt>
<dd>size of the golden contexts in the ADS</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ads_engine_usage_size</span></code></dt>
<dd>size of engine usage in the ADS</dd>
<dt><code class="docutils literal notranslate"><span class="pre">lrc_desc_pool</span></code></dt>
<dd>object allocated to hold the GuC LRC descriptor pool</dd>
<dt><code class="docutils literal notranslate"><span class="pre">lrc_desc_pool_vaddr</span></code></dt>
<dd>contents of the GuC LRC descriptor pool</dd>
<dt><code class="docutils literal notranslate"><span class="pre">context_lookup</span></code></dt>
<dd>used to resolve intel_context from guc_id, if a
context is present in this structure it is registered with the GuC</dd>
<dt><code class="docutils literal notranslate"><span class="pre">params</span></code></dt>
<dd>Control params for fw initialization</dd>
<dt><code class="docutils literal notranslate"><span class="pre">send_regs</span></code></dt>
<dd>GuC’s FW specific registers used for sending MMIO H2G</dd>
<dt><code class="docutils literal notranslate"><span class="pre">notify_reg</span></code></dt>
<dd>register used to send interrupts to the GuC FW</dd>
<dt><code class="docutils literal notranslate"><span class="pre">mmio_msg</span></code></dt>
<dd>notification bitmask that the GuC writes in one of its
registers when the CT channel is disabled, to be processed when the
channel is back up.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">send_mutex</span></code></dt>
<dd>used to serialize the intel_guc_send actions</dd>
<dt><code class="docutils literal notranslate"><span class="pre">timestamp</span></code></dt>
<dd>GT timestamp object that stores a copy of the timestamp
and adjusts it for overflow using a worker.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">number_guc_id_stolen</span></code></dt>
<dd>The number of guc_ids that have been stolen</dd>
</dl>
<p><strong>Description</strong></p>
<p>It handles firmware loading and manages client pool. intel_guc owns an
i915_sched_engine for submission.</p>
<dl class="function">
<dt id="c.intel_guc_ggtt_offset">
u32 <code class="descname">intel_guc_ggtt_offset</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.intel_guc" title="intel_guc">intel_guc</a><em>&nbsp;*guc</em>, struct i915_vma<em>&nbsp;*vma</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_guc_ggtt_offset" title="Permalink to this definition">¶</a></dt>
<dd><p>Get and validate the GGTT offset of <strong>vma</strong></p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_guc</span> <span class="pre">*guc</span></code></dt>
<dd>intel_guc structure.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_vma</span> <span class="pre">*vma</span></code></dt>
<dd>i915 graphics virtual memory area.</dd>
</dl>
<p><strong>Description</strong></p>
<p>GuC does not allow any gfx GGTT address that falls into range
[0, ggtt.pin_bias), which is reserved for Boot ROM, SRAM and WOPCM.
Currently, in order to exclude [0, ggtt.pin_bias) address space from
GGTT, all gfx objects used by GuC are allocated with <a class="reference internal" href="#c.intel_guc_allocate_vma" title="intel_guc_allocate_vma"><code class="xref c c-func docutils literal notranslate"><span class="pre">intel_guc_allocate_vma()</span></code></a>
and pinned with PIN_OFFSET_BIAS along with the value of ggtt.pin_bias.</p>
<p><strong>Return</strong></p>
<p>GGTT offset of the <strong>vma</strong>.</p>
<div class="section" id="guc-firmware-layout">
<h4>GuC Firmware Layout<a class="headerlink" href="#guc-firmware-layout" title="Permalink to this headline">¶</a></h4>
<p>The GuC/HuC firmware layout looks like this:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+======================================================================+
|  Firmware blob                                                       |
+===============+===============+============+============+============+
|  CSS header   |     uCode     |  RSA key   |  modulus   |  exponent  |
+===============+===============+============+============+============+
 &lt;-header size-&gt;                 &lt;---header size continued -----------&gt;
 &lt;--- size -----------------------------------------------------------&gt;
                                 &lt;-key size-&gt;
                                              &lt;-mod size-&gt;
                                                           &lt;-exp size-&gt;
</pre></div>
</div>
<p>The firmware may or may not have modulus key and exponent data. The header,
uCode and RSA signature are must-have components that will be used by driver.
Length of each components, which is all in dwords, can be found in header.
In the case that modulus and exponent are not present in fw, a.k.a truncated
image, the length value still appears in header.</p>
<p>Driver will do some basic fw size validation based on the following rules:</p>
<ol class="arabic simple">
<li>Header, uCode and RSA are must-have components.</li>
<li>All firmware components, if they present, are in the sequence illustrated
in the layout table above.</li>
<li>Length info of each component can be found in header, in dwords.</li>
<li>Modulus and exponent key are not required by driver. They may not appear
in fw. So driver will load a truncated firmware in this case.</li>
</ol>
</div>
<div class="section" id="guc-memory-management">
<h4>GuC Memory Management<a class="headerlink" href="#guc-memory-management" title="Permalink to this headline">¶</a></h4>
<p>GuC can’t allocate any memory for its own usage, so all the allocations must
be handled by the host driver. GuC accesses the memory via the GGTT, with the
exception of the top and bottom parts of the 4GB address space, which are
instead re-mapped by the GuC HW to memory location of the FW itself (WOPCM)
or other parts of the HW. The driver must take care not to place objects that
the GuC is going to access in these reserved ranges. The layout of the GuC
address space is shown below:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>   +===========&gt; +====================+ &lt;== FFFF_FFFF
   ^             |      Reserved      |
   |             +====================+ &lt;== GUC_GGTT_TOP
   |             |                    |
   |             |        DRAM        |
  GuC            |                    |
Address    +===&gt; +====================+ &lt;== GuC ggtt_pin_bias
 Space     ^     |                    |
   |       |     |                    |
   |      GuC    |        GuC         |
   |     WOPCM   |       WOPCM        |
   |      Size   |                    |
   |       |     |                    |
   v       v     |                    |
   +=======+===&gt; +====================+ &lt;== 0000_0000
</pre></div>
</div>
<p>The lower part of GuC Address Space [0, ggtt_pin_bias) is mapped to GuC WOPCM
while upper part of GuC Address Space [ggtt_pin_bias, GUC_GGTT_TOP) is mapped
to DRAM. The value of the GuC ggtt_pin_bias is the GuC WOPCM size.</p>
<dl class="function">
<dt id="c.intel_guc_allocate_vma">
struct i915_vma * <code class="descname">intel_guc_allocate_vma</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.intel_guc" title="intel_guc">intel_guc</a><em>&nbsp;*guc</em>, u32<em>&nbsp;size</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_guc_allocate_vma" title="Permalink to this definition">¶</a></dt>
<dd><p>Allocate a GGTT VMA for GuC usage</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_guc</span> <span class="pre">*guc</span></code></dt>
<dd>the guc</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">size</span></code></dt>
<dd>size of area to allocate (both virtual space and memory)</dd>
</dl>
<p><strong>Description</strong></p>
<p>This is a wrapper to create an object for use with the GuC. In order to
use it inside the GuC, an object needs to be pinned lifetime, so we allocate
both some backing storage and a range inside the Global GTT. We must pin
it in the GGTT somewhere other than than [0, GUC ggtt_pin_bias) because that
range is reserved inside GuC.</p>
<p><strong>Return</strong></p>
<p>A i915_vma if successful, otherwise an ERR_PTR.</p>
</div>
<div class="section" id="guc-specific-firmware-loader">
<h4>GuC-specific firmware loader<a class="headerlink" href="#guc-specific-firmware-loader" title="Permalink to this headline">¶</a></h4>
<dl class="function">
<dt id="c.intel_guc_fw_upload">
int <code class="descname">intel_guc_fw_upload</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.intel_guc" title="intel_guc">intel_guc</a><em>&nbsp;*guc</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_guc_fw_upload" title="Permalink to this definition">¶</a></dt>
<dd><p>load GuC uCode to device</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_guc</span> <span class="pre">*guc</span></code></dt>
<dd>intel_guc structure</dd>
</dl>
<p><strong>Description</strong></p>
<p>Called from intel_uc_init_hw() during driver load, resume from sleep and
after a GPU reset.</p>
<p>The firmware image should have already been fetched into memory, so only
check that fetch succeeded, and then transfer the image to the h/w.</p>
<p><strong>Return</strong></p>
<p>non-zero code on error</p>
</div>
<div class="section" id="guc-based-command-submission">
<h4>GuC-based command submission<a class="headerlink" href="#guc-based-command-submission" title="Permalink to this headline">¶</a></h4>
<p>The Scratch registers:
There are 16 MMIO-based registers start from 0xC180. The kernel driver writes
a value to the action register (SOFT_SCRATCH_0) along with any data. It then
triggers an interrupt on the GuC via another register write (0xC4C8).
Firmware writes a success/fail code back to the action register after
processes the request. The kernel driver polls waiting for this update and
then proceeds.</p>
<p>Command Transport buffers (CTBs):
Covered in detail in other sections but CTBs (Host to GuC - H2G, GuC to Host
- G2H) are a message interface between the i915 and GuC.</p>
<p>Context registration:
Before a context can be submitted it must be registered with the GuC via a
H2G. A unique guc_id is associated with each context. The context is either
registered at request creation time (normal operation) or at submission time
(abnormal operation, e.g. after a reset).</p>
<p>Context submission:
The i915 updates the LRC tail value in memory. The i915 must enable the
scheduling of the context within the GuC for the GuC to actually consider it.
Therefore, the first time a disabled context is submitted we use a schedule
enable H2G, while follow up submissions are done via the context submit H2G,
which informs the GuC that a previously enabled context has new work
available.</p>
<p>Context unpin:
To unpin a context a H2G is used to disable scheduling. When the
corresponding G2H returns indicating the scheduling disable operation has
completed it is safe to unpin the context. While a disable is in flight it
isn’t safe to resubmit the context so a fence is used to stall all future
requests of that context until the G2H is returned.</p>
<p>Context deregistration:
Before a context can be destroyed or if we steal its guc_id we must
deregister the context with the GuC via H2G. If stealing the guc_id it isn’t
safe to submit anything to this guc_id until the deregister completes so a
fence is used to stall all requests associated with this guc_id until the
corresponding G2H returns indicating the guc_id has been deregistered.</p>
<p>submission_state.guc_ids:
Unique number associated with private GuC context data passed in during
context registration / submission / deregistration. 64k available. Simple ida
is used for allocation.</p>
<p>Stealing guc_ids:
If no guc_ids are available they can be stolen from another context at
request creation time if that context is unpinned. If a guc_id can’t be found
we punt this problem to the user as we believe this is near impossible to hit
during normal use cases.</p>
<p>Locking:
In the GuC submission code we have 3 basic spin locks which protect
everything. Details about each below.</p>
<p>sched_engine-&gt;lock
This is the submission lock for all contexts that share an i915 schedule
engine (sched_engine), thus only one of the contexts which share a
sched_engine can be submitting at a time. Currently only one sched_engine is
used for all of GuC submission but that could change in the future.</p>
<p>guc-&gt;submission_state.lock
Global lock for GuC submission state. Protects guc_ids and destroyed contexts
list.</p>
<p>ce-&gt;guc_state.lock
Protects everything under ce-&gt;guc_state. Ensures that a context is in the
correct state before issuing a H2G. e.g. We don’t issue a schedule disable
on a disabled context (bad idea), we don’t issue a schedule enable when a
schedule disable is in flight, etc… Also protects list of inflight requests
on the context and the priority management state. Lock is individual to each
context.</p>
<p>Lock ordering rules:
sched_engine-&gt;lock -&gt; ce-&gt;guc_state.lock
guc-&gt;submission_state.lock -&gt; ce-&gt;guc_state.lock</p>
<p>Reset races:
When a full GT reset is triggered it is assumed that some G2H responses to
H2Gs can be lost as the GuC is also reset. Losing these G2H can prove to be
fatal as we do certain operations upon receiving a G2H (e.g. destroy
contexts, release guc_ids, etc…). When this occurs we can scrub the
context state and cleanup appropriately, however this is quite racey.
To avoid races, the reset code must disable submission before scrubbing for
the missing G2H, while the submission code must check for submission being
disabled and skip sending H2Gs and updating context states when it is. Both
sides must also make sure to hold the relevant locks.</p>
</div>
<div class="section" id="guc-abi">
<h4>GuC ABI<a class="headerlink" href="#guc-abi" title="Permalink to this headline">¶</a></h4>
<p id="hxg-message"><strong>HXG Message</strong></p>
<p>All messages exchanged with GuC are defined using 32 bit dwords.
First dword is treated as a message header. Remaining dwords are optional.</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="3">0</td>
<td>31</td>
<td><dl class="first last docutils">
<dt><strong>ORIGIN</strong> - originator of the message</dt>
<dd><ul class="first last simple">
<li><span class="target" id="guc-hxg-origin-host">GUC_HXG_ORIGIN_HOST</span> = 0</li>
<li><span class="target" id="guc-hxg-origin-guc">GUC_HXG_ORIGIN_GUC</span> = 1</li>
</ul>
</dd>
</dl>
</td>
</tr>
<tr class="row-odd"><td>30:28</td>
<td><dl class="first last docutils">
<dt><strong>TYPE</strong> - message type</dt>
<dd><ul class="first last simple">
<li><span class="target" id="guc-hxg-type-request">GUC_HXG_TYPE_REQUEST</span> = 0</li>
<li><span class="target" id="guc-hxg-type-event">GUC_HXG_TYPE_EVENT</span> = 1</li>
<li><span class="target" id="guc-hxg-type-no-response-busy">GUC_HXG_TYPE_NO_RESPONSE_BUSY</span> = 3</li>
<li><span class="target" id="guc-hxg-type-no-response-retry">GUC_HXG_TYPE_NO_RESPONSE_RETRY</span> = 5</li>
<li><span class="target" id="guc-hxg-type-response-failure">GUC_HXG_TYPE_RESPONSE_FAILURE</span> = 6</li>
<li><span class="target" id="guc-hxg-type-response-success">GUC_HXG_TYPE_RESPONSE_SUCCESS</span> = 7</li>
</ul>
</dd>
</dl>
</td>
</tr>
<tr class="row-even"><td>27:0</td>
<td><strong>AUX</strong> - auxiliary data (depends on TYPE)</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>31:0</td>
<td rowspan="3"><strong>PAYLOAD</strong> - optional payload (depends on TYPE)</td>
</tr>
<tr class="row-even"><td>…</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>n</td>
<td>31:0</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="hxg-request"><strong>HXG Request</strong></p>
<p>The <a class="reference internal" href="#hxg-request">HXG Request</a> message should be used to initiate synchronous activity
for which confirmation or return data is expected.</p>
<p>The recipient of this message shall use <a class="reference internal" href="#hxg-response">HXG Response</a>, <a class="reference internal" href="#hxg-failure">HXG Failure</a>
or <a class="reference internal" href="#hxg-retry">HXG Retry</a> message as a definite reply, and may use <a class="reference internal" href="#hxg-busy">HXG Busy</a>
message as a intermediate reply.</p>
<p>Format of <strong>DATA0</strong> and all <strong>DATAn</strong> fields depends on the <strong>ACTION</strong> code.</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="4">0</td>
<td>31</td>
<td>ORIGIN</td>
</tr>
<tr class="row-odd"><td>30:28</td>
<td>TYPE = <a class="reference internal" href="#guc-hxg-type-request">GUC_HXG_TYPE_REQUEST</a></td>
</tr>
<tr class="row-even"><td>27:16</td>
<td><strong>DATA0</strong> - request data (depends on ACTION)</td>
</tr>
<tr class="row-odd"><td>15:0</td>
<td><strong>ACTION</strong> - requested action code</td>
</tr>
<tr class="row-even"><td>1</td>
<td>31:0</td>
<td rowspan="3"><strong>DATAn</strong> - optional data (depends on ACTION)</td>
</tr>
<tr class="row-odd"><td>…</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>n</td>
<td>31:0</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="hxg-event"><strong>HXG Event</strong></p>
<p>The <a class="reference internal" href="#hxg-event">HXG Event</a> message should be used to initiate asynchronous activity
that does not involves immediate confirmation nor data.</p>
<p>Format of <strong>DATA0</strong> and all <strong>DATAn</strong> fields depends on the <strong>ACTION</strong> code.</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="4">0</td>
<td>31</td>
<td>ORIGIN</td>
</tr>
<tr class="row-odd"><td>30:28</td>
<td>TYPE = <a class="reference internal" href="#guc-hxg-type-event">GUC_HXG_TYPE_EVENT</a></td>
</tr>
<tr class="row-even"><td>27:16</td>
<td><strong>DATA0</strong> - event data (depends on ACTION)</td>
</tr>
<tr class="row-odd"><td>15:0</td>
<td><strong>ACTION</strong> - event action code</td>
</tr>
<tr class="row-even"><td>1</td>
<td>31:0</td>
<td rowspan="3"><strong>DATAn</strong> - optional event  data (depends on ACTION)</td>
</tr>
<tr class="row-odd"><td>…</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>n</td>
<td>31:0</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="hxg-busy"><strong>HXG Busy</strong></p>
<p>The <a class="reference internal" href="#hxg-busy">HXG Busy</a> message may be used to acknowledge reception of the <a class="reference internal" href="#hxg-request">HXG Request</a>
message if the recipient expects that it processing will be longer than default
timeout.</p>
<p>The <strong>COUNTER</strong> field may be used as a progress indicator.</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="3">0</td>
<td>31</td>
<td>ORIGIN</td>
</tr>
<tr class="row-odd"><td>30:28</td>
<td>TYPE = <a class="reference internal" href="#guc-hxg-type-no-response-busy">GUC_HXG_TYPE_NO_RESPONSE_BUSY</a></td>
</tr>
<tr class="row-even"><td>27:0</td>
<td><strong>COUNTER</strong> - progress indicator</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="hxg-retry"><strong>HXG Retry</strong></p>
<p>The <a class="reference internal" href="#hxg-retry">HXG Retry</a> message should be used by recipient to indicate that the
<a class="reference internal" href="#hxg-request">HXG Request</a> message was dropped and it should be resent again.</p>
<p>The <strong>REASON</strong> field may be used to provide additional information.</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="3">0</td>
<td>31</td>
<td>ORIGIN</td>
</tr>
<tr class="row-odd"><td>30:28</td>
<td>TYPE = <a class="reference internal" href="#guc-hxg-type-no-response-retry">GUC_HXG_TYPE_NO_RESPONSE_RETRY</a></td>
</tr>
<tr class="row-even"><td>27:0</td>
<td><dl class="first last docutils">
<dt><strong>REASON</strong> - reason for retry</dt>
<dd><ul class="first last simple">
<li><span class="target" id="guc-hxg-retry-reason-unspecified">GUC_HXG_RETRY_REASON_UNSPECIFIED</span> = 0</li>
</ul>
</dd>
</dl>
</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="hxg-failure"><strong>HXG Failure</strong></p>
<p>The <a class="reference internal" href="#hxg-failure">HXG Failure</a> message shall be used as a reply to the <a class="reference internal" href="#hxg-request">HXG Request</a>
message that could not be processed due to an error.</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="4">0</td>
<td>31</td>
<td>ORIGIN</td>
</tr>
<tr class="row-odd"><td>30:28</td>
<td>TYPE = <a class="reference internal" href="#guc-hxg-type-response-failure">GUC_HXG_TYPE_RESPONSE_FAILURE</a></td>
</tr>
<tr class="row-even"><td>27:16</td>
<td><strong>HINT</strong> - additional error hint</td>
</tr>
<tr class="row-odd"><td>15:0</td>
<td><strong>ERROR</strong> - error/result code</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="hxg-response"><strong>HXG Response</strong></p>
<p>The <a class="reference internal" href="#hxg-response">HXG Response</a> message shall be used as a reply to the <a class="reference internal" href="#hxg-request">HXG Request</a>
message that was successfully processed without an error.</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="3">0</td>
<td>31</td>
<td>ORIGIN</td>
</tr>
<tr class="row-odd"><td>30:28</td>
<td>TYPE = <a class="reference internal" href="#guc-hxg-type-response-success">GUC_HXG_TYPE_RESPONSE_SUCCESS</a></td>
</tr>
<tr class="row-even"><td>27:0</td>
<td><strong>DATA0</strong> - data (depends on ACTION from <a class="reference internal" href="#hxg-request">HXG Request</a>)</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>31:0</td>
<td rowspan="3"><strong>DATAn</strong> - data (depends on ACTION from <a class="reference internal" href="#hxg-request">HXG Request</a>)</td>
</tr>
<tr class="row-even"><td>…</td>
<td>&#160;</td>
</tr>
<tr class="row-odd"><td>n</td>
<td>31:0</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="guc-mmio-based-communication"><strong>GuC MMIO based communication</strong></p>
<p>The MMIO based communication between Host and GuC relies on special
hardware registers which format could be defined by the software
(so called scratch registers).</p>
<p>Each MMIO based message, both Host to GuC (H2G) and GuC to Host (G2H)
messages, which maximum length depends on number of available scratch
registers, is directly written into those scratch registers.</p>
<p>For Gen9+, there are 16 software scratch registers 0xC180-0xC1B8,
but no H2G command takes more than 4 parameters and the GuC firmware
itself uses an 4-element array to store the H2G message.</p>
<p>For Gen11+, there are additional 4 registers 0x190240-0x19024C, which
are, regardless on lower count, preferred over legacy ones.</p>
<p>The MMIO based communication is mainly used during driver initialization
phase to setup the <a class="reference internal" href="#ctb-based-communication">CTB based communication</a> that will be used afterwards.</p>
<p id="mmio-hxg-message"><strong>MMIO HXG Message</strong></p>
<p>Format of the MMIO messages follows definitions of <a class="reference internal" href="#hxg-message">HXG Message</a>.</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>31:0</td>
<td rowspan="3">[Embedded <a class="reference internal" href="#hxg-message">HXG Message</a>]</td>
</tr>
<tr class="row-odd"><td>…</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>n</td>
<td>31:0</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="ct-buffer"><strong>CT Buffer</strong></p>
<p>Circular buffer used to send <a class="reference internal" href="#ctb-message">CTB Message</a></p>
<p id="ctb-descriptor"><strong>CTB Descriptor</strong></p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>0</td>
<td>31:0</td>
<td><strong>HEAD</strong> - offset (in dwords) to the last dword that was
read from the <a class="reference internal" href="#ct-buffer">CT Buffer</a>.
It can only be updated by the receiver.</td>
</tr>
<tr class="row-odd"><td>1</td>
<td>31:0</td>
<td><strong>TAIL</strong> - offset (in dwords) to the last dword that was
written to the <a class="reference internal" href="#ct-buffer">CT Buffer</a>.
It can only be updated by the sender.</td>
</tr>
<tr class="row-even"><td>2</td>
<td>31:0</td>
<td><p class="first"><strong>STATUS</strong> - status of the CTB</p>
<blockquote class="last">
<div><ul class="simple">
<li><span class="target" id="guc-ctb-status-no-error">GUC_CTB_STATUS_NO_ERROR</span> = 0 (normal operation)</li>
<li><span class="target" id="guc-ctb-status-overflow">GUC_CTB_STATUS_OVERFLOW</span> = 1 (head/tail too large)</li>
<li><span class="target" id="guc-ctb-status-underflow">GUC_CTB_STATUS_UNDERFLOW</span> = 2 (truncated message)</li>
<li><span class="target" id="guc-ctb-status-mismatch">GUC_CTB_STATUS_MISMATCH</span> = 4 (head/tail modified)</li>
</ul>
</div></blockquote>
</td>
</tr>
<tr class="row-odd"><td>…</td>
<td>&#160;</td>
<td>RESERVED = MBZ</td>
</tr>
<tr class="row-even"><td>15</td>
<td>31:0</td>
<td>RESERVED = MBZ</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="ctb-message"><strong>CTB Message</strong></p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="4">0</td>
<td>31:16</td>
<td><strong>FENCE</strong> - message identifier</td>
</tr>
<tr class="row-odd"><td>15:12</td>
<td><dl class="first last docutils">
<dt><strong>FORMAT</strong> - format of the CTB message</dt>
<dd><ul class="first last simple">
<li><span class="target" id="guc-ctb-format-hxg">GUC_CTB_FORMAT_HXG</span> = 0 - see <a class="reference internal" href="#ctb-hxg-message">CTB HXG Message</a></li>
</ul>
</dd>
</dl>
</td>
</tr>
<tr class="row-even"><td>11:8</td>
<td><strong>RESERVED</strong></td>
</tr>
<tr class="row-odd"><td>7:0</td>
<td><strong>NUM_DWORDS</strong> - length of the CTB message (w/o header)</td>
</tr>
<tr class="row-even"><td>1</td>
<td>31:0</td>
<td rowspan="3">optional (depends on FORMAT)</td>
</tr>
<tr class="row-odd"><td>…</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>n</td>
<td>31:0</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="ctb-hxg-message"><strong>CTB HXG Message</strong></p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="4">0</td>
<td>31:16</td>
<td>FENCE</td>
</tr>
<tr class="row-odd"><td>15:12</td>
<td>FORMAT = <a class="reference internal" href="#guc-ctb-format-hxg">GUC_CTB_FORMAT_HXG</a></td>
</tr>
<tr class="row-even"><td>11:8</td>
<td>RESERVED = MBZ</td>
</tr>
<tr class="row-odd"><td>7:0</td>
<td>NUM_DWORDS = length (in dwords) of the embedded HXG message</td>
</tr>
<tr class="row-even"><td>1</td>
<td>31:0</td>
<td rowspan="3">[Embedded <a class="reference internal" href="#hxg-message">HXG Message</a>]</td>
</tr>
<tr class="row-odd"><td>…</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>n</td>
<td>31:0</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="ctb-based-communication"><strong>CTB based communication</strong></p>
<p>The CTB (command transport buffer) communication between Host and GuC
is based on u32 data stream written to the shared buffer. One buffer can
be used to transmit data only in one direction (one-directional channel).</p>
<p>Current status of the each buffer is stored in the buffer descriptor.
Buffer descriptor holds tail and head fields that represents active data
stream. The tail field is updated by the data producer (sender), and head
field is updated by the data consumer (receiver):</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+------------+
| DESCRIPTOR |          +=================+============+========+
+============+          |                 | MESSAGE(s) |        |
| address    |---------&gt;+=================+============+========+
+------------+
| head       |          ^-----head--------^
+------------+
| tail       |          ^---------tail-----------------^
+------------+
| size       |          ^---------------size--------------------^
+------------+
</pre></div>
</div>
<p>Each message in data stream starts with the single u32 treated as a header,
followed by optional set of u32 data that makes message specific payload:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+------------+---------+---------+---------+
|         MESSAGE                          |
+------------+---------+---------+---------+
|   msg[0]   |   [1]   |   ...   |  [n-1]  |
+------------+---------+---------+---------+
|   MESSAGE  |       MESSAGE PAYLOAD       |
+   HEADER   +---------+---------+---------+
|            |    0    |   ...   |    n    |
+======+=====+=========+=========+=========+
| 31:16| code|         |         |         |
+------+-----+         |         |         |
|  15:5|flags|         |         |         |
+------+-----+         |         |         |
|   4:0|  len|         |         |         |
+------+-----+---------+---------+---------+

             ^-------------len-------------^
</pre></div>
</div>
<p>The message header consists of:</p>
<ul class="simple">
<li><strong>len</strong>, indicates length of the message payload (in u32)</li>
<li><strong>code</strong>, indicates message code</li>
<li><strong>flags</strong>, holds various bits to control message handling</li>
</ul>
<p id="host2guc-self-cfg"><strong>HOST2GUC_SELF_CFG</strong></p>
<p>This message is used by Host KMD to setup of the <a class="reference internal" href="#guc-self-config-klvs">GuC Self Config KLVs</a>.</p>
<p>This message must be sent as <a class="reference internal" href="#mmio-hxg-message">MMIO HXG Message</a>.</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="4">0</td>
<td>31</td>
<td>ORIGIN = <a class="reference internal" href="#guc-hxg-origin-host">GUC_HXG_ORIGIN_HOST</a></td>
</tr>
<tr class="row-odd"><td>30:28</td>
<td>TYPE = <a class="reference internal" href="#guc-hxg-type-request">GUC_HXG_TYPE_REQUEST</a></td>
</tr>
<tr class="row-even"><td>27:16</td>
<td>DATA0 = MBZ</td>
</tr>
<tr class="row-odd"><td>15:0</td>
<td>ACTION = <span class="target" id="guc-action-host2guc-self-cfg">GUC_ACTION_HOST2GUC_SELF_CFG</span> = 0x0508</td>
</tr>
<tr class="row-even"><td rowspan="2">1</td>
<td>31:16</td>
<td><strong>KLV_KEY</strong> - KLV key, see <a class="reference internal" href="#guc-self-config-klvs">GuC Self Config KLVs</a></td>
</tr>
<tr class="row-odd"><td>15:0</td>
<td><p class="first"><strong>KLV_LEN</strong> - KLV length</p>
<blockquote class="last">
<div><ul class="simple">
<li>32 bit KLV = 1</li>
<li>64 bit KLV = 2</li>
</ul>
</div></blockquote>
</td>
</tr>
<tr class="row-even"><td>2</td>
<td>31:0</td>
<td><strong>VALUE32</strong> - Bits 31-0 of the KLV value</td>
</tr>
<tr class="row-odd"><td>3</td>
<td>31:0</td>
<td><strong>VALUE64</strong> - Bits 63-32 of the KLV value (<strong>KLV_LEN</strong> = 2)</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="3">0</td>
<td>31</td>
<td>ORIGIN = <a class="reference internal" href="#guc-hxg-origin-guc">GUC_HXG_ORIGIN_GUC</a></td>
</tr>
<tr class="row-odd"><td>30:28</td>
<td>TYPE = <a class="reference internal" href="#guc-hxg-type-response-success">GUC_HXG_TYPE_RESPONSE_SUCCESS</a></td>
</tr>
<tr class="row-even"><td>27:0</td>
<td>DATA0 = <strong>NUM</strong> - 1 if KLV was parsed, 0 if not recognized</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="host2guc-control-ctb"><strong>HOST2GUC_CONTROL_CTB</strong></p>
<p>This H2G action allows Vf Host to enable or disable H2G and G2H <a class="reference internal" href="#ct-buffer">CT Buffer</a>.</p>
<p>This message must be sent as <a class="reference internal" href="#mmio-hxg-message">MMIO HXG Message</a>.</p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="4">0</td>
<td>31</td>
<td>ORIGIN = <a class="reference internal" href="#guc-hxg-origin-host">GUC_HXG_ORIGIN_HOST</a></td>
</tr>
<tr class="row-odd"><td>30:28</td>
<td>TYPE = <a class="reference internal" href="#guc-hxg-type-request">GUC_HXG_TYPE_REQUEST</a></td>
</tr>
<tr class="row-even"><td>27:16</td>
<td>DATA0 = MBZ</td>
</tr>
<tr class="row-odd"><td>15:0</td>
<td>ACTION = <span class="target" id="guc-action-host2guc-control-ctb">GUC_ACTION_HOST2GUC_CONTROL_CTB</span> = 0x4509</td>
</tr>
<tr class="row-even"><td>1</td>
<td>31:0</td>
<td><p class="first"><strong>CONTROL</strong> - control <a class="reference internal" href="#ctb-based-communication">CTB based communication</a></p>
<blockquote class="last">
<div><ul class="simple">
<li><span class="target" id="guc-ctb-control-disable">GUC_CTB_CONTROL_DISABLE</span> = 0</li>
<li><span class="target" id="guc-ctb-control-enable">GUC_CTB_CONTROL_ENABLE</span> = 1</li>
</ul>
</div></blockquote>
</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="3">0</td>
<td>31</td>
<td>ORIGIN = <a class="reference internal" href="#guc-hxg-origin-guc">GUC_HXG_ORIGIN_GUC</a></td>
</tr>
<tr class="row-odd"><td>30:28</td>
<td>TYPE = <a class="reference internal" href="#guc-hxg-type-response-success">GUC_HXG_TYPE_RESPONSE_SUCCESS</a></td>
</tr>
<tr class="row-even"><td>27:0</td>
<td>DATA0 = MBZ</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="guc-klv"><strong>GuC KLV</strong></p>
<blockquote>
<div><table border="1" class="docutils">
<colgroup>
<col width="4%" />
<col width="10%" />
<col width="86%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">&#160;</th>
<th class="head">Bits</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td rowspan="2">0</td>
<td>31:16</td>
<td><dl class="first last docutils">
<dt><strong>KEY</strong> - KLV key identifier</dt>
<dd><ul class="first last simple">
<li><a class="reference internal" href="#guc-self-config-klvs">GuC Self Config KLVs</a></li>
</ul>
</dd>
</dl>
</td>
</tr>
<tr class="row-odd"><td>15:0</td>
<td><strong>LEN</strong> - length of VALUE (in 32bit dwords)</td>
</tr>
<tr class="row-even"><td>1</td>
<td>31:0</td>
<td rowspan="3"><strong>VALUE</strong> - actual value of the KLV (format depends on KEY)</td>
</tr>
<tr class="row-odd"><td>…</td>
<td>&#160;</td>
</tr>
<tr class="row-even"><td>n</td>
<td>31:0</td>
</tr>
</tbody>
</table>
</div></blockquote>
<p id="guc-self-config-klvs"><strong>GuC Self Config KLVs</strong></p>
<p><a class="reference internal" href="#guc-klv">GuC KLV</a> keys available for use with <a class="reference internal" href="#host2guc-self-cfg">HOST2GUC_SELF_CFG</a>.</p>
<dl class="docutils">
<dt><span class="target" id="guc-klv-self-cfg-h2g-ctb-addr">GUC_KLV_SELF_CFG_H2G_CTB_ADDR</span> <span class="classifier-delimiter">:</span> <span class="classifier">0x0902</span></dt>
<dd>Refers to 64 bit Global Gfx address of H2G <a class="reference internal" href="#ct-buffer">CT Buffer</a>.
Should be above WOPCM address but below APIC base address for native mode.</dd>
<dt><span class="target" id="guc-klv-self-cfg-h2g-ctb-descriptor-addr">GUC_KLV_SELF_CFG_H2G_CTB_DESCRIPTOR_ADDR</span> <span class="classifier-delimiter">:</span> <span class="classifier">0x0903</span></dt>
<dd>Refers to 64 bit Global Gfx address of H2G <a class="reference internal" href="#ctb-descriptor">CTB Descriptor</a>.
Should be above WOPCM address but below APIC base address for native mode.</dd>
<dt><span class="target" id="guc-klv-self-cfg-h2g-ctb-size">GUC_KLV_SELF_CFG_H2G_CTB_SIZE</span> <span class="classifier-delimiter">:</span> <span class="classifier">0x0904</span></dt>
<dd>Refers to size of H2G <a class="reference internal" href="#ct-buffer">CT Buffer</a> in bytes.
Should be a multiple of 4K.</dd>
<dt><span class="target" id="guc-klv-self-cfg-g2h-ctb-addr">GUC_KLV_SELF_CFG_G2H_CTB_ADDR</span> <span class="classifier-delimiter">:</span> <span class="classifier">0x0905</span></dt>
<dd>Refers to 64 bit Global Gfx address of G2H <a class="reference internal" href="#ct-buffer">CT Buffer</a>.
Should be above WOPCM address but below APIC base address for native mode.</dd>
<dt><span class="target" id="guc-klv-self-cfg-g2h-ctb-descriptor-addr">GUC_KLV_SELF_CFG_G2H_CTB_DESCRIPTOR_ADDR</span> <span class="classifier-delimiter">:</span> <span class="classifier">0x0906</span></dt>
<dd>Refers to 64 bit Global Gfx address of G2H <a class="reference internal" href="#ctb-descriptor">CTB Descriptor</a>.
Should be above WOPCM address but below APIC base address for native mode.</dd>
<dt><span class="target" id="guc-klv-self-cfg-g2h-ctb-size">GUC_KLV_SELF_CFG_G2H_CTB_SIZE</span> <span class="classifier-delimiter">:</span> <span class="classifier">0x0907</span></dt>
<dd>Refers to size of G2H <a class="reference internal" href="#ct-buffer">CT Buffer</a> in bytes.
Should be a multiple of 4K.</dd>
</dl>
</div>
</div>
<div class="section" id="huc">
<h3>HuC<a class="headerlink" href="#huc" title="Permalink to this headline">¶</a></h3>
<p>The HuC is a dedicated microcontroller for usage in media HEVC (High
Efficiency Video Coding) operations. Userspace can directly use the firmware
capabilities by adding HuC specific commands to batch buffers.</p>
<p>The kernel driver is only responsible for loading the HuC firmware and
triggering its security authentication, which is performed by the GuC. For
The GuC to correctly perform the authentication, the HuC binary must be
loaded before the GuC one. Loading the HuC is optional; however, not using
the HuC might negatively impact power usage and/or performance of media
workloads, depending on the use-cases.</p>
<p>See <a class="reference external" href="https://github.com/intel/media-driver">https://github.com/intel/media-driver</a> for the latest details on HuC
functionality.</p>
<dl class="function">
<dt id="c.intel_huc_auth">
int <code class="descname">intel_huc_auth</code><span class="sig-paren">(</span>struct intel_huc<em>&nbsp;*huc</em><span class="sig-paren">)</span><a class="headerlink" href="#c.intel_huc_auth" title="Permalink to this definition">¶</a></dt>
<dd><p>Authenticate HuC uCode</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">intel_huc</span> <span class="pre">*huc</span></code></dt>
<dd>intel_huc structure</dd>
</dl>
<p><strong>Description</strong></p>
<p>Called after HuC and GuC firmware loading during intel_uc_init_hw().</p>
<p>This function invokes the GuC action to authenticate the HuC firmware,
passing the offset of the RSA signature to intel_guc_auth_huc(). It then
waits for up to 50ms for firmware verification ACK.</p>
<div class="section" id="huc-memory-management">
<h4>HuC Memory Management<a class="headerlink" href="#huc-memory-management" title="Permalink to this headline">¶</a></h4>
<p>Similarly to the GuC, the HuC can’t do any memory allocations on its own,
with the difference being that the allocations for HuC usage are handled by
the userspace driver instead of the kernel one. The HuC accesses the memory
via the PPGTT belonging to the context loaded on the VCS executing the
HuC-specific commands.</p>
</div>
<div class="section" id="huc-firmware-layout">
<h4>HuC Firmware Layout<a class="headerlink" href="#huc-firmware-layout" title="Permalink to this headline">¶</a></h4>
<p>The HuC FW layout is the same as the GuC one, see <a class="reference internal" href="#guc-firmware-layout">GuC Firmware Layout</a></p>
</div>
</div>
<div class="section" id="dmc">
<h3>DMC<a class="headerlink" href="#dmc" title="Permalink to this headline">¶</a></h3>
<p>See <a class="reference internal" href="#dmc-firmware-support">DMC Firmware Support</a></p>
</div>
</div>
<div class="section" id="tracing">
<h2>Tracing<a class="headerlink" href="#tracing" title="Permalink to this headline">¶</a></h2>
<p>This sections covers all things related to the tracepoints implemented
in the i915 driver.</p>
<div class="section" id="i915-ppgtt-create-and-i915-ppgtt-release">
<h3>i915_ppgtt_create and i915_ppgtt_release<a class="headerlink" href="#i915-ppgtt-create-and-i915-ppgtt-release" title="Permalink to this headline">¶</a></h3>
<p>With full ppgtt enabled each process using drm will allocate at least one
translation table. With these traces it is possible to keep track of the
allocation and of the lifetime of the tables; this can be used during
testing/debug to verify that we are not leaking ppgtts.
These traces identify the ppgtt through the vm pointer, which is also printed
by the i915_vma_bind and i915_vma_unbind tracepoints.</p>
</div>
<div class="section" id="i915-context-create-and-i915-context-free">
<h3>i915_context_create and i915_context_free<a class="headerlink" href="#i915-context-create-and-i915-context-free" title="Permalink to this headline">¶</a></h3>
<p>These tracepoints are used to track creation and deletion of contexts.
If full ppgtt is enabled, they also print the address of the vm assigned to
the context.</p>
</div>
</div>
<div class="section" id="perf">
<h2>Perf<a class="headerlink" href="#perf" title="Permalink to this headline">¶</a></h2>
<div class="section" id="overview">
<h3>Overview<a class="headerlink" href="#overview" title="Permalink to this headline">¶</a></h3>
<p>Gen graphics supports a large number of performance counters that can help
driver and application developers understand and optimize their use of the
GPU.</p>
<p>This i915 perf interface enables userspace to configure and open a file
descriptor representing a stream of GPU metrics which can then be read() as
a stream of sample records.</p>
<p>The interface is particularly suited to exposing buffered metrics that are
captured by DMA from the GPU, unsynchronized with and unrelated to the CPU.</p>
<p>Streams representing a single context are accessible to applications with a
corresponding drm file descriptor, such that OpenGL can use the interface
without special privileges. Access to system-wide metrics requires root
privileges by default, unless changed via the dev.i915.perf_event_paranoid
sysctl option.</p>
</div>
<div class="section" id="comparison-with-core-perf">
<h3>Comparison with Core Perf<a class="headerlink" href="#comparison-with-core-perf" title="Permalink to this headline">¶</a></h3>
<p>The interface was initially inspired by the core Perf infrastructure but
some notable differences are:</p>
<p>i915 perf file descriptors represent a “stream” instead of an “event”; where
a perf event primarily corresponds to a single 64bit value, while a stream
might sample sets of tightly-coupled counters, depending on the
configuration.  For example the Gen OA unit isn’t designed to support
orthogonal configurations of individual counters; it’s configured for a set
of related counters. Samples for an i915 perf stream capturing OA metrics
will include a set of counter values packed in a compact HW specific format.
The OA unit supports a number of different packing formats which can be
selected by the user opening the stream. Perf has support for grouping
events, but each event in the group is configured, validated and
authenticated individually with separate system calls.</p>
<p>i915 perf stream configurations are provided as an array of u64 (key,value)
pairs, instead of a fixed struct with multiple miscellaneous config members,
interleaved with event-type specific members.</p>
<p>i915 perf doesn’t support exposing metrics via an mmap’d circular buffer.
The supported metrics are being written to memory by the GPU unsynchronized
with the CPU, using HW specific packing formats for counter sets. Sometimes
the constraints on HW configuration require reports to be filtered before it
would be acceptable to expose them to unprivileged applications - to hide
the metrics of other processes/contexts. For these use cases a read() based
interface is a good fit, and provides an opportunity to filter data as it
gets copied from the GPU mapped buffers to userspace buffers.</p>
<div class="section" id="issues-hit-with-first-prototype-based-on-core-perf">
<h4>Issues hit with first prototype based on Core Perf<a class="headerlink" href="#issues-hit-with-first-prototype-based-on-core-perf" title="Permalink to this headline">¶</a></h4>
<p>The first prototype of this driver was based on the core perf
infrastructure, and while we did make that mostly work, with some changes to
perf, we found we were breaking or working around too many assumptions baked
into perf’s currently cpu centric design.</p>
<p>In the end we didn’t see a clear benefit to making perf’s implementation and
interface more complex by changing design assumptions while we knew we still
wouldn’t be able to use any existing perf based userspace tools.</p>
<p>Also considering the Gen specific nature of the Observability hardware and
how userspace will sometimes need to combine i915 perf OA metrics with
side-band OA data captured via MI_REPORT_PERF_COUNT commands; we’re
expecting the interface to be used by a platform specific userspace such as
OpenGL or tools. This is to say; we aren’t inherently missing out on having
a standard vendor/architecture agnostic interface by not using perf.</p>
<p>For posterity, in case we might re-visit trying to adapt core perf to be
better suited to exposing i915 metrics these were the main pain points we
hit:</p>
<ul>
<li><p class="first">The perf based OA PMU driver broke some significant design assumptions:</p>
<p>Existing perf pmus are used for profiling work on a cpu and we were
introducing the idea of _IS_DEVICE pmus with different security
implications, the need to fake cpu-related data (such as user/kernel
registers) to fit with perf’s current design, and adding _DEVICE records
as a way to forward device-specific status records.</p>
<p>The OA unit writes reports of counters into a circular buffer, without
involvement from the CPU, making our PMU driver the first of a kind.</p>
<p>Given the way we were periodically forward data from the GPU-mapped, OA
buffer to perf’s buffer, those bursts of sample writes looked to perf like
we were sampling too fast and so we had to subvert its throttling checks.</p>
<p>Perf supports groups of counters and allows those to be read via
transactions internally but transactions currently seem designed to be
explicitly initiated from the cpu (say in response to a userspace read())
and while we could pull a report out of the OA buffer we can’t
trigger a report from the cpu on demand.</p>
<p>Related to being report based; the OA counters are configured in HW as a
set while perf generally expects counter configurations to be orthogonal.
Although counters can be associated with a group leader as they are
opened, there’s no clear precedent for being able to provide group-wide
configuration attributes (for example we want to let userspace choose the
OA unit report format used to capture all counters in a set, or specify a
GPU context to filter metrics on). We avoided using perf’s grouping
feature and forwarded OA reports to userspace via perf’s ‘raw’ sample
field. This suited our userspace well considering how coupled the counters
are when dealing with normalizing. It would be inconvenient to split
counters up into separate events, only to require userspace to recombine
them. For Mesa it’s also convenient to be forwarded raw, periodic reports
for combining with the side-band raw reports it captures using
MI_REPORT_PERF_COUNT commands.</p>
<ul>
<li><p class="first">As a side note on perf’s grouping feature; there was also some concern
that using PERF_FORMAT_GROUP as a way to pack together counter values
would quite drastically inflate our sample sizes, which would likely
lower the effective sampling resolutions we could use when the available
memory bandwidth is limited.</p>
<p>With the OA unit’s report formats, counters are packed together as 32
or 40bit values, with the largest report size being 256 bytes.</p>
<p>PERF_FORMAT_GROUP values are 64bit, but there doesn’t appear to be a
documented ordering to the values, implying PERF_FORMAT_ID must also be
used to add a 64bit ID before each value; giving 16 bytes per counter.</p>
</li>
</ul>
<p>Related to counter orthogonality; we can’t time share the OA unit, while
event scheduling is a central design idea within perf for allowing
userspace to open + enable more events than can be configured in HW at any
one time.  The OA unit is not designed to allow re-configuration while in
use. We can’t reconfigure the OA unit without losing internal OA unit
state which we can’t access explicitly to save and restore. Reconfiguring
the OA unit is also relatively slow, involving ~100 register writes. From
userspace Mesa also depends on a stable OA configuration when emitting
MI_REPORT_PERF_COUNT commands and importantly the OA unit can’t be
disabled while there are outstanding MI_RPC commands lest we hang the
command streamer.</p>
<p>The contents of sample records aren’t extensible by device drivers (i.e.
the sample_type bits). As an example; Sourab Gupta had been looking to
attach GPU timestamps to our OA samples. We were shoehorning OA reports
into sample records by using the ‘raw’ field, but it’s tricky to pack more
than one thing into this field because events/core.c currently only lets a
pmu give a single raw data pointer plus len which will be copied into the
ring buffer. To include more than the OA report we’d have to copy the
report into an intermediate larger buffer. I’d been considering allowing a
vector of data+len values to be specified for copying the raw data, but
it felt like a kludge to being using the raw field for this purpose.</p>
</li>
<li><p class="first">It felt like our perf based PMU was making some technical compromises
just for the sake of using perf:</p>
<p>perf_event_open() requires events to either relate to a pid or a specific
cpu core, while our device pmu related to neither.  Events opened with a
pid will be automatically enabled/disabled according to the scheduling of
that process - so not appropriate for us. When an event is related to a
cpu id, perf ensures pmu methods will be invoked via an inter process
interrupt on that core. To avoid invasive changes our userspace opened OA
perf events for a specific cpu. This was workable but it meant the
majority of the OA driver ran in atomic context, including all OA report
forwarding, which wasn’t really necessary in our case and seems to make
our locking requirements somewhat complex as we handled the interaction
with the rest of the i915 driver.</p>
</li>
</ul>
</div>
</div>
<div class="section" id="i915-driver-entry-points">
<h3>i915 Driver Entry Points<a class="headerlink" href="#i915-driver-entry-points" title="Permalink to this headline">¶</a></h3>
<p>This section covers the entrypoints exported outside of i915_perf.c to
integrate with drm/i915 and to handle the <cite>DRM_I915_PERF_OPEN</cite> ioctl.</p>
<dl class="function">
<dt id="c.i915_perf_init">
void <code class="descname">i915_perf_init</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_init" title="Permalink to this definition">¶</a></dt>
<dd><p>initialize i915-perf state on module bind</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>Initializes i915-perf state without exposing anything to userspace.</p>
<p><strong>Note</strong></p>
<p>i915-perf initialization is split into an ‘init’ and ‘register’
phase with the <a class="reference internal" href="#c.i915_perf_register" title="i915_perf_register"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_perf_register()</span></code></a> exposing state to userspace.</p>
<dl class="function">
<dt id="c.i915_perf_fini">
void <code class="descname">i915_perf_fini</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_fini" title="Permalink to this definition">¶</a></dt>
<dd><p>Counter part to <a class="reference internal" href="#c.i915_perf_init" title="i915_perf_init"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_perf_init()</span></code></a></p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<dl class="function">
<dt id="c.i915_perf_register">
void <code class="descname">i915_perf_register</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_register" title="Permalink to this definition">¶</a></dt>
<dd><p>exposes i915-perf to userspace</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>In particular OA metric sets are advertised under a sysfs metrics/
directory allowing userspace to enumerate valid IDs that can be
used to open an i915-perf stream.</p>
<dl class="function">
<dt id="c.i915_perf_unregister">
void <code class="descname">i915_perf_unregister</code><span class="sig-paren">(</span>struct drm_i915_private<em>&nbsp;*i915</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_unregister" title="Permalink to this definition">¶</a></dt>
<dd><p>hide i915-perf from userspace</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_private</span> <span class="pre">*i915</span></code></dt>
<dd>i915 device instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>i915-perf state cleanup is split up into an ‘unregister’ and
‘deinit’ phase where the interface is first hidden from
userspace by <a class="reference internal" href="#c.i915_perf_unregister" title="i915_perf_unregister"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_perf_unregister()</span></code></a> before cleaning up
remaining state in <a class="reference internal" href="#c.i915_perf_fini" title="i915_perf_fini"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_perf_fini()</span></code></a>.</p>
<dl class="function">
<dt id="c.i915_perf_open_ioctl">
int <code class="descname">i915_perf_open_ioctl</code><span class="sig-paren">(</span>struct <a class="reference internal" href="drm-internals.html#c.drm_device" title="drm_device">drm_device</a><em>&nbsp;*dev</em>, void<em>&nbsp;*data</em>, struct <a class="reference internal" href="drm-internals.html#c.drm_file" title="drm_file">drm_file</a><em>&nbsp;*file</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_open_ioctl" title="Permalink to this definition">¶</a></dt>
<dd><p>DRM ioctl() for userspace to open a stream FD</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_device</span> <span class="pre">*dev</span></code></dt>
<dd>drm device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">*data</span></code></dt>
<dd>ioctl data copied from userspace (unvalidated)</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_file</span> <span class="pre">*file</span></code></dt>
<dd>drm file</dd>
</dl>
<p><strong>Description</strong></p>
<p>Validates the stream open parameters given by userspace including flags
and an array of u64 key, value pair properties.</p>
<p>Very little is assumed up front about the nature of the stream being
opened (for instance we don’t assume it’s for periodic OA unit metrics). An
i915-perf stream is expected to be a suitable interface for other forms of
buffered data written by the GPU besides periodic OA metrics.</p>
<p>Note we copy the properties from userspace outside of the i915 perf
mutex to avoid an awkward lockdep with mmap_lock.</p>
<p>Most of the implementation details are handled by
<a class="reference internal" href="#c.i915_perf_open_ioctl_locked" title="i915_perf_open_ioctl_locked"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_perf_open_ioctl_locked()</span></code></a> after taking the <code class="xref c c-type docutils literal notranslate"><span class="pre">perf-&gt;lock</span></code>
mutex for serializing with any non-file-operation driver hooks.</p>
<p><strong>Return</strong></p>
<p>A newly opened i915 Perf stream file descriptor or negative
error code on failure.</p>
<dl class="function">
<dt id="c.i915_perf_release">
int <code class="descname">i915_perf_release</code><span class="sig-paren">(</span>struct inode<em>&nbsp;*inode</em>, struct file<em>&nbsp;*file</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_release" title="Permalink to this definition">¶</a></dt>
<dd><p>handles userspace close() of a stream file</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">inode</span> <span class="pre">*inode</span></code></dt>
<dd>anonymous inode associated with file</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">file</span> <span class="pre">*file</span></code></dt>
<dd>An i915 perf stream file</dd>
</dl>
<p><strong>Description</strong></p>
<p>Cleans up any resources associated with an open i915 perf stream file.</p>
<p>NB: close() can’t really fail from the userspace point of view.</p>
<p><strong>Return</strong></p>
<p>zero on success or a negative error code.</p>
<dl class="function">
<dt id="c.i915_perf_add_config_ioctl">
int <code class="descname">i915_perf_add_config_ioctl</code><span class="sig-paren">(</span>struct <a class="reference internal" href="drm-internals.html#c.drm_device" title="drm_device">drm_device</a><em>&nbsp;*dev</em>, void<em>&nbsp;*data</em>, struct <a class="reference internal" href="drm-internals.html#c.drm_file" title="drm_file">drm_file</a><em>&nbsp;*file</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_add_config_ioctl" title="Permalink to this definition">¶</a></dt>
<dd><p>DRM ioctl() for userspace to add a new OA config</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_device</span> <span class="pre">*dev</span></code></dt>
<dd>drm device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">*data</span></code></dt>
<dd>ioctl data (pointer to struct drm_i915_perf_oa_config) copied from
userspace (unvalidated)</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_file</span> <span class="pre">*file</span></code></dt>
<dd>drm file</dd>
</dl>
<p><strong>Description</strong></p>
<p>Validates the submitted OA register to be saved into a new OA config that
can then be used for programming the OA unit and its NOA network.</p>
<p><strong>Return</strong></p>
<p>A new allocated config number to be used with the perf open ioctl
or a negative error code on failure.</p>
<dl class="function">
<dt id="c.i915_perf_remove_config_ioctl">
int <code class="descname">i915_perf_remove_config_ioctl</code><span class="sig-paren">(</span>struct <a class="reference internal" href="drm-internals.html#c.drm_device" title="drm_device">drm_device</a><em>&nbsp;*dev</em>, void<em>&nbsp;*data</em>, struct <a class="reference internal" href="drm-internals.html#c.drm_file" title="drm_file">drm_file</a><em>&nbsp;*file</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_remove_config_ioctl" title="Permalink to this definition">¶</a></dt>
<dd><p>DRM ioctl() for userspace to remove an OA config</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_device</span> <span class="pre">*dev</span></code></dt>
<dd>drm device</dd>
<dt><code class="docutils literal notranslate"><span class="pre">void</span> <span class="pre">*data</span></code></dt>
<dd>ioctl data (pointer to u64 integer) copied from userspace</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_file</span> <span class="pre">*file</span></code></dt>
<dd>drm file</dd>
</dl>
<p><strong>Description</strong></p>
<p>Configs can be removed while being used, the will stop appearing in sysfs
and their content will be freed when the stream using the config is closed.</p>
<p><strong>Return</strong></p>
<p>0 on success or a negative error code on failure.</p>
</div>
<div class="section" id="i915-perf-stream">
<h3>i915 Perf Stream<a class="headerlink" href="#i915-perf-stream" title="Permalink to this headline">¶</a></h3>
<p>This section covers the stream-semantics-agnostic structures and functions
for representing an i915 perf stream FD and associated file operations.</p>
<dl class="type">
<dt id="c.i915_perf_stream">
struct <code class="descname">i915_perf_stream</code><a class="headerlink" href="#c.i915_perf_stream" title="Permalink to this definition">¶</a></dt>
<dd><p>state for a single open stream FD</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct i915_perf_stream {
  struct i915_perf *perf;
  struct intel_uncore *uncore;
  struct intel_engine_cs *engine;
  u32 sample_flags;
  int sample_size;
  struct i915_gem_context *ctx;
  bool enabled;
  bool hold_preemption;
  const struct i915_perf_stream_ops *ops;
  struct i915_oa_config *oa_config;
  struct llist_head oa_config_bos;
  struct intel_context *pinned_ctx;
  u32 specific_ctx_id;
  u32 specific_ctx_id_mask;
  struct hrtimer poll_check_timer;
  wait_queue_head_t poll_wq;
  bool pollin;
  bool periodic;
  int period_exponent;
  struct {
    struct i915_vma *vma;
    u8 *vaddr;
    u32 last_ctx_id;
    int format;
    int format_size;
    int size_exponent;
    spinlock_t ptr_lock;
    u32 aging_tail;
    u64 aging_timestamp;
    u32 head;
    u32 tail;
  } oa_buffer;
  struct i915_vma *noa_wait;
  u64 poll_oa_period;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">perf</span></code></dt>
<dd>i915_perf backpointer</dd>
<dt><code class="docutils literal notranslate"><span class="pre">uncore</span></code></dt>
<dd>mmio access path</dd>
<dt><code class="docutils literal notranslate"><span class="pre">engine</span></code></dt>
<dd>Engine associated with this performance stream.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">sample_flags</span></code></dt>
<dd>Flags representing the <cite>DRM_I915_PERF_PROP_SAMPLE_*</cite>
properties given when opening a stream, representing the contents
of a single sample as read() by userspace.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">sample_size</span></code></dt>
<dd>Considering the configured contents of a sample
combined with the required header size, this is the total size
of a single sample record.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ctx</span></code></dt>
<dd><code class="docutils literal notranslate"><span class="pre">NULL</span></code> if measuring system-wide across all contexts or a
specific context that is being monitored.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enabled</span></code></dt>
<dd>Whether the stream is currently enabled, considering
whether the stream was opened in a disabled state and based
on <cite>I915_PERF_IOCTL_ENABLE</cite> and <cite>I915_PERF_IOCTL_DISABLE</cite> calls.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">hold_preemption</span></code></dt>
<dd>Whether preemption is put on hold for command
submissions done on the <strong>ctx</strong>. This is useful for some drivers that
cannot easily post process the OA buffer context to subtract delta
of performance counters not associated with <strong>ctx</strong>.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ops</span></code></dt>
<dd>The callbacks providing the implementation of this specific
type of configured stream.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">oa_config</span></code></dt>
<dd>The OA configuration used by the stream.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">oa_config_bos</span></code></dt>
<dd>A list of struct i915_oa_config_bo allocated lazily
each time <strong>oa_config</strong> changes.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">pinned_ctx</span></code></dt>
<dd>The OA context specific information.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">specific_ctx_id</span></code></dt>
<dd>The id of the specific context.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">specific_ctx_id_mask</span></code></dt>
<dd>The mask used to masking specific_ctx_id bits.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">poll_check_timer</span></code></dt>
<dd>High resolution timer that will periodically
check for data in the circular OA buffer for notifying userspace
(e.g. during a read() or poll()).</dd>
<dt><code class="docutils literal notranslate"><span class="pre">poll_wq</span></code></dt>
<dd>The wait queue that hrtimer callback wakes when it
sees data ready to read in the circular OA buffer.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">pollin</span></code></dt>
<dd>Whether there is data available to read.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">periodic</span></code></dt>
<dd>Whether periodic sampling is currently enabled.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">period_exponent</span></code></dt>
<dd>The OA unit sampling frequency is derived from this.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">oa_buffer</span></code></dt>
<dd>State of the OA buffer.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">noa_wait</span></code></dt>
<dd>A batch buffer doing a wait on the GPU for the NOA logic to be
reprogrammed.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">poll_oa_period</span></code></dt>
<dd>The period in nanoseconds at which the OA
buffer should be checked for available data.</dd>
</dl>
<dl class="type">
<dt id="c.i915_perf_stream_ops">
struct <code class="descname">i915_perf_stream_ops</code><a class="headerlink" href="#c.i915_perf_stream_ops" title="Permalink to this definition">¶</a></dt>
<dd><p>the OPs to support a specific stream type</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct i915_perf_stream_ops {
  void (*enable)(struct i915_perf_stream *stream);
  void (*disable)(struct i915_perf_stream *stream);
  void (*poll_wait)(struct i915_perf_stream *stream,struct file *file, poll_table *wait);
  int (*wait_unlocked)(struct i915_perf_stream *stream);
  int (*read)(struct i915_perf_stream *stream,char __user *buf,size_t count, size_t *offset);
  void (*destroy)(struct i915_perf_stream *stream);
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">enable</span></code></dt>
<dd>Enables the collection of HW samples, either in response to
<cite>I915_PERF_IOCTL_ENABLE</cite> or implicitly called when stream is opened
without <cite>I915_PERF_FLAG_DISABLED</cite>.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">disable</span></code></dt>
<dd>Disables the collection of HW samples, either in response
to <cite>I915_PERF_IOCTL_DISABLE</cite> or implicitly called before destroying
the stream.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">poll_wait</span></code></dt>
<dd>Call poll_wait, passing a wait queue that will be woken
once there is something ready to read() for the stream</dd>
<dt><code class="docutils literal notranslate"><span class="pre">wait_unlocked</span></code></dt>
<dd>For handling a blocking read, wait until there is
something to ready to read() for the stream. E.g. wait on the same
wait queue that would be passed to poll_wait().</dd>
<dt><code class="docutils literal notranslate"><span class="pre">read</span></code></dt>
<dd><p class="first">Copy buffered metrics as records to userspace
<strong>buf</strong>: the userspace, destination buffer
<strong>count</strong>: the number of bytes to copy, requested by userspace
<strong>offset</strong>: zero at the start of the read, updated as the read
proceeds, it represents how many bytes have been copied so far and
the buffer offset for copying the next record.</p>
<p>Copy as many buffered i915 perf samples and records for this stream
to userspace as will fit in the given buffer.</p>
<p>Only write complete records; returning -<code class="docutils literal notranslate"><span class="pre">ENOSPC</span></code> if there isn’t room
for a complete record.</p>
<p class="last">Return any error condition that results in a short read such as
-<code class="docutils literal notranslate"><span class="pre">ENOSPC</span></code> or -<code class="docutils literal notranslate"><span class="pre">EFAULT</span></code>, even though these may be squashed before
returning to userspace.</p>
</dd>
<dt><code class="docutils literal notranslate"><span class="pre">destroy</span></code></dt>
<dd><p class="first">Cleanup any stream specific resources.</p>
<p class="last">The stream will always be disabled before this is called.</p>
</dd>
</dl>
<dl class="function">
<dt id="c.read_properties_unlocked">
int <code class="descname">read_properties_unlocked</code><span class="sig-paren">(</span>struct i915_perf<em>&nbsp;*perf</em>, u64 __user<em>&nbsp;*uprops</em>, u32<em>&nbsp;n_props</em>, struct <a class="reference internal" href="#c.perf_open_properties" title="perf_open_properties">perf_open_properties</a><em>&nbsp;*props</em><span class="sig-paren">)</span><a class="headerlink" href="#c.read_properties_unlocked" title="Permalink to this definition">¶</a></dt>
<dd><p>validate + copy userspace stream open properties</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf</span> <span class="pre">*perf</span></code></dt>
<dd>i915 perf instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u64</span> <span class="pre">__user</span> <span class="pre">*uprops</span></code></dt>
<dd>The array of u64 key value pairs given by userspace</dd>
<dt><code class="docutils literal notranslate"><span class="pre">u32</span> <span class="pre">n_props</span></code></dt>
<dd>The number of key value pairs expected in <strong>uprops</strong></dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">perf_open_properties</span> <span class="pre">*props</span></code></dt>
<dd>The stream configuration built up while validating properties</dd>
</dl>
<p><strong>Description</strong></p>
<p>Note this function only validates properties in isolation it doesn’t
validate that the combination of properties makes sense or that all
properties necessary for a particular kind of stream have been set.</p>
<p>Note that there currently aren’t any ordering requirements for properties so
we shouldn’t validate or assume anything about ordering here. This doesn’t
rule out defining new properties with ordering requirements in the future.</p>
<dl class="function">
<dt id="c.i915_perf_open_ioctl_locked">
int <code class="descname">i915_perf_open_ioctl_locked</code><span class="sig-paren">(</span>struct i915_perf<em>&nbsp;*perf</em>, struct drm_i915_perf_open_param<em>&nbsp;*param</em>, struct <a class="reference internal" href="#c.perf_open_properties" title="perf_open_properties">perf_open_properties</a><em>&nbsp;*props</em>, struct <a class="reference internal" href="drm-internals.html#c.drm_file" title="drm_file">drm_file</a><em>&nbsp;*file</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_open_ioctl_locked" title="Permalink to this definition">¶</a></dt>
<dd><p>DRM ioctl() for userspace to open a stream FD</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf</span> <span class="pre">*perf</span></code></dt>
<dd>i915 perf instance</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_perf_open_param</span> <span class="pre">*param</span></code></dt>
<dd>The open parameters passed to ‘DRM_I915_PERF_OPEN`</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">perf_open_properties</span> <span class="pre">*props</span></code></dt>
<dd>individually validated u64 property value pairs</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_file</span> <span class="pre">*file</span></code></dt>
<dd>drm file</dd>
</dl>
<p><strong>Description</strong></p>
<p>See i915_perf_ioctl_open() for interface details.</p>
<p>Implements further stream config validation and stream initialization on
behalf of <a class="reference internal" href="#c.i915_perf_open_ioctl" title="i915_perf_open_ioctl"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_perf_open_ioctl()</span></code></a> with the <code class="xref c c-type docutils literal notranslate"><span class="pre">perf-&gt;lock</span></code> mutex
taken to serialize with any non-file-operation driver hooks.</p>
<p>In the case where userspace is interested in OA unit metrics then further
config validation and stream initialization details will be handled by
<a class="reference internal" href="#c.i915_oa_stream_init" title="i915_oa_stream_init"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_oa_stream_init()</span></code></a>. The code here should only validate config state that
will be relevant to all stream types / backends.</p>
<p><strong>Note</strong></p>
<p>at this point the <strong>props</strong> have only been validated in isolation and
it’s still necessary to validate that the combination of properties makes
sense.</p>
<p><strong>Return</strong></p>
<p>zero on success or a negative error code.</p>
<dl class="function">
<dt id="c.i915_perf_destroy_locked">
void <code class="descname">i915_perf_destroy_locked</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_destroy_locked" title="Permalink to this definition">¶</a></dt>
<dd><p>destroy an i915 perf stream</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915 perf stream</dd>
</dl>
<p><strong>Description</strong></p>
<p>Frees all resources associated with the given i915 perf <strong>stream</strong>, disabling
any associated data capture in the process.</p>
<p><strong>Note</strong></p>
<p>The <code class="xref c c-type docutils literal notranslate"><span class="pre">perf-&gt;lock</span></code> mutex has been taken to serialize
with any non-file-operation driver hooks.</p>
<dl class="function">
<dt id="c.i915_perf_read">
ssize_t <code class="descname">i915_perf_read</code><span class="sig-paren">(</span>struct file<em>&nbsp;*file</em>, char __user<em>&nbsp;*buf</em>, size_t<em>&nbsp;count</em>, loff_t<em>&nbsp;*ppos</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_read" title="Permalink to this definition">¶</a></dt>
<dd><p>handles read() FOP for i915 perf stream FDs</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">file</span> <span class="pre">*file</span></code></dt>
<dd>An i915 perf stream file</dd>
<dt><code class="docutils literal notranslate"><span class="pre">char</span> <span class="pre">__user</span> <span class="pre">*buf</span></code></dt>
<dd>destination buffer given by userspace</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">count</span></code></dt>
<dd>the number of bytes userspace wants to read</dd>
<dt><code class="docutils literal notranslate"><span class="pre">loff_t</span> <span class="pre">*ppos</span></code></dt>
<dd>(inout) file seek position (unused)</dd>
</dl>
<p><strong>Description</strong></p>
<p>The entry point for handling a read() on a stream file descriptor from
userspace. Most of the work is left to the i915_perf_read_locked() and
<a class="reference internal" href="#c.i915_perf_stream_ops" title="i915_perf_stream_ops"><code class="xref c c-type docutils literal notranslate"><span class="pre">i915_perf_stream_ops-&gt;read</span></code></a> but to save having stream implementations (of
which we might have multiple later) we handle blocking read here.</p>
<p>We can also consistently treat trying to read from a disabled stream
as an IO error so implementations can assume the stream is enabled
while reading.</p>
<p><strong>Return</strong></p>
<p>The number of bytes copied or a negative error code on failure.</p>
<dl class="function">
<dt id="c.i915_perf_ioctl">
long <code class="descname">i915_perf_ioctl</code><span class="sig-paren">(</span>struct file<em>&nbsp;*file</em>, unsigned int<em>&nbsp;cmd</em>, unsigned long<em>&nbsp;arg</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_ioctl" title="Permalink to this definition">¶</a></dt>
<dd><p>support ioctl() usage with i915 perf stream FDs</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">file</span> <span class="pre">*file</span></code></dt>
<dd>An i915 perf stream file</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">cmd</span></code></dt>
<dd>the ioctl request</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">arg</span></code></dt>
<dd>the ioctl data</dd>
</dl>
<p><strong>Description</strong></p>
<p>Implementation deferred to <a class="reference internal" href="#c.i915_perf_ioctl_locked" title="i915_perf_ioctl_locked"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_perf_ioctl_locked()</span></code></a>.</p>
<p><strong>Return</strong></p>
<p>zero on success or a negative error code. Returns -EINVAL for
an unknown ioctl request.</p>
<dl class="function">
<dt id="c.i915_perf_enable_locked">
void <code class="descname">i915_perf_enable_locked</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_enable_locked" title="Permalink to this definition">¶</a></dt>
<dd><p>handle <cite>I915_PERF_IOCTL_ENABLE</cite> ioctl</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>A disabled i915 perf stream</dd>
</dl>
<p><strong>Description</strong></p>
<p>[Re]enables the associated capture of data for this stream.</p>
<p>If a stream was previously enabled then there’s currently no intention
to provide userspace any guarantee about the preservation of previously
buffered data.</p>
<dl class="function">
<dt id="c.i915_perf_disable_locked">
void <code class="descname">i915_perf_disable_locked</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_disable_locked" title="Permalink to this definition">¶</a></dt>
<dd><p>handle <cite>I915_PERF_IOCTL_DISABLE</cite> ioctl</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An enabled i915 perf stream</dd>
</dl>
<p><strong>Description</strong></p>
<p>Disables the associated capture of data for this stream.</p>
<p>The intention is that disabling an re-enabling a stream will ideally be
cheaper than destroying and re-opening a stream with the same configuration,
though there are no formal guarantees about what state or buffered data
must be retained between disabling and re-enabling a stream.</p>
<p><strong>Note</strong></p>
<p>while a stream is disabled it’s considered an error for userspace
to attempt to read from the stream (-EIO).</p>
<dl class="function">
<dt id="c.i915_perf_poll">
__poll_t <code class="descname">i915_perf_poll</code><span class="sig-paren">(</span>struct file<em>&nbsp;*file</em>, poll_table<em>&nbsp;*wait</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_poll" title="Permalink to this definition">¶</a></dt>
<dd><p>call poll_wait() with a suitable wait queue for stream</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">file</span> <span class="pre">*file</span></code></dt>
<dd>An i915 perf stream file</dd>
<dt><code class="docutils literal notranslate"><span class="pre">poll_table</span> <span class="pre">*wait</span></code></dt>
<dd>poll() state table</dd>
</dl>
<p><strong>Description</strong></p>
<p>For handling userspace polling on an i915 perf stream, this ensures
poll_wait() gets called with a wait queue that will be woken for new stream
data.</p>
<p><strong>Note</strong></p>
<p>Implementation deferred to <a class="reference internal" href="#c.i915_perf_poll_locked" title="i915_perf_poll_locked"><code class="xref c c-func docutils literal notranslate"><span class="pre">i915_perf_poll_locked()</span></code></a></p>
<p><strong>Return</strong></p>
<p>any poll events that are ready without sleeping</p>
<dl class="function">
<dt id="c.i915_perf_poll_locked">
__poll_t <code class="descname">i915_perf_poll_locked</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em>, struct file<em>&nbsp;*file</em>, poll_table<em>&nbsp;*wait</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_poll_locked" title="Permalink to this definition">¶</a></dt>
<dd><p>poll_wait() with a suitable wait queue for stream</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915 perf stream</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">file</span> <span class="pre">*file</span></code></dt>
<dd>An i915 perf stream file</dd>
<dt><code class="docutils literal notranslate"><span class="pre">poll_table</span> <span class="pre">*wait</span></code></dt>
<dd>poll() state table</dd>
</dl>
<p><strong>Description</strong></p>
<p>For handling userspace polling on an i915 perf stream, this calls through to
<a class="reference internal" href="#c.i915_perf_stream_ops" title="i915_perf_stream_ops"><code class="xref c c-type docutils literal notranslate"><span class="pre">i915_perf_stream_ops-&gt;poll_wait</span></code></a> to call poll_wait() with a wait queue that
will be woken for new stream data.</p>
<p><strong>Note</strong></p>
<p>The <code class="xref c c-type docutils literal notranslate"><span class="pre">perf-&gt;lock</span></code> mutex has been taken to serialize
with any non-file-operation driver hooks.</p>
<p><strong>Return</strong></p>
<p>any poll events that are ready without sleeping</p>
</div>
<div class="section" id="i915-perf-observation-architecture-stream">
<h3>i915 Perf Observation Architecture Stream<a class="headerlink" href="#i915-perf-observation-architecture-stream" title="Permalink to this headline">¶</a></h3>
<dl class="type">
<dt id="c.i915_oa_ops">
struct <code class="descname">i915_oa_ops</code><a class="headerlink" href="#c.i915_oa_ops" title="Permalink to this definition">¶</a></dt>
<dd><p>Gen specific implementation of an OA unit stream</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct i915_oa_ops {
  bool (*is_valid_b_counter_reg)(struct i915_perf *perf, u32 addr);
  bool (*is_valid_mux_reg)(struct i915_perf *perf, u32 addr);
  bool (*is_valid_flex_reg)(struct i915_perf *perf, u32 addr);
  int (*enable_metric_set)(struct i915_perf_stream *stream, struct i915_active *active);
  void (*disable_metric_set)(struct i915_perf_stream *stream);
  void (*oa_enable)(struct i915_perf_stream *stream);
  void (*oa_disable)(struct i915_perf_stream *stream);
  int (*read)(struct i915_perf_stream *stream,char __user *buf,size_t count, size_t *offset);
  u32 (*oa_hw_tail_read)(struct i915_perf_stream *stream);
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">is_valid_b_counter_reg</span></code></dt>
<dd>Validates register’s address for
programming boolean counters for a particular platform.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">is_valid_mux_reg</span></code></dt>
<dd>Validates register’s address for programming mux
for a particular platform.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">is_valid_flex_reg</span></code></dt>
<dd>Validates register’s address for programming
flex EU filtering for a particular platform.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">enable_metric_set</span></code></dt>
<dd>Selects and applies any MUX configuration to set
up the Boolean and Custom (B/C) counters that are part of the
counter reports being sampled. May apply system constraints such as
disabling EU clock gating as required.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">disable_metric_set</span></code></dt>
<dd>Remove system constraints associated with using
the OA unit.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">oa_enable</span></code></dt>
<dd>Enable periodic sampling</dd>
<dt><code class="docutils literal notranslate"><span class="pre">oa_disable</span></code></dt>
<dd>Disable periodic sampling</dd>
<dt><code class="docutils literal notranslate"><span class="pre">read</span></code></dt>
<dd>Copy data from the circular OA buffer into a given userspace
buffer.</dd>
<dt><code class="docutils literal notranslate"><span class="pre">oa_hw_tail_read</span></code></dt>
<dd><p class="first">read the OA tail pointer register</p>
<p class="last">In particular this enables us to share all the fiddly code for
handling the OA unit tail pointer race that affects multiple
generations.</p>
</dd>
</dl>
<dl class="function">
<dt id="c.i915_oa_stream_init">
int <code class="descname">i915_oa_stream_init</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em>, struct drm_i915_perf_open_param<em>&nbsp;*param</em>, struct <a class="reference internal" href="#c.perf_open_properties" title="perf_open_properties">perf_open_properties</a><em>&nbsp;*props</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_oa_stream_init" title="Permalink to this definition">¶</a></dt>
<dd><p>validate combined props for OA stream and init</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915 perf stream</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">drm_i915_perf_open_param</span> <span class="pre">*param</span></code></dt>
<dd>The open parameters passed to <cite>DRM_I915_PERF_OPEN</cite></dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">perf_open_properties</span> <span class="pre">*props</span></code></dt>
<dd>The property state that configures stream (individually validated)</dd>
</dl>
<p><strong>Description</strong></p>
<p>While <a class="reference internal" href="#c.read_properties_unlocked" title="read_properties_unlocked"><code class="xref c c-func docutils literal notranslate"><span class="pre">read_properties_unlocked()</span></code></a> validates properties in isolation it
doesn’t ensure that the combination necessarily makes sense.</p>
<p>At this point it has been determined that userspace wants a stream of
OA metrics, but still we need to further validate the combined
properties are OK.</p>
<p>If the configuration makes sense then we can allocate memory for
a circular OA buffer and apply the requested metric set configuration.</p>
<p><strong>Return</strong></p>
<p>zero on success or a negative error code.</p>
<dl class="function">
<dt id="c.i915_oa_read">
int <code class="descname">i915_oa_read</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em>, char __user<em>&nbsp;*buf</em>, size_t<em>&nbsp;count</em>, size_t<em>&nbsp;*offset</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_oa_read" title="Permalink to this definition">¶</a></dt>
<dd><p>just calls through to <a class="reference internal" href="#c.i915_oa_ops" title="i915_oa_ops"><code class="xref c c-type docutils literal notranslate"><span class="pre">i915_oa_ops-&gt;read</span></code></a></p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915-perf stream opened for OA metrics</dd>
<dt><code class="docutils literal notranslate"><span class="pre">char</span> <span class="pre">__user</span> <span class="pre">*buf</span></code></dt>
<dd>destination buffer given by userspace</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">count</span></code></dt>
<dd>the number of bytes userspace wants to read</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">*offset</span></code></dt>
<dd>(inout): the current position for writing into <strong>buf</strong></dd>
</dl>
<p><strong>Description</strong></p>
<p>Updates <strong>offset</strong> according to the number of bytes successfully copied into
the userspace buffer.</p>
<p><strong>Return</strong></p>
<p>zero on success or a negative error code</p>
<dl class="function">
<dt id="c.i915_oa_stream_enable">
void <code class="descname">i915_oa_stream_enable</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_oa_stream_enable" title="Permalink to this definition">¶</a></dt>
<dd><p>handle <cite>I915_PERF_IOCTL_ENABLE</cite> for OA stream</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915 perf stream opened for OA metrics</dd>
</dl>
<p><strong>Description</strong></p>
<p>[Re]enables hardware periodic sampling according to the period configured
when opening the stream. This also starts a hrtimer that will periodically
check for data in the circular OA buffer for notifying userspace (e.g.
during a read() or poll()).</p>
<dl class="function">
<dt id="c.i915_oa_stream_disable">
void <code class="descname">i915_oa_stream_disable</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_oa_stream_disable" title="Permalink to this definition">¶</a></dt>
<dd><p>handle <cite>I915_PERF_IOCTL_DISABLE</cite> for OA stream</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915 perf stream opened for OA metrics</dd>
</dl>
<p><strong>Description</strong></p>
<p>Stops the OA unit from periodically writing counter reports into the
circular OA buffer. This also stops the hrtimer that periodically checks for
data in the circular OA buffer, for notifying userspace.</p>
<dl class="function">
<dt id="c.i915_oa_wait_unlocked">
int <code class="descname">i915_oa_wait_unlocked</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_oa_wait_unlocked" title="Permalink to this definition">¶</a></dt>
<dd><p>handles blocking IO until OA data available</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915-perf stream opened for OA metrics</dd>
</dl>
<p><strong>Description</strong></p>
<p>Called when userspace tries to read() from a blocking stream FD opened
for OA metrics. It waits until the hrtimer callback finds a non-empty
OA buffer and wakes us.</p>
<p><strong>Note</strong></p>
<p>it’s acceptable to have this return with some false positives
since any subsequent read handling will return -EAGAIN if there isn’t
really data ready for userspace yet.</p>
<p><strong>Return</strong></p>
<p>zero on success or a negative error code</p>
<dl class="function">
<dt id="c.i915_oa_poll_wait">
void <code class="descname">i915_oa_poll_wait</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em>, struct file<em>&nbsp;*file</em>, poll_table<em>&nbsp;*wait</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_oa_poll_wait" title="Permalink to this definition">¶</a></dt>
<dd><p>call poll_wait() for an OA stream poll()</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915-perf stream opened for OA metrics</dd>
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">file</span> <span class="pre">*file</span></code></dt>
<dd>An i915 perf stream file</dd>
<dt><code class="docutils literal notranslate"><span class="pre">poll_table</span> <span class="pre">*wait</span></code></dt>
<dd>poll() state table</dd>
</dl>
<p><strong>Description</strong></p>
<p>For handling userspace polling on an i915 perf stream opened for OA metrics,
this starts a poll_wait with the wait queue that our hrtimer callback wakes
when it sees data ready to read in the circular OA buffer.</p>
</div>
<div class="section" id="other-i915-perf-internals">
<h3>Other i915 Perf Internals<a class="headerlink" href="#other-i915-perf-internals" title="Permalink to this headline">¶</a></h3>
<p>This section simply includes all other currently documented i915 perf internals,
in no particular order, but may include some more minor utilities or platform
specific details than found in the more high-level sections.</p>
<dl class="type">
<dt id="c.perf_open_properties">
struct <code class="descname">perf_open_properties</code><a class="headerlink" href="#c.perf_open_properties" title="Permalink to this definition">¶</a></dt>
<dd><p>for validated properties given to open a stream</p>
</dd></dl>

<p><strong>Definition</strong></p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>struct perf_open_properties {
  u32 sample_flags;
  u64 single_context:1;
  u64 hold_preemption:1;
  u64 ctx_handle;
  int metrics_set;
  int oa_format;
  bool oa_periodic;
  int oa_period_exponent;
  struct intel_engine_cs *engine;
  bool has_sseu;
  struct intel_sseu sseu;
  u64 poll_oa_period;
};
</pre></div>
</div>
<p><strong>Members</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">sample_flags</span></code></dt>
<dd><cite>DRM_I915_PERF_PROP_SAMPLE_*</cite> properties are tracked as flags</dd>
<dt><code class="docutils literal notranslate"><span class="pre">single_context</span></code></dt>
<dd>Whether a single or all gpu contexts should be monitored</dd>
<dt><code class="docutils literal notranslate"><span class="pre">hold_preemption</span></code></dt>
<dd>Whether the preemption is disabled for the filtered
context</dd>
<dt><code class="docutils literal notranslate"><span class="pre">ctx_handle</span></code></dt>
<dd>A gem ctx handle for use with <strong>single_context</strong></dd>
<dt><code class="docutils literal notranslate"><span class="pre">metrics_set</span></code></dt>
<dd>An ID for an OA unit metric set advertised via sysfs</dd>
<dt><code class="docutils literal notranslate"><span class="pre">oa_format</span></code></dt>
<dd>An OA unit HW report format</dd>
<dt><code class="docutils literal notranslate"><span class="pre">oa_periodic</span></code></dt>
<dd>Whether to enable periodic OA unit sampling</dd>
<dt><code class="docutils literal notranslate"><span class="pre">oa_period_exponent</span></code></dt>
<dd>The OA unit sampling period is derived from this</dd>
<dt><code class="docutils literal notranslate"><span class="pre">engine</span></code></dt>
<dd>The engine (typically rcs0) being monitored by the OA unit</dd>
<dt><code class="docutils literal notranslate"><span class="pre">has_sseu</span></code></dt>
<dd>Whether <strong>sseu</strong> was specified by userspace</dd>
<dt><code class="docutils literal notranslate"><span class="pre">sseu</span></code></dt>
<dd>internal SSEU configuration computed either from the userspace
specified configuration in the opening parameters or a default value
(see get_default_sseu_config())</dd>
<dt><code class="docutils literal notranslate"><span class="pre">poll_oa_period</span></code></dt>
<dd>The period in nanoseconds at which the CPU will check for OA
data availability</dd>
</dl>
<p><strong>Description</strong></p>
<p>As <a class="reference internal" href="#c.read_properties_unlocked" title="read_properties_unlocked"><code class="xref c c-func docutils literal notranslate"><span class="pre">read_properties_unlocked()</span></code></a> enumerates and validates the properties given
to open a stream of metrics the configuration is built up in the structure
which starts out zero initialized.</p>
<dl class="function">
<dt id="c.oa_buffer_check_unlocked">
bool <code class="descname">oa_buffer_check_unlocked</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em><span class="sig-paren">)</span><a class="headerlink" href="#c.oa_buffer_check_unlocked" title="Permalink to this definition">¶</a></dt>
<dd><p>check for data and update tail ptr state</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>i915 stream instance</dd>
</dl>
<p><strong>Description</strong></p>
<p>This is either called via fops (for blocking reads in user ctx) or the poll
check hrtimer (atomic ctx) to check the OA buffer tail pointer and check
if there is data available for userspace to read.</p>
<p>This function is central to providing a workaround for the OA unit tail
pointer having a race with respect to what data is visible to the CPU.
It is responsible for reading tail pointers from the hardware and giving
the pointers time to ‘age’ before they are made available for reading.
(See description of OA_TAIL_MARGIN_NSEC above for further details.)</p>
<p>Besides returning true when there is data available to read() this function
also updates the tail, aging_tail and aging_timestamp in the oa_buffer
object.</p>
<p><strong>Note</strong></p>
<p>It’s safe to read OA config state here unlocked, assuming that this is
only called while the stream is enabled, while the global OA configuration
can’t be modified.</p>
<p><strong>Return</strong></p>
<p><code class="docutils literal notranslate"><span class="pre">true</span></code> if the OA buffer contains data, else <code class="docutils literal notranslate"><span class="pre">false</span></code></p>
<dl class="function">
<dt id="c.append_oa_status">
int <code class="descname">append_oa_status</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em>, char __user<em>&nbsp;*buf</em>, size_t<em>&nbsp;count</em>, size_t<em>&nbsp;*offset</em>, enum drm_i915_perf_record_type<em>&nbsp;type</em><span class="sig-paren">)</span><a class="headerlink" href="#c.append_oa_status" title="Permalink to this definition">¶</a></dt>
<dd><p>Appends a status record to a userspace read() buffer.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915-perf stream opened for OA metrics</dd>
<dt><code class="docutils literal notranslate"><span class="pre">char</span> <span class="pre">__user</span> <span class="pre">*buf</span></code></dt>
<dd>destination buffer given by userspace</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">count</span></code></dt>
<dd>the number of bytes userspace wants to read</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">*offset</span></code></dt>
<dd>(inout): the current position for writing into <strong>buf</strong></dd>
<dt><code class="docutils literal notranslate"><span class="pre">enum</span> <span class="pre">drm_i915_perf_record_type</span> <span class="pre">type</span></code></dt>
<dd>The kind of status to report to userspace</dd>
</dl>
<p><strong>Description</strong></p>
<p>Writes a status record (such as <cite>DRM_I915_PERF_RECORD_OA_REPORT_LOST</cite>)
into the userspace read() buffer.</p>
<p>The <strong>buf</strong> <strong>offset</strong> will only be updated on success.</p>
<p><strong>Return</strong></p>
<p>0 on success, negative error code on failure.</p>
<dl class="function">
<dt id="c.append_oa_sample">
int <code class="descname">append_oa_sample</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em>, char __user<em>&nbsp;*buf</em>, size_t<em>&nbsp;count</em>, size_t<em>&nbsp;*offset</em>, const u8<em>&nbsp;*report</em><span class="sig-paren">)</span><a class="headerlink" href="#c.append_oa_sample" title="Permalink to this definition">¶</a></dt>
<dd><p>Copies single OA report into userspace read() buffer.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915-perf stream opened for OA metrics</dd>
<dt><code class="docutils literal notranslate"><span class="pre">char</span> <span class="pre">__user</span> <span class="pre">*buf</span></code></dt>
<dd>destination buffer given by userspace</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">count</span></code></dt>
<dd>the number of bytes userspace wants to read</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">*offset</span></code></dt>
<dd>(inout): the current position for writing into <strong>buf</strong></dd>
<dt><code class="docutils literal notranslate"><span class="pre">const</span> <span class="pre">u8</span> <span class="pre">*report</span></code></dt>
<dd>A single OA report to (optionally) include as part of the sample</dd>
</dl>
<p><strong>Description</strong></p>
<p>The contents of a sample are configured through <cite>DRM_I915_PERF_PROP_SAMPLE_*</cite>
properties when opening a stream, tracked as <cite>stream-&gt;sample_flags</cite>. This
function copies the requested components of a single sample to the given
read() <strong>buf</strong>.</p>
<p>The <strong>buf</strong> <strong>offset</strong> will only be updated on success.</p>
<p><strong>Return</strong></p>
<p>0 on success, negative error code on failure.</p>
<dl class="function">
<dt id="c.gen8_append_oa_reports">
int <code class="descname">gen8_append_oa_reports</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em>, char __user<em>&nbsp;*buf</em>, size_t<em>&nbsp;count</em>, size_t<em>&nbsp;*offset</em><span class="sig-paren">)</span><a class="headerlink" href="#c.gen8_append_oa_reports" title="Permalink to this definition">¶</a></dt>
<dd><p>Copies all buffered OA reports into userspace read() buffer.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915-perf stream opened for OA metrics</dd>
<dt><code class="docutils literal notranslate"><span class="pre">char</span> <span class="pre">__user</span> <span class="pre">*buf</span></code></dt>
<dd>destination buffer given by userspace</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">count</span></code></dt>
<dd>the number of bytes userspace wants to read</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">*offset</span></code></dt>
<dd>(inout): the current position for writing into <strong>buf</strong></dd>
</dl>
<p><strong>Description</strong></p>
<p>Notably any error condition resulting in a short read (-<code class="docutils literal notranslate"><span class="pre">ENOSPC</span></code> or
-<code class="docutils literal notranslate"><span class="pre">EFAULT</span></code>) will be returned even though one or more records may
have been successfully copied. In this case it’s up to the caller
to decide if the error should be squashed before returning to
userspace.</p>
<p><strong>Note</strong></p>
<p>reports are consumed from the head, and appended to the
tail, so the tail chases the head?… If you think that’s mad
and back-to-front you’re not alone, but this follows the
Gen PRM naming convention.</p>
<p><strong>Return</strong></p>
<p>0 on success, negative error code on failure.</p>
<dl class="function">
<dt id="c.gen8_oa_read">
int <code class="descname">gen8_oa_read</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em>, char __user<em>&nbsp;*buf</em>, size_t<em>&nbsp;count</em>, size_t<em>&nbsp;*offset</em><span class="sig-paren">)</span><a class="headerlink" href="#c.gen8_oa_read" title="Permalink to this definition">¶</a></dt>
<dd><p>copy status records then buffered OA reports</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915-perf stream opened for OA metrics</dd>
<dt><code class="docutils literal notranslate"><span class="pre">char</span> <span class="pre">__user</span> <span class="pre">*buf</span></code></dt>
<dd>destination buffer given by userspace</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">count</span></code></dt>
<dd>the number of bytes userspace wants to read</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">*offset</span></code></dt>
<dd>(inout): the current position for writing into <strong>buf</strong></dd>
</dl>
<p><strong>Description</strong></p>
<p>Checks OA unit status registers and if necessary appends corresponding
status records for userspace (such as for a buffer full condition) and then
initiate appending any buffered OA reports.</p>
<p>Updates <strong>offset</strong> according to the number of bytes successfully copied into
the userspace buffer.</p>
<p>NB: some data may be successfully copied to the userspace buffer
even if an error is returned, and this is reflected in the
updated <strong>offset</strong>.</p>
<p><strong>Return</strong></p>
<p>zero on success or a negative error code</p>
<dl class="function">
<dt id="c.gen7_append_oa_reports">
int <code class="descname">gen7_append_oa_reports</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em>, char __user<em>&nbsp;*buf</em>, size_t<em>&nbsp;count</em>, size_t<em>&nbsp;*offset</em><span class="sig-paren">)</span><a class="headerlink" href="#c.gen7_append_oa_reports" title="Permalink to this definition">¶</a></dt>
<dd><p>Copies all buffered OA reports into userspace read() buffer.</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915-perf stream opened for OA metrics</dd>
<dt><code class="docutils literal notranslate"><span class="pre">char</span> <span class="pre">__user</span> <span class="pre">*buf</span></code></dt>
<dd>destination buffer given by userspace</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">count</span></code></dt>
<dd>the number of bytes userspace wants to read</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">*offset</span></code></dt>
<dd>(inout): the current position for writing into <strong>buf</strong></dd>
</dl>
<p><strong>Description</strong></p>
<p>Notably any error condition resulting in a short read (-<code class="docutils literal notranslate"><span class="pre">ENOSPC</span></code> or
-<code class="docutils literal notranslate"><span class="pre">EFAULT</span></code>) will be returned even though one or more records may
have been successfully copied. In this case it’s up to the caller
to decide if the error should be squashed before returning to
userspace.</p>
<p><strong>Note</strong></p>
<p>reports are consumed from the head, and appended to the
tail, so the tail chases the head?… If you think that’s mad
and back-to-front you’re not alone, but this follows the
Gen PRM naming convention.</p>
<p><strong>Return</strong></p>
<p>0 on success, negative error code on failure.</p>
<dl class="function">
<dt id="c.gen7_oa_read">
int <code class="descname">gen7_oa_read</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em>, char __user<em>&nbsp;*buf</em>, size_t<em>&nbsp;count</em>, size_t<em>&nbsp;*offset</em><span class="sig-paren">)</span><a class="headerlink" href="#c.gen7_oa_read" title="Permalink to this definition">¶</a></dt>
<dd><p>copy status records then buffered OA reports</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915-perf stream opened for OA metrics</dd>
<dt><code class="docutils literal notranslate"><span class="pre">char</span> <span class="pre">__user</span> <span class="pre">*buf</span></code></dt>
<dd>destination buffer given by userspace</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">count</span></code></dt>
<dd>the number of bytes userspace wants to read</dd>
<dt><code class="docutils literal notranslate"><span class="pre">size_t</span> <span class="pre">*offset</span></code></dt>
<dd>(inout): the current position for writing into <strong>buf</strong></dd>
</dl>
<p><strong>Description</strong></p>
<p>Checks Gen 7 specific OA unit status registers and if necessary appends
corresponding status records for userspace (such as for a buffer full
condition) and then initiate appending any buffered OA reports.</p>
<p>Updates <strong>offset</strong> according to the number of bytes successfully copied into
the userspace buffer.</p>
<p><strong>Return</strong></p>
<p>zero on success or a negative error code</p>
<dl class="function">
<dt id="c.oa_get_render_ctx_id">
int <code class="descname">oa_get_render_ctx_id</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em><span class="sig-paren">)</span><a class="headerlink" href="#c.oa_get_render_ctx_id" title="Permalink to this definition">¶</a></dt>
<dd><p>determine and hold ctx hw id</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915-perf stream opened for OA metrics</dd>
</dl>
<p><strong>Description</strong></p>
<p>Determine the render context hw id, and ensure it remains fixed for the
lifetime of the stream. This ensures that we don’t have to worry about
updating the context ID in OACONTROL on the fly.</p>
<p><strong>Return</strong></p>
<p>zero on success or a negative error code</p>
<dl class="function">
<dt id="c.oa_put_render_ctx_id">
void <code class="descname">oa_put_render_ctx_id</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em><span class="sig-paren">)</span><a class="headerlink" href="#c.oa_put_render_ctx_id" title="Permalink to this definition">¶</a></dt>
<dd><p>counterpart to oa_get_render_ctx_id releases hold</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915-perf stream opened for OA metrics</dd>
</dl>
<p><strong>Description</strong></p>
<p>In case anything needed doing to ensure the context HW ID would remain valid
for the lifetime of the stream, then that can be undone here.</p>
<dl class="function">
<dt id="c.i915_perf_ioctl_locked">
long <code class="descname">i915_perf_ioctl_locked</code><span class="sig-paren">(</span>struct <a class="reference internal" href="#c.i915_perf_stream" title="i915_perf_stream">i915_perf_stream</a><em>&nbsp;*stream</em>, unsigned int<em>&nbsp;cmd</em>, unsigned long<em>&nbsp;arg</em><span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_ioctl_locked" title="Permalink to this definition">¶</a></dt>
<dd><p>support ioctl() usage with i915 perf stream FDs</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">struct</span> <span class="pre">i915_perf_stream</span> <span class="pre">*stream</span></code></dt>
<dd>An i915 perf stream</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">int</span> <span class="pre">cmd</span></code></dt>
<dd>the ioctl request</dd>
<dt><code class="docutils literal notranslate"><span class="pre">unsigned</span> <span class="pre">long</span> <span class="pre">arg</span></code></dt>
<dd>the ioctl data</dd>
</dl>
<p><strong>Note</strong></p>
<p>The <code class="xref c c-type docutils literal notranslate"><span class="pre">perf-&gt;lock</span></code> mutex has been taken to serialize
with any non-file-operation driver hooks.</p>
<p><strong>Return</strong></p>
<p>zero on success or a negative error code. Returns -EINVAL for
an unknown ioctl request.</p>
<dl class="function">
<dt id="c.i915_perf_ioctl_version">
int <code class="descname">i915_perf_ioctl_version</code><span class="sig-paren">(</span>void<span class="sig-paren">)</span><a class="headerlink" href="#c.i915_perf_ioctl_version" title="Permalink to this definition">¶</a></dt>
<dd><p>Version of the i915-perf subsystem</p>
</dd></dl>

<p><strong>Parameters</strong></p>
<dl class="docutils">
<dt><code class="docutils literal notranslate"><span class="pre">void</span></code></dt>
<dd>no arguments</dd>
</dl>
<p><strong>Description</strong></p>
<p>This version number is used by userspace to detect available features.</p>
</div>
</div>
<div class="section" id="style">
<h2>Style<a class="headerlink" href="#style" title="Permalink to this headline">¶</a></h2>
<p>The drm/i915 driver codebase has some style rules in addition to (and, in some
cases, deviating from) the kernel coding style.</p>
<div class="section" id="register-macro-definition-style">
<h3>Register macro definition style<a class="headerlink" href="#register-macro-definition-style" title="Permalink to this headline">¶</a></h3>
<p>The style guide for <code class="docutils literal notranslate"><span class="pre">i915_reg.h</span></code>.</p>
<p>Follow the style described here for new macros, and while changing existing
macros. Do <strong>not</strong> mass change existing definitions just to update the style.</p>
<div class="section" id="file-layout">
<h4>File Layout<a class="headerlink" href="#file-layout" title="Permalink to this headline">¶</a></h4>
<p>Keep helper macros near the top. For example, _PIPE() and friends.</p>
<p>Prefix macros that generally should not be used outside of this file with
underscore ‘_’. For example, _PIPE() and friends, single instances of
registers that are defined solely for the use by function-like macros.</p>
<p>Avoid using the underscore prefixed macros outside of this file. There are
exceptions, but keep them to a minimum.</p>
<p>There are two basic types of register definitions: Single registers and
register groups. Register groups are registers which have two or more
instances, for example one per pipe, port, transcoder, etc. Register groups
should be defined using function-like macros.</p>
<p>For single registers, define the register offset first, followed by register
contents.</p>
<p>For register groups, define the register instance offsets first, prefixed
with underscore, followed by a function-like macro choosing the right
instance based on the parameter, followed by register contents.</p>
<p>Define the register contents (i.e. bit and bit field macros) from most
significant to least significant bit. Indent the register content macros
using two extra spaces between <code class="docutils literal notranslate"><span class="pre">#define</span></code> and the macro name.</p>
<p>Define bit fields using <code class="docutils literal notranslate"><span class="pre">REG_GENMASK(h,</span> <span class="pre">l)</span></code>. Define bit field contents
using <code class="docutils literal notranslate"><span class="pre">REG_FIELD_PREP(mask,</span> <span class="pre">value)</span></code>. This will define the values already
shifted in place, so they can be directly OR’d together. For convenience,
function-like macros may be used to define bit fields, but do note that the
macros may be needed to read as well as write the register contents.</p>
<p>Define bits using <code class="docutils literal notranslate"><span class="pre">REG_BIT(N)</span></code>. Do <strong>not</strong> add <code class="docutils literal notranslate"><span class="pre">_BIT</span></code> suffix to the name.</p>
<p>Group the register and its contents together without blank lines, separate
from other registers and their contents with one blank line.</p>
<p>Indent macro values from macro names using TABs. Align values vertically. Use
braces in macro values as needed to avoid unintended precedence after macro
substitution. Use spaces in macro values according to kernel coding
style. Use lower case in hexadecimal values.</p>
</div>
<div class="section" id="naming">
<h4>Naming<a class="headerlink" href="#naming" title="Permalink to this headline">¶</a></h4>
<p>Try to name registers according to the specs. If the register name changes in
the specs from platform to another, stick to the original name.</p>
<p>Try to re-use existing register macro definitions. Only add new macros for
new register offsets, or when the register contents have changed enough to
warrant a full redefinition.</p>
<p>When a register macro changes for a new platform, prefix the new macro using
the platform acronym or generation. For example, <code class="docutils literal notranslate"><span class="pre">SKL_</span></code> or <code class="docutils literal notranslate"><span class="pre">GEN8_</span></code>. The
prefix signifies the start platform/generation using the register.</p>
<p>When a bit (field) macro changes or gets added for a new platform, while
retaining the existing register macro, add a platform acronym or generation
suffix to the name. For example, <code class="docutils literal notranslate"><span class="pre">_SKL</span></code> or <code class="docutils literal notranslate"><span class="pre">_GEN8</span></code>.</p>
</div>
<div class="section" id="examples">
<h4>Examples<a class="headerlink" href="#examples" title="Permalink to this headline">¶</a></h4>
<p>(Note that the values in the example are indented using spaces instead of
TABs to avoid misalignment in generated documentation. Use TABs in the
definitions.):</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>#define _FOO_A                      0xf000
#define _FOO_B                      0xf001
#define FOO(pipe)                   _MMIO_PIPE(pipe, _FOO_A, _FOO_B)
#define   FOO_ENABLE                REG_BIT(31)
#define   FOO_MODE_MASK             REG_GENMASK(19, 16)
#define   FOO_MODE_BAR              REG_FIELD_PREP(FOO_MODE_MASK, 0)
#define   FOO_MODE_BAZ              REG_FIELD_PREP(FOO_MODE_MASK, 1)
#define   FOO_MODE_QUX_SNB          REG_FIELD_PREP(FOO_MODE_MASK, 2)

#define BAR                         _MMIO(0xb000)
#define GEN8_BAR                    _MMIO(0xb888)
</pre></div>
</div>
</div>
</div>
</div>
</div>


           </div>
           <div class="articleComments">
            
           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="mcde.html" class="btn btn-neutral float-right" title="drm/mcde ST-Ericsson MCDE Multi-channel display engine" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="amdgpu/amdgpu-glossary.html" class="btn btn-neutral" title="AMDGPU Glossary" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright The kernel development community.

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/snide/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../',
            VERSION:'5.18.0-rc1-torvalds+',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true,
            SOURCELINK_SUFFIX: '.txt'
        };
    </script>
      <script type="text/javascript" src="../_static/jquery.js"></script>
      <script type="text/javascript" src="../_static/underscore.js"></script>
      <script type="text/javascript" src="../_static/doctools.js"></script>
      <script type="text/javascript" src="../_static/language_data.js"></script>

  

  
  
    <script type="text/javascript" src="../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
      });
  </script>
   

</body>
</html>