Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig321/Videos/G1/ip/qsys_top/fpga_m2ocm_pb.ip --block-symbol-file --output-directory=/home/wisig321/Videos/G1/ip/qsys_top/fpga_m2ocm_pb --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig321/Videos/G1/ip/qsys_top/fpga_m2ocm_pb.ip --synthesis=VERILOG --output-directory=/home/wisig321/Videos/G1/ip/qsys_top/fpga_m2ocm_pb --family=Agilex --part=AGFB014R24B2E2V
Info: fpga_m2ocm_pb: "Transforming system: fpga_m2ocm_pb"
Info: fpga_m2ocm_pb: "Naming system components in system: fpga_m2ocm_pb"
Info: fpga_m2ocm_pb: "Processing generation queue"
Info: fpga_m2ocm_pb: "Generating: fpga_m2ocm_pb"
Info: fpga_m2ocm_pb: "Generating: fpga_m2ocm_pb_altera_avalon_mm_bridge_2001_k2bg7dq"
Info: fpga_m2ocm_pb: Done "fpga_m2ocm_pb" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
