Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Reg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Reg.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Reg"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : Reg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\Project_Package.vhd" into library work
Parsing package <Project_Package>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\MUX_32x1.vhd" into library work
Parsing entity <MUX_32x1>.
Parsing architecture <Behavioral> of entity <mux_32x1>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\Flopr.vhd" into library work
Parsing entity <Flopr>.
Parsing architecture <Behavioral> of entity <flopr>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\Decoder_5x32.vhd" into library work
Parsing entity <Decoder_5x32>.
Parsing architecture <Behavioral> of entity <decoder_5x32>.
Parsing VHDL file "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" into library work
Parsing entity <Reg>.
Parsing architecture <Behavioral> of entity <reg>.
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 34: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 35: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 36: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 37: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 38: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 39: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 40: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 41: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 42: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 43: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 44: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 45: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 46: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 47: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 48: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 49: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 50: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 51: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 52: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 53: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 54: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 55: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 56: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 57: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 58: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 59: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 60: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 61: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 62: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 63: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 64: Actual for formal port load is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "G:\Xilinix Projects\Project_Phase_1\Reg.vhd" Line 65: Actual for formal port load is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Reg> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder_5x32> (architecture <Behavioral>) from library <work>.

Elaborating entity <Flopr> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <MUX_32x1> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Reg>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\Reg.vhd".
    Summary:
	no macro.
Unit <Reg> synthesized.

Synthesizing Unit <Decoder_5x32>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\Decoder_5x32.vhd".
    Found 1-bit tristate buffer for signal <Data_Out<31>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<30>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<29>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<28>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<27>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<26>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<25>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<24>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<23>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<22>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<21>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<20>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<19>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<18>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<17>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<16>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<15>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<14>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<13>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<12>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<11>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<10>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<9>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<8>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<7>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<6>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<5>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<4>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<3>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<2>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<1>> created at line 13
    Found 1-bit tristate buffer for signal <Data_Out<0>> created at line 13
    Summary:
	inferred  42 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Decoder_5x32> synthesized.

Synthesizing Unit <Flopr>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\Flopr.vhd".
        n = 32
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Flopr> synthesized.

Synthesizing Unit <MUX_32x1>.
    Related source file is "G:\Xilinix Projects\Project_Phase_1\MUX_32x1.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <Data_Out> created at line 4.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_32x1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 32
 32-bit register                                       : 32
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 42
 32-bit 32-to-1 multiplexer                            : 2
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 42
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit Decoder_5x32: 32 internal tristates are replaced by logic (pull-up yes): Data_Out<0>, Data_Out<10>, Data_Out<11>, Data_Out<12>, Data_Out<13>, Data_Out<14>, Data_Out<15>, Data_Out<16>, Data_Out<17>, Data_Out<18>, Data_Out<19>, Data_Out<1>, Data_Out<20>, Data_Out<21>, Data_Out<22>, Data_Out<23>, Data_Out<24>, Data_Out<25>, Data_Out<26>, Data_Out<27>, Data_Out<28>, Data_Out<29>, Data_Out<2>, Data_Out<30>, Data_Out<31>, Data_Out<3>, Data_Out<4>, Data_Out<5>, Data_Out<6>, Data_Out<7>, Data_Out<8>, Data_Out<9>.

Optimizing unit <Reg> ...

Optimizing unit <Decoder_5x32> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Reg, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Reg.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 736
#      LUT6                        : 672
#      MUXF7                       : 64
# FlipFlops/Latches                : 1024
#      FDCE                        : 1024
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 113
#      IBUF                        : 49
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:            1024  out of  126800     0%  
 Number of Slice LUTs:                  672  out of  63400     1%  
    Number used as Logic:               672  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1152
   Number with an unused Flip Flop:     128  out of   1152    11%  
   Number with an unused LUT:           480  out of   1152    41%  
   Number of fully used LUT-FF pairs:   544  out of   1152    47%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                         114
 Number of bonded IOBs:                 114  out of    210    54%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1024  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 1.545ns
   Maximum output required time after clock: 2.411ns
   Maximum combinational path delay: 2.354ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8192 / 3072
-------------------------------------------------------------------------
Offset:              1.545ns (Levels of Logic = 2)
  Source:            write_ena (PAD)
  Destination:       reg_31/Q_31 (FF)
  Destination Clock: clk rising

  Data Path: write_ena to reg_31/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.001   0.883  write_ena_IBUF (write_ena_IBUF)
     LUT6:I0->O           32   0.097   0.469  write_ena_decoder_output[0]_AND_1_o1 (write_ena_decoder_output[0]_AND_1_o)
     FDCE:CE                   0.095          reg_0/Q_0
    ----------------------------------------
    Total                      1.545ns (0.193ns logic, 1.352ns route)
                                       (12.5% logic, 87.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2048 / 64
-------------------------------------------------------------------------
Offset:              2.411ns (Levels of Logic = 4)
  Source:            reg_26/Q_31 (FF)
  Destination:       data1<31> (PAD)
  Source Clock:      clk rising

  Data Path: reg_26/Q_31 to data1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.621  reg_26/Q_31 (reg_26/Q_31)
     LUT6:I2->O            1   0.097   0.616  MUX_1/Mmux_Data_Out_873 (MUX_1/Mmux_Data_Out_873)
     LUT6:I2->O            1   0.097   0.000  MUX_1/Mmux_Data_Out_324 (MUX_1/Mmux_Data_Out_324)
     MUXF7:I1->O           1   0.279   0.339  MUX_1/Mmux_Data_Out_2_f7_23 (data1_31_OBUF)
     OBUF:I->O                 0.000          data1_31_OBUF (data1<31>)
    ----------------------------------------
    Total                      2.411ns (0.834ns logic, 1.577ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1344 / 64
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 5)
  Source:            read_sel1<1> (PAD)
  Destination:       data1<31> (PAD)

  Data Path: read_sel1<1> to data1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.001   0.924  read_sel1_1_IBUF (read_sel1_1_IBUF)
     LUT6:I0->O            1   0.097   0.616  MUX_1/Mmux_Data_Out_81 (MUX_1/Mmux_Data_Out_81)
     LUT6:I2->O            1   0.097   0.000  MUX_1/Mmux_Data_Out_3 (MUX_1/Mmux_Data_Out_3)
     MUXF7:I1->O           1   0.279   0.339  MUX_1/Mmux_Data_Out_2_f7 (data1_0_OBUF)
     OBUF:I->O                 0.000          data1_0_OBUF (data1<0>)
    ----------------------------------------
    Total                      2.354ns (0.474ns logic, 1.880ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 26.82 secs
 
--> 

Total memory usage is 5001212 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :    0 (   0 filtered)

