
*** Running vivado
    with args -log Problem3Mod.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Problem3Mod.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Problem3Mod.tcl -notrace
Command: synth_design -top Problem3Mod -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1011.773 ; gain = 181.164 ; free physical = 2823 ; free virtual = 4098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Problem3Mod' [/home/steven/Dropbox/Verilog/Homework/Assignment4/Problem3/Problem3.srcs/sources_1/new/Problem3Mod.v:3]
ERROR: [Synth 8-403] loop limit (65536) exceeded [/home/steven/Dropbox/Verilog/Homework/Assignment4/Problem3/Problem3.srcs/sources_1/new/Problem3Mod.v:17]
ERROR: [Synth 8-285] failed synthesizing module 'Problem3Mod' [/home/steven/Dropbox/Verilog/Homework/Assignment4/Problem3/Problem3.srcs/sources_1/new/Problem3Mod.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2645.383 ; gain = 1814.773 ; free physical = 1180 ; free virtual = 2461
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jan 28 14:23:21 2016...
