# 4.2.1  Low-power modes

Table 4 defines the state of each module in the Idle mode, Suspend mode, and BBSM mode.

**Note:** The values in Table 4 are for reference purpose only. For actual values, refer i.MX 93 EVK Applications Processors Data Sheet.

![Table 4: Low-power mode definition](./images/page_7_table_1.png)

**Table 4. Low-power mode definition**

This table shows the state of various system modules across different low-power modes (Idle mode, Suspend mode, and BBSM mode). The image displays a comprehensive comparison matrix that defines which modules remain active or are disabled in each power mode.

<!-- VERBATIM_TABLE_START -->
![Table (page 7)](./images/page_7_table_1.png)

|Table 4. Low&amp;#45;power mode definition|Col2|Col3|Col4|
|---|---|---|---|
|Parameters|Idle|Suspend|BBSM|
|CCM LPM mode|WAIT|STOP|N/A|
|Cortex A55 CPU0|OFF|OFF|OFF|
|Cortex A55 CPU1|OFF|OFF|OFF|
|Shared L3 cache|ON|OFF|OFF|
|DISPLAY|OFF|OFF|OFF|
|DRAM controller and PHY|ON|OFF|OFF|
|WAKEUPMIX|ON|OFF|OFF|
|MLMIX|ON as needed|OFF|OFF|
|NICMIX|ON|OFF|OFF|
|ARM_PLL|OFF|OFF|OFF|
|DRAM_PLL|OFF|OFF|OFF|
|SYSTEM_PLL1|ON|OFF|OFF|
|XTAL|ON|OFF|OFF|
|RTC|ON|ON|ON|
|External DRAM device|Self&amp;#45;refresh[1]|Self&amp;#45;refresh[2]|OFF|
|USB PHY|In the low&amp;#45;power state|OFF|OFF|
|DRAM clock|266 MHz|OFF|OFF|
|AXI clock|133 MHz|OFF|OFF|
|Module clocks|ON as needed|OFF|OFF|
|EdgeLock Secure Enclave|ON|ON|OFF|
|GPIO wake&amp;#45;up|Yes|Yes|OFF|
<!-- VERBATIM_TABLE_END -->

---

*Document: AN13917*  
*All information provided in this document is subject to legal disclaimers.*  
*© 2024 NXP B.V. All rights reserved.*  
*Application note*  
*Rev. 3 — 29 February 2024*  
*Page 7 / 52*