Command: vcs -full64 -R -Mupdate +v2k -timescale=1ns/10ps -sverilog -debug_all +libext+.v+.sv+.vh+.svh+ \
-P /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-f /home/ICer/workspace/ske/prj/Avenger/tb/tb.f -top testbench -l comp.log
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Fri Oct  8 23:11:19 2021
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file '/home/ICer/workspace/ske/prj/Avenger/tb/testbench.sv'
Parsing design file '/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/milano_pkg.sv'

Warning-[TMBIN] Too many bits in Based Number
/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/milano_pkg.sv, 21
  The specified width is '3' bits, actually got '8' bits.
  The offending number is : '00'.


Warning-[TMBIN] Too many bits in Based Number
/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/milano_pkg.sv, 22
  The specified width is '3' bits, actually got '8' bits.
  The offending number is : '00'.

Parsing design file '/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/fecth_reg.sv'
Parsing design file '/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/if_id_reg.sv'
Parsing design file '/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/decoder.sv'
Parsing design file '/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/id_ex_reg.sv'
Parsing design file '/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/reg_file.sv'
Parsing design file '/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/alu.sv'
Parsing design file '/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/if_stage.sv'
Parsing design file '/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/id_stage.sv'
Parsing design file '/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/ex_stage.sv'
Parsing design file '/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/milano.sv'
Top Level Modules:
       testbench
TimeScale is 1 ns / 10 ps

Warning-[PCWM-W] Port connection width mismatch
/home/ICer/workspace/ske/prj/Avenger/tb/testbench.sv, 19
"milano dut( .clk_i (clk_i),  .rst_ni (rst_ni),  .boot_addr_i (boot_addr_i),  .instr_addr_o (instr_addr_o),  .instr_rdata_i (instr_rdata_i));"
  The following 1-bit expression is connected to 32-bit port "boot_addr_i" of 
  module "milano", instance "dut".
  Expression: boot_addr_i
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/home/ICer/workspace/ske/prj/Avenger/tb/testbench.sv, 19
"milano dut( .clk_i (clk_i),  .rst_ni (rst_ni),  .boot_addr_i (boot_addr_i),  .instr_addr_o (instr_addr_o),  .instr_rdata_i (instr_rdata_i));"
  The following 1-bit expression is connected to 32-bit port "instr_addr_o" of
  module "milano", instance "dut".
  Expression: instr_addr_o
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/if_stage.sv, 26
"prefetch_reg u_prefetch_reg( .clk_i (clk_i),  .rst_ni (rst_ni),  .boot_addr_i (boot_addr_i),  .instr_addr_o (instr_addr_o));"
  The following 32-bit expression is connected to 1-bit port "boot_addr_i" of 
  module "prefetch_reg", instance "u_prefetch_reg".
  Expression: boot_addr_i
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/if_stage.sv, 35
"if_id_reg u_if_id_reg( .clk_i (clk_i),  .rst_ni (rst_ni),  .instr_rdata_i (instr_rdata_i),  .instr_addr_i (instr_addr_o),  .instr_rdata_id_o (instr_rdata_id_o),  .instr_addr_id_o (instr_addr_id_o));"
  The following 1-bit expression is connected to 32-bit port "instr_addr_id_o"
  of module "if_id_reg", instance "u_if_id_reg".
  Expression: instr_addr_id_o
  	use +lint=PCWM for more details


Warning-[ENUMASSIGN] Illegal assignment to enum variable
/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/ex_stage.sv, 16
ex_stage, "alu u_alu( .operator_i (operator_i),  .operand_a_i (operand_a_i),  .operand_b_i (operand_b_i),  .rd_addr_i (rd_addr_i),  .reg_we_o (reg_we_o),  .wr_addr_o (wr_addr_o),  .rd_wdata_o (rd_wdata_o));"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type logic is incompatible with the enum 'alu_opt_e'
  Expression: operator_i
  Use the static cast operator to convert the expression to enum type.


Warning-[PCWM-W] Port connection width mismatch
/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/ex_stage.sv, 16
"alu u_alu( .operator_i (operator_i),  .operand_a_i (operand_a_i),  .operand_b_i (operand_b_i),  .rd_addr_i (rd_addr_i),  .reg_we_o (reg_we_o),  .wr_addr_o (wr_addr_o),  .rd_wdata_o (rd_wdata_o));"
  The following 1-bit expression is connected to 10-bit port "operator_i" of 
  module "alu", instance "u_alu".
  Expression: operator_i
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/home/ICer/workspace/ske/prj/Avenger/core/milano/rtl/ex_stage.sv, 16
"alu u_alu( .operator_i (operator_i),  .operand_a_i (operand_a_i),  .operand_b_i (operand_b_i),  .rd_addr_i (rd_addr_i),  .reg_we_o (reg_we_o),  .wr_addr_o (wr_addr_o),  .rd_wdata_o (rd_wdata_o));"
  The following 5-bit expression is connected to 32-bit port "rd_addr_i" of 
  module "alu", instance "u_alu".
  Expression: rd_addr_i
  	use +lint=PCWM for more details

Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module testbench
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory `/home/ICer/workspace/ske/prj/Avenger/sim/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/synopsys/vcs/O-2018.09-SP2/linux64/lib \
-L/home/synopsys/vcs/O-2018.09-SP2/linux64/lib     _71904_archive_1.so _prev_archive_1.so \
_csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs \
/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a    -lvcsnew \
-lsimprofile -luclinative /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/ICer/workspace/ske/prj/Avenger/sim/csrc'
Command: /home/ICer/workspace/ske/prj/Avenger/sim/./simv +v2k +libext+.v+.sv+.vh+.svh+ -a comp.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Oct  8 23:11 2021
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'testbench.fsdb'
*Verdi* ERROR: The #1 argument "+parameter,+struct" is invalid
*Verdi* ERROR: Failed to dump because the specified instance or option is not correct
*Verdi* ERROR: Syntax - $fsdbDumpvars([depth,][instance][,option]*);	: /home/ICer/workspace/ske/prj/Avenger/tb/testbench.sv(56)
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
$finish called from file "/home/ICer/workspace/ske/prj/Avenger/tb/testbench.sv", line 41.
$finish at simulation time               115000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1150000 ps
CPU Time:      0.220 seconds;       Data structure size:   0.0Mb
Fri Oct  8 23:11:20 2021
CPU time: .233 seconds to compile + .254 seconds to elab + .208 seconds to link + .251 seconds in simulation
