{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 09 15:53:29 2010 " "Info: Processing started: Mon Aug 09 15:53:29 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Rabbit_2_FPGA_2_DDS_FIFO -c Rabbit_2_FPGA_2_DDS_FIFO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register N\[6\] register SDIO~reg0 78.22 MHz 12.785 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 78.22 MHz between source register \"N\[6\]\" and destination register \"SDIO~reg0\" (period= 12.785 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.554 ns + Longest register register " "Info: + Longest register to register delay is 12.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N\[6\] 1 REG LCFF_X41_Y14_N13 466 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y14_N13; Fanout = 466; REG Node = 'N\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { N[6] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.601 ns) + CELL(0.271 ns) 2.872 ns Mux0~16279 2 COMB LCCOMB_X64_Y15_N14 1 " "Info: 2: + IC(2.601 ns) + CELL(0.271 ns) = 2.872 ns; Loc. = LCCOMB_X64_Y15_N14; Fanout = 1; COMB Node = 'Mux0~16279'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { N[6] Mux0~16279 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 3.404 ns Mux0~16280 3 COMB LCCOMB_X64_Y15_N20 1 " "Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 3.404 ns; Loc. = LCCOMB_X64_Y15_N20; Fanout = 1; COMB Node = 'Mux0~16280'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Mux0~16279 Mux0~16280 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 4.111 ns Mux0~16281 4 COMB LCCOMB_X64_Y15_N8 1 " "Info: 4: + IC(0.269 ns) + CELL(0.438 ns) = 4.111 ns; Loc. = LCCOMB_X64_Y15_N8; Fanout = 1; COMB Node = 'Mux0~16281'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { Mux0~16280 Mux0~16281 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 4.639 ns Mux0~16284 5 COMB LCCOMB_X64_Y15_N22 1 " "Info: 5: + IC(0.257 ns) + CELL(0.271 ns) = 4.639 ns; Loc. = LCCOMB_X64_Y15_N22; Fanout = 1; COMB Node = 'Mux0~16284'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Mux0~16281 Mux0~16284 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.275 ns) 5.792 ns Mux0~16285 6 COMB LCCOMB_X60_Y15_N14 1 " "Info: 6: + IC(0.878 ns) + CELL(0.275 ns) = 5.792 ns; Loc. = LCCOMB_X60_Y15_N14; Fanout = 1; COMB Node = 'Mux0~16285'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { Mux0~16284 Mux0~16285 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.275 ns) 7.080 ns Mux0~16296 7 COMB LCCOMB_X62_Y19_N24 1 " "Info: 7: + IC(1.013 ns) + CELL(0.275 ns) = 7.080 ns; Loc. = LCCOMB_X62_Y19_N24; Fanout = 1; COMB Node = 'Mux0~16296'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { Mux0~16285 Mux0~16296 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.275 ns) 8.315 ns Mux0~16339 8 COMB LCCOMB_X60_Y17_N16 1 " "Info: 8: + IC(0.960 ns) + CELL(0.275 ns) = 8.315 ns; Loc. = LCCOMB_X60_Y17_N16; Fanout = 1; COMB Node = 'Mux0~16339'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { Mux0~16296 Mux0~16339 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 8.839 ns Mux0~16382 9 COMB LCCOMB_X60_Y17_N12 1 " "Info: 9: + IC(0.253 ns) + CELL(0.271 ns) = 8.839 ns; Loc. = LCCOMB_X60_Y17_N12; Fanout = 1; COMB Node = 'Mux0~16382'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { Mux0~16339 Mux0~16382 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.275 ns) 10.629 ns Mux0~16553 10 COMB LCCOMB_X35_Y13_N14 1 " "Info: 10: + IC(1.515 ns) + CELL(0.275 ns) = 10.629 ns; Loc. = LCCOMB_X35_Y13_N14; Fanout = 1; COMB Node = 'Mux0~16553'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { Mux0~16382 Mux0~16553 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 11.155 ns Mux0~16724 11 COMB LCCOMB_X35_Y13_N4 1 " "Info: 11: + IC(0.255 ns) + CELL(0.271 ns) = 11.155 ns; Loc. = LCCOMB_X35_Y13_N4; Fanout = 1; COMB Node = 'Mux0~16724'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { Mux0~16553 Mux0~16724 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 11.684 ns Mux0~16725 12 COMB LCCOMB_X35_Y13_N6 1 " "Info: 12: + IC(0.254 ns) + CELL(0.275 ns) = 11.684 ns; Loc. = LCCOMB_X35_Y13_N6; Fanout = 1; COMB Node = 'Mux0~16725'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Mux0~16724 Mux0~16725 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 12.076 ns Mux0~17130 13 COMB LCCOMB_X35_Y13_N10 1 " "Info: 13: + IC(0.242 ns) + CELL(0.150 ns) = 12.076 ns; Loc. = LCCOMB_X35_Y13_N10; Fanout = 1; COMB Node = 'Mux0~17130'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Mux0~16725 Mux0~17130 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 411 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 12.470 ns SDIO~1155 14 COMB LCCOMB_X35_Y13_N28 1 " "Info: 14: + IC(0.244 ns) + CELL(0.150 ns) = 12.470 ns; Loc. = LCCOMB_X35_Y13_N28; Fanout = 1; COMB Node = 'SDIO~1155'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Mux0~17130 SDIO~1155 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.554 ns SDIO~reg0 15 REG LCFF_X35_Y13_N29 3 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 12.554 ns; Loc. = LCFF_X35_Y13_N29; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SDIO~1155 SDIO~reg0 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.556 ns ( 28.33 % ) " "Info: Total cell delay = 3.556 ns ( 28.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.998 ns ( 71.67 % ) " "Info: Total interconnect delay = 8.998 ns ( 71.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.554 ns" { N[6] Mux0~16279 Mux0~16280 Mux0~16281 Mux0~16284 Mux0~16285 Mux0~16296 Mux0~16339 Mux0~16382 Mux0~16553 Mux0~16724 Mux0~16725 Mux0~17130 SDIO~1155 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.554 ns" { N[6] Mux0~16279 Mux0~16280 Mux0~16281 Mux0~16284 Mux0~16285 Mux0~16296 Mux0~16339 Mux0~16382 Mux0~16553 Mux0~16724 Mux0~16725 Mux0~17130 SDIO~1155 SDIO~reg0 } { 0.000ns 2.601ns 0.257ns 0.269ns 0.257ns 0.878ns 1.013ns 0.960ns 0.253ns 1.515ns 0.255ns 0.254ns 0.242ns 0.244ns 0.000ns } { 0.000ns 0.271ns 0.275ns 0.438ns 0.271ns 0.275ns 0.275ns 0.275ns 0.271ns 0.275ns 0.271ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.017 ns - Smallest " "Info: - Smallest clock skew is -0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.654 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 154 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 154; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.654 ns SDIO~reg0 3 REG LCFF_X35_Y13_N29 3 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X35_Y13_N29; Fanout = 3; REG Node = 'SDIO~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.87 % ) " "Info: Total cell delay = 1.536 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.13 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.671 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 154 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 154; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.671 ns N\[6\] 3 REG LCFF_X41_Y14_N13 466 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X41_Y14_N13; Fanout = 466; REG Node = 'N\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { ten_MHz_ext~clkctrl N[6] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[6] } { 0.000ns 0.000ns 0.113ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[6] } { 0.000ns 0.000ns 0.113ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 214 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.554 ns" { N[6] Mux0~16279 Mux0~16280 Mux0~16281 Mux0~16284 Mux0~16285 Mux0~16296 Mux0~16339 Mux0~16382 Mux0~16553 Mux0~16724 Mux0~16725 Mux0~17130 SDIO~1155 SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "12.554 ns" { N[6] Mux0~16279 Mux0~16280 Mux0~16281 Mux0~16284 Mux0~16285 Mux0~16296 Mux0~16339 Mux0~16382 Mux0~16553 Mux0~16724 Mux0~16725 Mux0~17130 SDIO~1155 SDIO~reg0 } { 0.000ns 2.601ns 0.257ns 0.269ns 0.257ns 0.878ns 1.013ns 0.960ns 0.253ns 1.515ns 0.255ns 0.254ns 0.242ns 0.244ns 0.000ns } { 0.000ns 0.271ns 0.275ns 0.438ns 0.271ns 0.275ns 0.275ns 0.275ns 0.271ns 0.275ns 0.271ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ten_MHz_ext ten_MHz_ext~clkctrl SDIO~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl SDIO~reg0 } { 0.000ns 0.000ns 0.113ns 1.005ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { ten_MHz_ext ten_MHz_ext~clkctrl N[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl N[6] } { 0.000ns 0.000ns 0.113ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register i\[8\] register memory_reg\[1574\] 130.38 MHz 7.67 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 130.38 MHz between source register \"i\[8\]\" and destination register \"memory_reg\[1574\]\" (period= 7.67 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.463 ns + Longest register register " "Info: + Longest register to register delay is 7.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[8\] 1 REG LCFF_X43_Y16_N17 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y16_N17; Fanout = 19; REG Node = 'i\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[8] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.398 ns) 1.533 ns Decoder2~12751 2 COMB LCCOMB_X44_Y17_N2 256 " "Info: 2: + IC(1.135 ns) + CELL(0.398 ns) = 1.533 ns; Loc. = LCCOMB_X44_Y17_N2; Fanout = 256; COMB Node = 'Decoder2~12751'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { i[8] Decoder2~12751 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2346 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.158 ns) + CELL(0.275 ns) 4.966 ns memory_reg~441149 3 COMB LCCOMB_X53_Y16_N2 1 " "Info: 3: + IC(3.158 ns) + CELL(0.275 ns) = 4.966 ns; Loc. = LCCOMB_X53_Y16_N2; Fanout = 1; COMB Node = 'memory_reg~441149'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.433 ns" { Decoder2~12751 memory_reg~441149 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.150 ns) 7.379 ns memory_reg~441150 4 COMB LCCOMB_X33_Y13_N20 1 " "Info: 4: + IC(2.263 ns) + CELL(0.150 ns) = 7.379 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'memory_reg~441150'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.413 ns" { memory_reg~441149 memory_reg~441150 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.463 ns memory_reg\[1574\] 5 REG LCFF_X33_Y13_N21 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.463 ns; Loc. = LCFF_X33_Y13_N21; Fanout = 2; REG Node = 'memory_reg\[1574\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~441150 memory_reg[1574] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 12.15 % ) " "Info: Total cell delay = 0.907 ns ( 12.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.556 ns ( 87.85 % ) " "Info: Total interconnect delay = 6.556 ns ( 87.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.463 ns" { i[8] Decoder2~12751 memory_reg~441149 memory_reg~441150 memory_reg[1574] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.463 ns" { i[8] Decoder2~12751 memory_reg~441149 memory_reg~441150 memory_reg[1574] } { 0.000ns 1.135ns 3.158ns 2.263ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.565 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.537 ns) 3.565 ns memory_reg\[1574\] 2 REG LCFF_X33_Y13_N21 2 " "Info: 2: + IC(2.206 ns) + CELL(0.537 ns) = 3.565 ns; Loc. = LCFF_X33_Y13_N21; Fanout = 2; REG Node = 'memory_reg\[1574\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { SCLK_PE_3 memory_reg[1574] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 38.12 % ) " "Info: Total cell delay = 1.359 ns ( 38.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.206 ns ( 61.88 % ) " "Info: Total interconnect delay = 2.206 ns ( 61.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.565 ns" { SCLK_PE_3 memory_reg[1574] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.565 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1574] } { 0.000ns 0.000ns 2.206ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.558 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 3.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.537 ns) 3.558 ns i\[8\] 2 REG LCFF_X43_Y16_N17 19 " "Info: 2: + IC(2.199 ns) + CELL(0.537 ns) = 3.558 ns; Loc. = LCFF_X43_Y16_N17; Fanout = 19; REG Node = 'i\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { SCLK_PE_3 i[8] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 38.20 % ) " "Info: Total cell delay = 1.359 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.199 ns ( 61.80 % ) " "Info: Total interconnect delay = 2.199 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { SCLK_PE_3 i[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.558 ns" { SCLK_PE_3 SCLK_PE_3~combout i[8] } { 0.000ns 0.000ns 2.199ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.565 ns" { SCLK_PE_3 memory_reg[1574] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.565 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1574] } { 0.000ns 0.000ns 2.206ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { SCLK_PE_3 i[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.558 ns" { SCLK_PE_3 SCLK_PE_3~combout i[8] } { 0.000ns 0.000ns 2.199ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.463 ns" { i[8] Decoder2~12751 memory_reg~441149 memory_reg~441150 memory_reg[1574] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.463 ns" { i[8] Decoder2~12751 memory_reg~441149 memory_reg~441150 memory_reg[1574] } { 0.000ns 1.135ns 3.158ns 2.263ns 0.000ns } { 0.000ns 0.398ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.565 ns" { SCLK_PE_3 memory_reg[1574] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.565 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1574] } { 0.000ns 0.000ns 2.206ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.558 ns" { SCLK_PE_3 i[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.558 ns" { SCLK_PE_3 SCLK_PE_3~combout i[8] } { 0.000ns 0.000ns 2.199ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[1574\] SDIO_PE_5 SCLK_PE_3 6.556 ns register " "Info: tsu for register \"memory_reg\[1574\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 6.556 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.157 ns + Longest pin register " "Info: + Longest pin to register delay is 10.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.816 ns) + CELL(0.415 ns) 10.073 ns memory_reg~441150 2 COMB LCCOMB_X33_Y13_N20 1 " "Info: 2: + IC(8.816 ns) + CELL(0.415 ns) = 10.073 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'memory_reg~441150'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.231 ns" { SDIO_PE_5 memory_reg~441150 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.157 ns memory_reg\[1574\] 3 REG LCFF_X33_Y13_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 10.157 ns; Loc. = LCFF_X33_Y13_N21; Fanout = 2; REG Node = 'memory_reg\[1574\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~441150 memory_reg[1574] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.341 ns ( 13.20 % ) " "Info: Total cell delay = 1.341 ns ( 13.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.816 ns ( 86.80 % ) " "Info: Total interconnect delay = 8.816 ns ( 86.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.157 ns" { SDIO_PE_5 memory_reg~441150 memory_reg[1574] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.157 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~441150 memory_reg[1574] } { 0.000ns 0.000ns 8.816ns 0.000ns } { 0.000ns 0.842ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.565 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.537 ns) 3.565 ns memory_reg\[1574\] 2 REG LCFF_X33_Y13_N21 2 " "Info: 2: + IC(2.206 ns) + CELL(0.537 ns) = 3.565 ns; Loc. = LCFF_X33_Y13_N21; Fanout = 2; REG Node = 'memory_reg\[1574\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { SCLK_PE_3 memory_reg[1574] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 38.12 % ) " "Info: Total cell delay = 1.359 ns ( 38.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.206 ns ( 61.88 % ) " "Info: Total interconnect delay = 2.206 ns ( 61.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.565 ns" { SCLK_PE_3 memory_reg[1574] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.565 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1574] } { 0.000ns 0.000ns 2.206ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.157 ns" { SDIO_PE_5 memory_reg~441150 memory_reg[1574] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.157 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~441150 memory_reg[1574] } { 0.000ns 0.000ns 8.816ns 0.000ns } { 0.000ns 0.842ns 0.415ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.565 ns" { SCLK_PE_3 memory_reg[1574] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.565 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[1574] } { 0.000ns 0.000ns 2.206ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext dont_read_flag dont_read_flag~reg0 11.195 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"dont_read_flag\" through register \"dont_read_flag~reg0\" is 11.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.632 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ten_MHz_ext 1 CLK PIN_P26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P26; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G7 154 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G7; Fanout = 154; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.537 ns) 2.632 ns dont_read_flag~reg0 3 REG LCFF_X37_Y25_N1 3717 " "Info: 3: + IC(0.983 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X37_Y25_N1; Fanout = 3717; REG Node = 'dont_read_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { ten_MHz_ext~clkctrl dont_read_flag~reg0 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.36 % ) " "Info: Total cell delay = 1.536 ns ( 58.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.096 ns ( 41.64 % ) " "Info: Total interconnect delay = 1.096 ns ( 41.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { ten_MHz_ext ten_MHz_ext~clkctrl dont_read_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl dont_read_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.983ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 140 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.313 ns + Longest register pin " "Info: + Longest register to pin delay is 8.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dont_read_flag~reg0 1 REG LCFF_X37_Y25_N1 3717 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y25_N1; Fanout = 3717; REG Node = 'dont_read_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dont_read_flag~reg0 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.495 ns) + CELL(2.818 ns) 8.313 ns dont_read_flag 2 PIN PIN_AF23 0 " "Info: 2: + IC(5.495 ns) + CELL(2.818 ns) = 8.313 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'dont_read_flag'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.313 ns" { dont_read_flag~reg0 dont_read_flag } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 33.90 % ) " "Info: Total cell delay = 2.818 ns ( 33.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.495 ns ( 66.10 % ) " "Info: Total interconnect delay = 5.495 ns ( 66.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.313 ns" { dont_read_flag~reg0 dont_read_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.313 ns" { dont_read_flag~reg0 dont_read_flag } { 0.000ns 5.495ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { ten_MHz_ext ten_MHz_ext~clkctrl dont_read_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl dont_read_flag~reg0 } { 0.000ns 0.000ns 0.113ns 0.983ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.313 ns" { dont_read_flag~reg0 dont_read_flag } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.313 ns" { dont_read_flag~reg0 dont_read_flag } { 0.000ns 5.495ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "memory_reg\[3671\] SDIO_PE_5 SCLK_PE_3 -1.906 ns register " "Info: th for register \"memory_reg\[3671\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is -1.906 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.683 ns + Longest register " "Info: + Longest clock path from clock \"SCLK_PE_3\" to destination register is 3.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(0.537 ns) 3.683 ns memory_reg\[3671\] 2 REG LCFF_X61_Y20_N7 2 " "Info: 2: + IC(2.324 ns) + CELL(0.537 ns) = 3.683 ns; Loc. = LCFF_X61_Y20_N7; Fanout = 2; REG Node = 'memory_reg\[3671\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { SCLK_PE_3 memory_reg[3671] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.90 % ) " "Info: Total cell delay = 1.359 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.324 ns ( 63.10 % ) " "Info: Total interconnect delay = 2.324 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.683 ns" { SCLK_PE_3 memory_reg[3671] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.683 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[3671] } { 0.000ns 0.000ns 2.324ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.855 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.779 ns) + CELL(0.150 ns) 5.771 ns memory_reg~444814 2 COMB LCCOMB_X61_Y20_N6 1 " "Info: 2: + IC(4.779 ns) + CELL(0.150 ns) = 5.771 ns; Loc. = LCCOMB_X61_Y20_N6; Fanout = 1; COMB Node = 'memory_reg~444814'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.929 ns" { SDIO_PE_5 memory_reg~444814 } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.855 ns memory_reg\[3671\] 3 REG LCFF_X61_Y20_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.855 ns; Loc. = LCFF_X61_Y20_N7; Fanout = 2; REG Node = 'memory_reg\[3671\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~444814 memory_reg[3671] } "NODE_NAME" } } { "Rabbit_2_FPGA_2_DDS_FIFO.v" "" { Text "C:/altera/71/quartus/Rabbit_2_FPGA_2_DDS_FIFO/Rabbit_2_FPGA_2_DDS_FIFO.v" 2331 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 18.38 % ) " "Info: Total cell delay = 1.076 ns ( 18.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.779 ns ( 81.62 % ) " "Info: Total interconnect delay = 4.779 ns ( 81.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.855 ns" { SDIO_PE_5 memory_reg~444814 memory_reg[3671] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.855 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~444814 memory_reg[3671] } { 0.000ns 0.000ns 4.779ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.683 ns" { SCLK_PE_3 memory_reg[3671] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.683 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[3671] } { 0.000ns 0.000ns 2.324ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.855 ns" { SDIO_PE_5 memory_reg~444814 memory_reg[3671] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.855 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~444814 memory_reg[3671] } { 0.000ns 0.000ns 4.779ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Allocated 188 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 09 15:53:35 2010 " "Info: Processing ended: Mon Aug 09 15:53:35 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
