;redcode
;assert 1
	SPL 0, <502
	CMP -201, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-30
	SUB -1, <-30
	DJN -2, @-20
	JMN @12, #200
	SUB -127, 100
	CMP <121, 103
	JMN @12, #200
	SUB #12, @200
	JMN 121, 103
	SUB -127, 100
	DJN -1, @-20
	SUB -127, 100
	ADD #6, -56
	MOV #106, 12
	SUB #12, @200
	SUB <121, 103
	SUB @122, 103
	SLT 212, @10
	ADD -1, <-30
	SUB 12, @10
	CMP -207, <-140
	SUB @50, @2
	DJN -1, @-20
	ADD #6, -56
	ADD 10, <20
	CMP -127, 100
	SPL 0, <2
	CMP -127, 100
	MOV #146, 12
	ADD #6, -56
	ADD #6, -56
	ADD 10, <20
	SUB #72, @401
	CMP -127, 100
	SLT 212, @10
	SUB @121, 103
	CMP -127, 100
	SUB -207, <-140
	CMP -127, 100
	CMP -127, 100
	MOV -7, <-20
	DJN -1, @-20
	SUB -201, <-120
	SLT 212, @10
	SPL 0, <502
	ADD 270, 60
