Running: E:\Apps\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Projects/ISE Design/CAW_09/ROM_16x8_tb_isim_beh.exe -prj E:/Projects/ISE Design/CAW_09/ROM_16x8_tb_beh.prj work.ROM_16x8_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Projects/ISE Design/CAW_09/ROM_16x8.vhd" into library work
Parsing VHDL file "E:/Projects/ISE Design/CAW_09/ROM_16x8_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ROM_16x8 [rom_16x8_default]
Compiling architecture behavior of entity rom_16x8_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable E:/Projects/ISE Design/CAW_09/ROM_16x8_tb_isim_beh.exe
Fuse Memory Usage: 33596 KB
Fuse CPU Usage: 530 ms
