<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-1846</identifier><datestamp>2011-12-15T09:11:05Z</datestamp><dc:title>Suppression of parasitic BJT action in single pocket thin film deep sub-micron SOI MOSFETs.</dc:title><dc:creator>DIN, N</dc:creator><dc:creator>AATISH, K</dc:creator><dc:creator>DUNGA, MV</dc:creator><dc:creator>RAO, VR</dc:creator><dc:creator>VASI, J</dc:creator><dc:subject>cmos</dc:subject><dc:description>A study of parasitic bipolar junction transistor effects in single pocket thin film silicon-on-insulators (SOI) nMOSFETs has been carried out. Characterization and simulation results show that parasitic bipolar junction transistor action is reduced in single pocket SOI MOSFETs in comparison to homogeneously doped conventional SOI MOSFETs. A novel Gate-Induced-Drain-Leakage (GIDL) current technique was used to characterize the SOI MOSFETs. 2 - D simulations were carried out to analyze the reduced parasitic bipolar junction effect in single pocket thin film SOI MOSFETs.</dc:description><dc:publisher>MATERIALS RESEARCH SOCIETY</dc:publisher><dc:date>2011-10-23T10:08:56Z</dc:date><dc:date>2011-12-15T09:11:05Z</dc:date><dc:date>2011-10-23T10:08:56Z</dc:date><dc:date>2011-12-15T09:11:05Z</dc:date><dc:date>2002</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY,716,3-8</dc:identifier><dc:identifier>1-55899-652-4</dc:identifier><dc:identifier>0272-9172</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15097</dc:identifier><dc:identifier>http://hdl.handle.net/100/1846</dc:identifier><dc:source>Symposium on Silicon Materials held at the 2002 MRS Spring Meeting,SAN FRANCISCO, CA,APR 01-05, 2002</dc:source><dc:language>English</dc:language></oai_dc:dc>