Protel Design System Design Rule Check
PCB File : D:\vscod\LABSTEPS\ALTIUM\pcb_LAB_main.PcbDoc
Date     : 11/11/2024
Time     : 1:55:06

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=40mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=30mil) (Max=30mil) (Preferred=30mil) (InNet('sigGND'))
Rule Violations :0

Processing Rule : Width Constraint (Min=50mil) (Max=50mil) (Preferred=50mil) (InNetClass('Supply'))
Rule Violations :0

Processing Rule : Width Constraint (Min=30mil) (Max=50mil) (Preferred=30mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=30mil) (Max=50mil) (Preferred=30mil) (InNet('+3V3'))
Rule Violations :0

Processing Rule : Width Constraint (Min=50mil) (Max=50mil) (Preferred=50mil) (InNet('+5V'))
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1050mil,2430mil) on Top Overlay And Pad C23-1(1050mil,2528.427mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1050mil,2430mil) on Top Overlay And Pad C23-1(1050mil,2528.427mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1050mil,2430mil) on Top Overlay And Pad C23-2(1050mil,2331.577mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1050mil,2430mil) on Top Overlay And Pad C23-2(1050mil,2331.577mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1063.845mil,1300.008mil) on Top Overlay And Pad C21-1(1063.845mil,1201.582mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1063.845mil,1300.008mil) on Top Overlay And Pad C21-1(1063.845mil,1201.582mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3958.583mil,5125mil) on Top Overlay And Pad SW1-1(3958.583mil,5077.953mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.838mil < 10mil) Between Arc (4133.484mil,2344.225mil) on Top Overlay And Pad IC2-1(4133.484mil,2293.044mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.839mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.838mil < 10mil) Between Arc (4138.484mil,3664.225mil) on Top Overlay And Pad IC1-1(4138.484mil,3613.044mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.839mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5411.922mil,4842.053mil) on Top Overlay And Pad IC5-9(5324.999mil,4865mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5554.38mil,4845.76mil) on Top Overlay And Pad IC5-8(5637.597mil,4865mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6285mil,1690.708mil) on Top Overlay And Pad Q-1(6182.638mil,1680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6285mil,1690.708mil) on Top Overlay And Pad Q-3(6387.362mil,1680mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C10-1(4307.654mil,1220.165mil) on Multi-Layer And Track (4257.654mil,1170.165mil)(4257.654mil,1270.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-1(4307.654mil,1220.165mil) on Multi-Layer And Track (4257.654mil,1170.165mil)(4457.654mil,1170.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-1(4307.654mil,1220.165mil) on Multi-Layer And Track (4257.654mil,1270.165mil)(4457.654mil,1270.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(4642.654mil,800.164mil) on Multi-Layer And Track (4592.654mil,750.164mil)(4592.654mil,950.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C11-1(4642.654mil,800.164mil) on Multi-Layer And Track (4592.654mil,750.164mil)(4692.654mil,750.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(4642.654mil,800.164mil) on Multi-Layer And Track (4692.654mil,750.164mil)(4692.654mil,950.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C12-1(4427.499mil,464.434mil) on Multi-Layer And Track (4377.499mil,414.434mil)(4377.499mil,514.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-1(4427.499mil,464.434mil) on Multi-Layer And Track (4377.499mil,414.434mil)(4577.499mil,414.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-1(4427.499mil,464.434mil) on Multi-Layer And Track (4377.499mil,514.434mil)(4577.499mil,514.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(4527.499mil,464.434mil) on Multi-Layer And Track (4377.499mil,414.434mil)(4577.499mil,414.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(4527.499mil,464.434mil) on Multi-Layer And Track (4377.499mil,514.434mil)(4577.499mil,514.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C12-2(4527.499mil,464.434mil) on Multi-Layer And Track (4577.499mil,414.434mil)(4577.499mil,514.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C14-2(2500mil,3325mil) on Multi-Layer And Track (2450mil,3275mil)(2450mil,3375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(2500mil,3325mil) on Multi-Layer And Track (2450mil,3275mil)(2650mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(2500mil,3325mil) on Multi-Layer And Track (2450mil,3375mil)(2650mil,3375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-2(2467.899mil,4179.737mil) on Multi-Layer And Track (2417.899mil,4029.737mil)(2417.899mil,4229.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C16-2(2467.899mil,4179.737mil) on Multi-Layer And Track (2417.899mil,4229.737mil)(2517.899mil,4229.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-2(2467.899mil,4179.737mil) on Multi-Layer And Track (2517.899mil,4029.737mil)(2517.899mil,4229.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(1365mil,2519.095mil) on Multi-Layer And Track (1315mil,2369.095mil)(1315mil,2569.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C22-1(1365mil,2519.095mil) on Multi-Layer And Track (1315mil,2569.095mil)(1415mil,2569.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(1365mil,2519.095mil) on Multi-Layer And Track (1415mil,2369.095mil)(1415mil,2569.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-2(1365mil,2419.095mil) on Multi-Layer And Track (1315mil,2369.095mil)(1315mil,2569.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C22-2(1365mil,2419.095mil) on Multi-Layer And Track (1315mil,2369.095mil)(1415mil,2369.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-2(1365mil,2419.095mil) on Multi-Layer And Track (1415mil,2369.095mil)(1415mil,2569.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-1(1875.002mil,575mil) on Multi-Layer And Track (1825.002mil,425mil)(1825.002mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C24-1(1875.002mil,575mil) on Multi-Layer And Track (1825.002mil,625mil)(1925.002mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-1(1875.002mil,575mil) on Multi-Layer And Track (1925.002mil,425mil)(1925.002mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-2(1875.002mil,475mil) on Multi-Layer And Track (1825.002mil,425mil)(1825.002mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C24-2(1875.002mil,475mil) on Multi-Layer And Track (1825.002mil,425mil)(1925.002mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-2(1875.002mil,475mil) on Multi-Layer And Track (1925.002mil,425mil)(1925.002mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C5-1(4137.346mil,1764.271mil) on Multi-Layer And Track (4087.346mil,1714.271mil)(4087.346mil,1814.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(4137.346mil,1764.271mil) on Multi-Layer And Track (4087.346mil,1714.271mil)(4287.346mil,1714.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(4137.346mil,1764.271mil) on Multi-Layer And Track (4087.346mil,1814.271mil)(4287.346mil,1814.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(4237.346mil,1764.271mil) on Multi-Layer And Track (4087.346mil,1714.271mil)(4287.346mil,1714.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(4237.346mil,1764.271mil) on Multi-Layer And Track (4087.346mil,1814.271mil)(4287.346mil,1814.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C5-2(4237.346mil,1764.271mil) on Multi-Layer And Track (4287.346mil,1714.271mil)(4287.346mil,1814.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C6-1(4300mil,2520mil) on Multi-Layer And Track (4250mil,2470mil)(4250mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-1(4300mil,2520mil) on Multi-Layer And Track (4250mil,2470mil)(4450mil,2470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-1(4300mil,2520mil) on Multi-Layer And Track (4250mil,2570mil)(4450mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(4400mil,2520mil) on Multi-Layer And Track (4250mil,2470mil)(4450mil,2470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(4400mil,2520mil) on Multi-Layer And Track (4250mil,2570mil)(4450mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C6-2(4400mil,2520mil) on Multi-Layer And Track (4450mil,2470mil)(4450mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(4635mil,2100mil) on Multi-Layer And Track (4585mil,2050mil)(4585mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C7-1(4635mil,2100mil) on Multi-Layer And Track (4585mil,2050mil)(4685mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(4635mil,2100mil) on Multi-Layer And Track (4685mil,2050mil)(4685mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C8-1(4419.845mil,1764.27mil) on Multi-Layer And Track (4369.845mil,1714.27mil)(4369.845mil,1814.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(4419.845mil,1764.27mil) on Multi-Layer And Track (4369.845mil,1714.27mil)(4569.845mil,1714.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(4419.845mil,1764.27mil) on Multi-Layer And Track (4369.845mil,1814.27mil)(4569.845mil,1814.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-2(4519.845mil,1764.27mil) on Multi-Layer And Track (4369.845mil,1714.27mil)(4569.845mil,1714.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-2(4519.845mil,1764.27mil) on Multi-Layer And Track (4369.845mil,1814.27mil)(4569.845mil,1814.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C8-2(4519.845mil,1764.27mil) on Multi-Layer And Track (4569.845mil,1714.27mil)(4569.845mil,1814.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-1(5355mil,1700mil) on Multi-Layer And Track (5299.882mil,1644.882mil)(5299.882mil,1855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-1(5355mil,1700mil) on Multi-Layer And Track (5410.118mil,1644.882mil)(5410.118mil,1855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-2(5355mil,1800mil) on Multi-Layer And Track (5299.882mil,1644.882mil)(5299.882mil,1855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-2(5355mil,1800mil) on Multi-Layer And Track (5410.118mil,1644.882mil)(5410.118mil,1855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(1154.999mil,2130mil) on Multi-Layer And Track (999.881mil,2074.882mil)(1210.117mil,2074.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(1154.999mil,2130mil) on Multi-Layer And Track (999.881mil,2185.118mil)(1210.117mil,2185.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(1054.999mil,2130mil) on Multi-Layer And Track (999.881mil,2074.882mil)(1210.117mil,2074.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(1054.999mil,2130mil) on Multi-Layer And Track (999.881mil,2185.118mil)(1210.117mil,2185.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(1525.001mil,1654.999mil) on Multi-Layer And Track (1369.883mil,1599.881mil)(1580.119mil,1599.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(1525.001mil,1654.999mil) on Multi-Layer And Track (1369.883mil,1710.117mil)(1580.119mil,1710.117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-1(2805mil,1180mil) on Multi-Layer And Track (2749.882mil,1024.882mil)(2749.882mil,1235.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-1(2805mil,1180mil) on Multi-Layer And Track (2860.118mil,1024.882mil)(2860.118mil,1235.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-2(2805mil,1080mil) on Multi-Layer And Track (2749.882mil,1024.882mil)(2749.882mil,1235.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-2(2805mil,1080mil) on Multi-Layer And Track (2860.118mil,1024.882mil)(2860.118mil,1235.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(2655mil,1980mil) on Multi-Layer And Track (2599.882mil,1824.882mil)(2599.882mil,2035.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(2655mil,1980mil) on Multi-Layer And Track (2710.118mil,1824.882mil)(2710.118mil,2035.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(2655mil,1880mil) on Multi-Layer And Track (2599.882mil,1824.882mil)(2599.882mil,2035.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(2655mil,1880mil) on Multi-Layer And Track (2710.118mil,1824.882mil)(2710.118mil,2035.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-1(4138.484mil,3613.044mil) on Multi-Layer And Track (4184.154mil,3260.287mil)(4184.154mil,3665.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-2(4138.484mil,3513.044mil) on Multi-Layer And Track (4184.154mil,3260.287mil)(4184.154mil,3665.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-3(4138.484mil,3413.044mil) on Multi-Layer And Track (4184.154mil,3260.287mil)(4184.154mil,3665.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-4(4138.484mil,3313.044mil) on Multi-Layer And Track (4184.154mil,3260.287mil)(4184.154mil,3665.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-7(4438.484mil,3513.044mil) on Multi-Layer And Track (4392.814mil,3260.287mil)(4392.814mil,3665.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-8(4438.484mil,3613.044mil) on Multi-Layer And Track (4392.814mil,3260.287mil)(4392.814mil,3665.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-1(4133.484mil,2293.044mil) on Multi-Layer And Track (4179.154mil,1940.287mil)(4179.154mil,2345.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-5(4433.484mil,1993.043mil) on Multi-Layer And Track (4387.814mil,1940.287mil)(4387.814mil,2345.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-5(4441.138mil,693.208mil) on Multi-Layer And Track (4395.468mil,640.452mil)(4395.468mil,1045.964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-6(4441.138mil,793.208mil) on Multi-Layer And Track (4395.468mil,640.452mil)(4395.468mil,1045.964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-10(5324.999mil,4765mil) on Multi-Layer And Track (5326.297mil,4125mil)(5326.297mil,4842.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-11(5324.999mil,4665mil) on Multi-Layer And Track (5326.297mil,4125mil)(5326.297mil,4842.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-12(5324.999mil,4565mil) on Multi-Layer And Track (5326.297mil,4125mil)(5326.297mil,4842.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-13(5324.999mil,4465mil) on Multi-Layer And Track (5326.297mil,4125mil)(5326.297mil,4842.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-6(5637.597mil,4665mil) on Multi-Layer And Track (5634.761mil,4178.464mil)(5634.761mil,4845.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-7(5637.597mil,4765mil) on Multi-Layer And Track (5634.761mil,4178.464mil)(5634.761mil,4845.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.189mil < 10mil) Between Pad IC5-8(5637.597mil,4865mil) on Multi-Layer And Track (5351.377mil,4902.598mil)(5611.219mil,4902.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-8(5637.597mil,4865mil) on Multi-Layer And Track (5634.761mil,4178.464mil)(5634.761mil,4845.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-9(5324.999mil,4865mil) on Multi-Layer And Track (5326.297mil,4125mil)(5326.297mil,4842.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.189mil < 10mil) Between Pad IC5-9(5324.999mil,4865mil) on Multi-Layer And Track (5351.377mil,4902.598mil)(5611.219mil,4902.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC8-4(1280mil,3782.963mil) on Multi-Layer And Track (927.244mil,3828.633mil)(1332.756mil,3828.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC8-5(1280mil,4082.963mil) on Multi-Layer And Track (927.244mil,4037.293mil)(1332.756mil,4037.293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC8-6(1180mil,4082.963mil) on Multi-Layer And Track (927.244mil,4037.293mil)(1332.756mil,4037.293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC8-7(1080mil,4082.963mil) on Multi-Layer And Track (927.244mil,4037.293mil)(1332.756mil,4037.293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC8-8(980mil,4082.963mil) on Multi-Layer And Track (927.244mil,4037.293mil)(1332.756mil,4037.293mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.471mil < 10mil) Between Pad J1-1(2035.984mil,5565mil) on Multi-Layer And Text "1" (2045.827mil,5425.04mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.471mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.332mil < 10mil) Between Pad J1-1(2035.984mil,5565mil) on Multi-Layer And Track (2090.316mil,5502.796mil)(2090.316mil,5876.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.332mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-1(2035.984mil,5565mil) on Multi-Layer And Track (336.378mil,5502.796mil)(2426.93mil,5502.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-27(457.56mil,5620.906mil) on Multi-Layer And Track (336.378mil,5502.796mil)(2426.93mil,5502.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-6(1492.48mil,5565mil) on Multi-Layer And Track (336.378mil,5502.796mil)(2426.93mil,5502.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-7(1383.78mil,5565mil) on Multi-Layer And Track (336.378mil,5502.796mil)(2426.93mil,5502.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-8(1275.078mil,5565mil) on Multi-Layer And Track (336.378mil,5502.796mil)(2426.93mil,5502.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.891mil < 10mil) Between Pad J2-13(3240mil,5569.094mil) on Multi-Layer And Text "13" (3284.29mil,5429.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-13(3240mil,5569.094mil) on Multi-Layer And Track (2844.802mil,5506.89mil)(4935.354mil,5506.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-4(4218.306mil,5569.094mil) on Multi-Layer And Track (2844.802mil,5506.89mil)(4935.354mil,5506.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-5(4109.606mil,5569.094mil) on Multi-Layer And Track (2844.802mil,5506.89mil)(4935.354mil,5506.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-6(4000.904mil,5569.094mil) on Multi-Layer And Track (2844.802mil,5506.89mil)(4935.354mil,5506.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-7(3892.204mil,5569.094mil) on Multi-Layer And Track (2844.802mil,5506.89mil)(4935.354mil,5506.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-8(3783.502mil,5569.094mil) on Multi-Layer And Track (2844.802mil,5506.89mil)(4935.354mil,5506.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad P1-1(6185mil,1235mil) on Multi-Layer And Track (6135.002mil,1285mil)(6335.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-1(6185mil,1235mil) on Multi-Layer And Track (6135.002mil,485mil)(6135.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-13(6185mil,635mil) on Multi-Layer And Track (6135.002mil,485mil)(6135.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-14(6285mil,635mil) on Multi-Layer And Track (6335.002mil,485mil)(6335.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-15(6185mil,535mil) on Multi-Layer And Track (6135.002mil,485mil)(6135.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad P1-15(6185mil,535mil) on Multi-Layer And Track (6135.002mil,485mil)(6335.002mil,485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad P1-16(6285mil,535mil) on Multi-Layer And Track (6135.002mil,485mil)(6335.002mil,485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-16(6285mil,535mil) on Multi-Layer And Track (6335.002mil,485mil)(6335.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad P1-2(6285mil,1235mil) on Multi-Layer And Track (6135.002mil,1285mil)(6335.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-2(6285mil,1235mil) on Multi-Layer And Track (6335.002mil,485mil)(6335.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-3(6185.002mil,1135mil) on Multi-Layer And Track (6135.002mil,485mil)(6135.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-4(6285mil,1135mil) on Multi-Layer And Track (6335.002mil,485mil)(6335.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-5(6185mil,1035mil) on Multi-Layer And Track (6135.002mil,485mil)(6135.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-10(6280mil,2650mil) on Multi-Layer And Track (6330.002mil,2300mil)(6330.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-11(6180mil,2550mil) on Multi-Layer And Track (6130.002mil,2300mil)(6130.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-13(6180mil,2450mil) on Multi-Layer And Track (6130.002mil,2300mil)(6130.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-8(6280mil,2750mil) on Multi-Layer And Track (6330.002mil,2300mil)(6330.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-9(6180mil,2650mil) on Multi-Layer And Track (6130.002mil,2300mil)(6130.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q-1(6182.638mil,1680mil) on Multi-Layer And Track (6202.244mil,1628.996mil)(6367.756mil,1628.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q-2(6285mil,1680mil) on Multi-Layer And Track (6202.244mil,1628.996mil)(6367.756mil,1628.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.814mil < 10mil) Between Pad Q-3(6387.362mil,1680mil) on Multi-Layer And Track (6202.244mil,1628.996mil)(6367.756mil,1628.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.814mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R10-1(3952.346mil,2493.477mil) on Multi-Layer And Track (3922.346mil,2243.477mil)(3922.346mil,2443.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(3952.346mil,2493.477mil) on Multi-Layer And Track (3922.346mil,2443.477mil)(3982.346mil,2443.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(3952.346mil,2493.477mil) on Multi-Layer And Track (3952.346mil,2443.477mil)(3952.346mil,2452.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R10-1(3952.346mil,2493.477mil) on Multi-Layer And Track (3982.346mil,2243.477mil)(3982.346mil,2443.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.357mil < 10mil) Between Pad R10-2(3952.346mil,2193.477mil) on Multi-Layer And Text "R10" (4007.835mil,2132.336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.357mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R10-2(3952.346mil,2193.477mil) on Multi-Layer And Track (3922.346mil,2243.477mil)(3922.346mil,2443.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(3952.346mil,2193.477mil) on Multi-Layer And Track (3952.346mil,2243.477mil)(3982.346mil,2243.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R10-2(3952.346mil,2193.477mil) on Multi-Layer And Track (3982.346mil,2243.477mil)(3982.346mil,2443.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R1-1(3552.346mil,4110mil) on Multi-Layer And Track (3522.346mil,3860mil)(3522.346mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(3552.346mil,4110mil) on Multi-Layer And Track (3522.346mil,4060mil)(3582.346mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(3552.346mil,4110mil) on Multi-Layer And Track (3552.346mil,4060mil)(3552.346mil,4069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R1-1(3552.346mil,4110mil) on Multi-Layer And Track (3582.346mil,3860mil)(3582.346mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R11-1(4935mil,2385mil) on Multi-Layer And Track (4685mil,2355mil)(4885mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R11-1(4935mil,2385mil) on Multi-Layer And Track (4685mil,2415mil)(4885mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(4935mil,2385mil) on Multi-Layer And Track (4885mil,2355mil)(4885mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(4935mil,2385mil) on Multi-Layer And Track (4885mil,2385mil)(4894mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(4635mil,2385mil) on Multi-Layer And Track (4676mil,2385mil)(4685mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(4635mil,2385mil) on Multi-Layer And Track (4685mil,2355mil)(4685mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R11-2(4635mil,2385mil) on Multi-Layer And Track (4685mil,2355mil)(4885mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(4635mil,2385mil) on Multi-Layer And Track (4685mil,2385mil)(4685mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R11-2(4635mil,2385mil) on Multi-Layer And Track (4685mil,2415mil)(4885mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R1-2(3552.346mil,3810mil) on Multi-Layer And Track (3522.346mil,3860mil)(3522.346mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(3552.346mil,3810mil) on Multi-Layer And Track (3522.346mil,3860mil)(3552.346mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(3552.346mil,3810mil) on Multi-Layer And Track (3552.346mil,3851mil)(3552.346mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(3552.346mil,3810mil) on Multi-Layer And Track (3552.346mil,3860mil)(3582.346mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R1-2(3552.346mil,3810mil) on Multi-Layer And Track (3582.346mil,3860mil)(3582.346mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.119mil < 10mil) Between Pad R12-1(3720mil,2790mil) on Multi-Layer And Text "R12" (3653.889mil,2851.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.119mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R12-1(3720mil,2790mil) on Multi-Layer And Track (3690mil,2540mil)(3690mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(3720mil,2790mil) on Multi-Layer And Track (3690mil,2740mil)(3750mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(3720mil,2790mil) on Multi-Layer And Track (3720mil,2740mil)(3720mil,2749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R12-1(3720mil,2790mil) on Multi-Layer And Track (3750mil,2540mil)(3750mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R12-2(3720mil,2490mil) on Multi-Layer And Track (3690mil,2540mil)(3690mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(3720mil,2490mil) on Multi-Layer And Track (3690mil,2540mil)(3720mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(3720mil,2490mil) on Multi-Layer And Track (3720mil,2531mil)(3720mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(3720mil,2490mil) on Multi-Layer And Track (3720mil,2540mil)(3750mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R12-2(3720mil,2490mil) on Multi-Layer And Track (3750mil,2540mil)(3750mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R13-1(3837.912mil,1983.477mil) on Multi-Layer And Track (3587.912mil,1953.477mil)(3787.912mil,1953.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R13-1(3837.912mil,1983.477mil) on Multi-Layer And Track (3587.912mil,2013.477mil)(3787.912mil,2013.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(3837.912mil,1983.477mil) on Multi-Layer And Track (3787.912mil,1953.477mil)(3787.912mil,2013.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(3837.912mil,1983.477mil) on Multi-Layer And Track (3787.912mil,1983.477mil)(3796.912mil,1983.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(3537.912mil,1983.477mil) on Multi-Layer And Track (3578.912mil,1983.477mil)(3587.912mil,1983.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(3537.912mil,1983.477mil) on Multi-Layer And Track (3587.912mil,1953.477mil)(3587.912mil,1983.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R13-2(3537.912mil,1983.477mil) on Multi-Layer And Track (3587.912mil,1953.477mil)(3787.912mil,1953.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(3537.912mil,1983.477mil) on Multi-Layer And Track (3587.912mil,1983.477mil)(3587.912mil,2013.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R13-2(3537.912mil,1983.477mil) on Multi-Layer And Track (3587.912mil,2013.477mil)(3787.912mil,2013.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(4119.846mil,1605mil) on Multi-Layer And Track (4160.846mil,1605mil)(4169.846mil,1605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(4119.846mil,1605mil) on Multi-Layer And Track (4169.846mil,1575mil)(4169.846mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R14-1(4119.846mil,1605mil) on Multi-Layer And Track (4169.846mil,1575mil)(4369.846mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R14-2(4419.846mil,1605mil) on Multi-Layer And Track (4169.846mil,1575mil)(4369.846mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(4419.846mil,1605mil) on Multi-Layer And Track (4369.846mil,1605mil)(4369.846mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(3960mil,1193.642mil) on Multi-Layer And Track (3930mil,1143.642mil)(3990mil,1143.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R18-1(3960mil,1193.642mil) on Multi-Layer And Track (3930mil,943.642mil)(3930mil,1143.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(3960mil,1193.642mil) on Multi-Layer And Track (3960mil,1143.642mil)(3960mil,1152.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R18-1(3960mil,1193.642mil) on Multi-Layer And Track (3990mil,943.642mil)(3990mil,1143.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R19-1(4942.654mil,1085.165mil) on Multi-Layer And Track (4692.654mil,1055.165mil)(4892.654mil,1055.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R19-1(4942.654mil,1085.165mil) on Multi-Layer And Track (4692.654mil,1115.165mil)(4892.654mil,1115.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(4942.654mil,1085.165mil) on Multi-Layer And Track (4892.654mil,1055.165mil)(4892.654mil,1115.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(4942.654mil,1085.165mil) on Multi-Layer And Track (4892.654mil,1085.165mil)(4901.654mil,1085.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.119mil < 10mil) Between Pad R20-1(3720mil,1500mil) on Multi-Layer And Text "R20" (3643.892mil,1561.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.119mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R20-1(3720mil,1500mil) on Multi-Layer And Track (3690mil,1250mil)(3690mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-1(3720mil,1500mil) on Multi-Layer And Track (3690mil,1450mil)(3750mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-1(3720mil,1500mil) on Multi-Layer And Track (3720mil,1450mil)(3720mil,1459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R20-1(3720mil,1500mil) on Multi-Layer And Track (3750mil,1250mil)(3750mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R20-2(3720mil,1200mil) on Multi-Layer And Track (3690mil,1250mil)(3690mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(3720mil,1200mil) on Multi-Layer And Track (3690mil,1250mil)(3720mil,1250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(3720mil,1200mil) on Multi-Layer And Track (3720mil,1241mil)(3720mil,1250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(3720mil,1200mil) on Multi-Layer And Track (3720mil,1250mil)(3750mil,1250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R20-2(3720mil,1200mil) on Multi-Layer And Track (3750mil,1250mil)(3750mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R2-1(3957.346mil,3813.477mil) on Multi-Layer And Track (3927.346mil,3563.477mil)(3927.346mil,3763.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(3957.346mil,3813.477mil) on Multi-Layer And Track (3927.346mil,3763.477mil)(3987.346mil,3763.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(3957.346mil,3813.477mil) on Multi-Layer And Track (3957.346mil,3763.477mil)(3957.346mil,3772.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R2-1(3957.346mil,3813.477mil) on Multi-Layer And Track (3987.346mil,3563.477mil)(3987.346mil,3763.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R21-1(3845.566mil,683.642mil) on Multi-Layer And Track (3595.566mil,653.642mil)(3795.566mil,653.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R21-1(3845.566mil,683.642mil) on Multi-Layer And Track (3595.566mil,713.642mil)(3795.566mil,713.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(3845.566mil,683.642mil) on Multi-Layer And Track (3795.566mil,653.642mil)(3795.566mil,713.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(3845.566mil,683.642mil) on Multi-Layer And Track (3795.566mil,683.642mil)(3804.566mil,683.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(3545.566mil,683.642mil) on Multi-Layer And Track (3586.566mil,683.642mil)(3595.566mil,683.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(3545.566mil,683.642mil) on Multi-Layer And Track (3595.566mil,653.642mil)(3595.566mil,683.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R21-2(3545.566mil,683.642mil) on Multi-Layer And Track (3595.566mil,653.642mil)(3795.566mil,653.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(3545.566mil,683.642mil) on Multi-Layer And Track (3595.566mil,683.642mil)(3595.566mil,713.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R21-2(3545.566mil,683.642mil) on Multi-Layer And Track (3595.566mil,713.642mil)(3795.566mil,713.642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(4127.5mil,305.164mil) on Multi-Layer And Track (4168.5mil,305.164mil)(4177.5mil,305.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(4127.5mil,305.164mil) on Multi-Layer And Track (4177.5mil,275.164mil)(4177.5mil,335.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R22-1(4127.5mil,305.164mil) on Multi-Layer And Track (4177.5mil,275.164mil)(4377.5mil,275.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R22-1(4127.5mil,305.164mil) on Multi-Layer And Track (4177.5mil,335.164mil)(4377.5mil,335.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R22-2(4427.5mil,305.164mil) on Multi-Layer And Track (4177.5mil,275.164mil)(4377.5mil,275.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R22-2(4427.5mil,305.164mil) on Multi-Layer And Track (4177.5mil,335.164mil)(4377.5mil,335.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-2(4427.5mil,305.164mil) on Multi-Layer And Track (4377.5mil,275.164mil)(4377.5mil,305.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-2(4427.5mil,305.164mil) on Multi-Layer And Track (4377.5mil,305.164mil)(4377.5mil,335.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-2(4427.5mil,305.164mil) on Multi-Layer And Track (4377.5mil,305.164mil)(4386.5mil,305.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(4642.654mil,590.164mil) on Multi-Layer And Track (4683.654mil,590.164mil)(4692.654mil,590.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(4642.654mil,590.164mil) on Multi-Layer And Track (4692.654mil,560.164mil)(4692.654mil,590.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R23-2(4642.654mil,590.164mil) on Multi-Layer And Track (4692.654mil,560.164mil)(4892.654mil,560.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(4642.654mil,590.164mil) on Multi-Layer And Track (4692.654mil,590.164mil)(4692.654mil,620.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R23-2(4642.654mil,590.164mil) on Multi-Layer And Track (4692.654mil,620.164mil)(4892.654mil,620.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R25-2(2107.901mil,3873.477mil) on Multi-Layer And Track (2077.901mil,3923.477mil)(2077.901mil,4123.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(2107.901mil,3873.477mil) on Multi-Layer And Track (2077.901mil,3923.477mil)(2107.901mil,3923.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(2107.901mil,3873.477mil) on Multi-Layer And Track (2107.901mil,3914.477mil)(2107.901mil,3923.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-2(2107.901mil,3873.477mil) on Multi-Layer And Track (2107.901mil,3923.477mil)(2137.901mil,3923.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R25-2(2107.901mil,3873.477mil) on Multi-Layer And Track (2137.901mil,3923.477mil)(2137.901mil,4123.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R26-1(2085mil,4859.998mil) on Multi-Layer And Track (2055mil,4609.998mil)(2055mil,4809.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(2085mil,4859.998mil) on Multi-Layer And Track (2055mil,4809.998mil)(2115mil,4809.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(2085mil,4859.998mil) on Multi-Layer And Track (2085mil,4809.998mil)(2085mil,4818.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R26-1(2085mil,4859.998mil) on Multi-Layer And Track (2115mil,4609.998mil)(2115mil,4809.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.12mil < 10mil) Between Pad R26-2(2085mil,4559.998mil) on Multi-Layer And Text "R26" (2150.485mil,4498.856mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R26-2(2085mil,4559.998mil) on Multi-Layer And Track (2055mil,4609.998mil)(2055mil,4809.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(2085mil,4559.998mil) on Multi-Layer And Track (2055mil,4609.998mil)(2085mil,4609.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(2085mil,4559.998mil) on Multi-Layer And Track (2085mil,4600.998mil)(2085mil,4609.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(2085mil,4559.998mil) on Multi-Layer And Track (2085mil,4609.998mil)(2115mil,4609.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R26-2(2085mil,4559.998mil) on Multi-Layer And Track (2115mil,4609.998mil)(2115mil,4809.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R27-1(2947.901mil,4344.737mil) on Multi-Layer And Track (2917.901mil,4094.737mil)(2917.901mil,4294.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(2947.901mil,4344.737mil) on Multi-Layer And Track (2917.901mil,4294.737mil)(2977.901mil,4294.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(2947.901mil,4344.737mil) on Multi-Layer And Track (2947.901mil,4294.737mil)(2947.901mil,4303.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R27-1(2947.901mil,4344.737mil) on Multi-Layer And Track (2977.901mil,4094.737mil)(2977.901mil,4294.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R27-2(2947.901mil,4044.737mil) on Multi-Layer And Track (2917.901mil,4094.737mil)(2917.901mil,4294.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(2947.901mil,4044.737mil) on Multi-Layer And Track (2917.901mil,4094.737mil)(2947.901mil,4094.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(2947.901mil,4044.737mil) on Multi-Layer And Track (2947.901mil,4085.737mil)(2947.901mil,4094.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(2947.901mil,4044.737mil) on Multi-Layer And Track (2947.901mil,4094.737mil)(2977.901mil,4094.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R27-2(2947.901mil,4044.737mil) on Multi-Layer And Track (2977.901mil,4094.737mil)(2977.901mil,4294.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.119mil < 10mil) Between Pad R28-1(2955.001mil,3644.999mil) on Multi-Layer And Text "R28" (2878.893mil,3706.14mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.119mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R28-1(2955.001mil,3644.999mil) on Multi-Layer And Track (2925.001mil,3394.999mil)(2925.001mil,3594.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(2955.001mil,3644.999mil) on Multi-Layer And Track (2925.001mil,3594.999mil)(2985.001mil,3594.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(2955.001mil,3644.999mil) on Multi-Layer And Track (2955.001mil,3594.999mil)(2955.001mil,3603.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R28-1(2955.001mil,3644.999mil) on Multi-Layer And Track (2985.001mil,3394.999mil)(2985.001mil,3594.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R28-2(2955.001mil,3344.999mil) on Multi-Layer And Track (2925.001mil,3394.999mil)(2925.001mil,3594.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(2955.001mil,3344.999mil) on Multi-Layer And Track (2925.001mil,3394.999mil)(2955.001mil,3394.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(2955.001mil,3344.999mil) on Multi-Layer And Track (2955.001mil,3385.999mil)(2955.001mil,3394.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(2955.001mil,3344.999mil) on Multi-Layer And Track (2955.001mil,3394.999mil)(2985.001mil,3394.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R28-2(2955.001mil,3344.999mil) on Multi-Layer And Track (2985.001mil,3394.999mil)(2985.001mil,3594.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-2(2257.899mil,3879.737mil) on Multi-Layer And Text "C15" (2215mil,3835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R30-2(2257.899mil,3879.737mil) on Multi-Layer And Track (2227.899mil,3929.737mil)(2227.899mil,4129.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-2(2257.899mil,3879.737mil) on Multi-Layer And Track (2227.899mil,3929.737mil)(2257.899mil,3929.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-2(2257.899mil,3879.737mil) on Multi-Layer And Track (2257.899mil,3920.737mil)(2257.899mil,3929.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-2(2257.899mil,3879.737mil) on Multi-Layer And Track (2257.899mil,3929.737mil)(2287.899mil,3929.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R30-2(2257.899mil,3879.737mil) on Multi-Layer And Track (2287.899mil,3929.737mil)(2287.899mil,4129.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R31-1(4125mil,4815mil) on Multi-Layer And Track (4095mil,4565mil)(4095mil,4765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(4125mil,4815mil) on Multi-Layer And Track (4095mil,4765mil)(4155mil,4765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(4125mil,4815mil) on Multi-Layer And Track (4125mil,4765mil)(4125mil,4774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R31-1(4125mil,4815mil) on Multi-Layer And Track (4155mil,4565mil)(4155mil,4765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R31-2(4125mil,4515mil) on Multi-Layer And Track (4095mil,4565mil)(4095mil,4765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-2(4125mil,4515mil) on Multi-Layer And Track (4095mil,4565mil)(4125mil,4565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-2(4125mil,4515mil) on Multi-Layer And Track (4125mil,4556mil)(4125mil,4565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-2(4125mil,4515mil) on Multi-Layer And Track (4125mil,4565mil)(4155mil,4565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R31-2(4125mil,4515mil) on Multi-Layer And Track (4155mil,4565mil)(4155mil,4765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-1(5640mil,3840mil) on Multi-Layer And Track (5681mil,3840mil)(5690mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-1(5640mil,3840mil) on Multi-Layer And Track (5690mil,3810mil)(5690mil,3870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R32-1(5640mil,3840mil) on Multi-Layer And Track (5690mil,3810mil)(5890mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R32-1(5640mil,3840mil) on Multi-Layer And Track (5690mil,3870mil)(5890mil,3870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R32-2(5940mil,3840mil) on Multi-Layer And Track (5690mil,3810mil)(5890mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R32-2(5940mil,3840mil) on Multi-Layer And Track (5690mil,3870mil)(5890mil,3870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-2(5940mil,3840mil) on Multi-Layer And Track (5890mil,3810mil)(5890mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-2(5940mil,3840mil) on Multi-Layer And Track (5890mil,3840mil)(5890mil,3870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-2(5940mil,3840mil) on Multi-Layer And Track (5890mil,3840mil)(5899mil,3840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R34-1(6000mil,4965mil) on Multi-Layer And Track (5970mil,4715mil)(5970mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(6000mil,4965mil) on Multi-Layer And Track (5970mil,4915mil)(6030mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(6000mil,4965mil) on Multi-Layer And Track (6000mil,4915mil)(6000mil,4924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R34-1(6000mil,4965mil) on Multi-Layer And Track (6030mil,4715mil)(6030mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R34-2(6000mil,4665mil) on Multi-Layer And Track (5970mil,4715mil)(5970mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(6000mil,4665mil) on Multi-Layer And Track (5970mil,4715mil)(6000mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(6000mil,4665mil) on Multi-Layer And Track (6000mil,4706mil)(6000mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(6000mil,4665mil) on Multi-Layer And Track (6000mil,4715mil)(6030mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R34-2(6000mil,4665mil) on Multi-Layer And Track (6030mil,4715mil)(6030mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(4545mil,4305mil) on Multi-Layer And Track (4586mil,4305mil)(4595mil,4305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(4545mil,4305mil) on Multi-Layer And Track (4595mil,4275mil)(4595mil,4335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R35-1(4545mil,4305mil) on Multi-Layer And Track (4595mil,4275mil)(4795mil,4275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R35-1(4545mil,4305mil) on Multi-Layer And Track (4595mil,4335mil)(4795mil,4335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R35-2(4845mil,4305mil) on Multi-Layer And Track (4595mil,4275mil)(4795mil,4275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R35-2(4845mil,4305mil) on Multi-Layer And Track (4595mil,4335mil)(4795mil,4335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(4845mil,4305mil) on Multi-Layer And Track (4795mil,4275mil)(4795mil,4305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(4845mil,4305mil) on Multi-Layer And Track (4795mil,4305mil)(4795mil,4335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(4845mil,4305mil) on Multi-Layer And Track (4795mil,4305mil)(4804mil,4305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R36-2(4845mil,4500mil) on Multi-Layer And Track (4595mil,4530mil)(4795mil,4530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R37-1(6115.001mil,4469.999mil) on Multi-Layer And Track (5865.001mil,4439.999mil)(6065.001mil,4439.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R37-1(6115.001mil,4469.999mil) on Multi-Layer And Track (5865.001mil,4499.999mil)(6065.001mil,4499.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-1(6115.001mil,4469.999mil) on Multi-Layer And Track (6065.001mil,4439.999mil)(6065.001mil,4499.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-1(6115.001mil,4469.999mil) on Multi-Layer And Track (6065.001mil,4469.999mil)(6074.001mil,4469.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R39-1(5025mil,4870.253mil) on Multi-Layer And Track (4995mil,4620.253mil)(4995mil,4820.253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R39-1(5025mil,4870.253mil) on Multi-Layer And Track (4995mil,4820.253mil)(5055mil,4820.253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R39-1(5025mil,4870.253mil) on Multi-Layer And Track (5025mil,4820.253mil)(5025mil,4829.253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R39-1(5025mil,4870.253mil) on Multi-Layer And Track (5055mil,4620.253mil)(5055mil,4820.253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R39-2(5025mil,4570.253mil) on Multi-Layer And Track (4995mil,4620.253mil)(4995mil,4820.253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R39-2(5025mil,4570.253mil) on Multi-Layer And Track (4995mil,4620.253mil)(5025mil,4620.253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R39-2(5025mil,4570.253mil) on Multi-Layer And Track (5025mil,4611.253mil)(5025mil,4620.253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R39-2(5025mil,4570.253mil) on Multi-Layer And Track (5025mil,4620.253mil)(5055mil,4620.253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R39-2(5025mil,4570.253mil) on Multi-Layer And Track (5055mil,4620.253mil)(5055mil,4820.253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R40-1(4800.001mil,4965mil) on Multi-Layer And Track (4770.001mil,4715mil)(4770.001mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R40-1(4800.001mil,4965mil) on Multi-Layer And Track (4770.001mil,4915mil)(4830.001mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R40-1(4800.001mil,4965mil) on Multi-Layer And Track (4800.001mil,4915mil)(4800.001mil,4924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R40-1(4800.001mil,4965mil) on Multi-Layer And Track (4830.001mil,4715mil)(4830.001mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R40-2(4800.001mil,4665mil) on Multi-Layer And Track (4770.001mil,4715mil)(4770.001mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R40-2(4800.001mil,4665mil) on Multi-Layer And Track (4770.001mil,4715mil)(4800.001mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R40-2(4800.001mil,4665mil) on Multi-Layer And Track (4800.001mil,4706mil)(4800.001mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R40-2(4800.001mil,4665mil) on Multi-Layer And Track (4800.001mil,4715mil)(4830.001mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R40-2(4800.001mil,4665mil) on Multi-Layer And Track (4830.001mil,4715mil)(4830.001mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R41-1(6195mil,4965mil) on Multi-Layer And Track (6165mil,4715mil)(6165mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-1(6195mil,4965mil) on Multi-Layer And Track (6165mil,4915mil)(6225mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-1(6195mil,4965mil) on Multi-Layer And Track (6195mil,4915mil)(6195mil,4924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R41-1(6195mil,4965mil) on Multi-Layer And Track (6225mil,4715mil)(6225mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R41-2(6195mil,4665mil) on Multi-Layer And Track (6165mil,4715mil)(6165mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-2(6195mil,4665mil) on Multi-Layer And Track (6165mil,4715mil)(6195mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-2(6195mil,4665mil) on Multi-Layer And Track (6195mil,4706mil)(6195mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-2(6195mil,4665mil) on Multi-Layer And Track (6195mil,4715mil)(6225mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R41-2(6195mil,4665mil) on Multi-Layer And Track (6225mil,4715mil)(6225mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R42-1(5945.251mil,5130.002mil) on Multi-Layer And Track (5695.251mil,5100.002mil)(5895.251mil,5100.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R42-1(5945.251mil,5130.002mil) on Multi-Layer And Track (5695.251mil,5160.002mil)(5895.251mil,5160.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-1(5945.251mil,5130.002mil) on Multi-Layer And Track (5895.251mil,5100.002mil)(5895.251mil,5160.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-1(5945.251mil,5130.002mil) on Multi-Layer And Track (5895.251mil,5130.002mil)(5904.251mil,5130.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-2(5645.251mil,5130.002mil) on Multi-Layer And Track (5686.251mil,5130.002mil)(5695.251mil,5130.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-2(5645.251mil,5130.002mil) on Multi-Layer And Track (5695.251mil,5100.002mil)(5695.251mil,5130.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R42-2(5645.251mil,5130.002mil) on Multi-Layer And Track (5695.251mil,5100.002mil)(5895.251mil,5100.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-2(5645.251mil,5130.002mil) on Multi-Layer And Track (5695.251mil,5130.002mil)(5695.251mil,5160.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R42-2(5645.251mil,5130.002mil) on Multi-Layer And Track (5695.251mil,5160.002mil)(5895.251mil,5160.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R43-1(5174.999mil,5070.001mil) on Multi-Layer And Track (5144.999mil,4820.001mil)(5144.999mil,5020.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-1(5174.999mil,5070.001mil) on Multi-Layer And Track (5144.999mil,5020.001mil)(5204.999mil,5020.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-1(5174.999mil,5070.001mil) on Multi-Layer And Track (5174.999mil,5020.001mil)(5174.999mil,5029.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R43-1(5174.999mil,5070.001mil) on Multi-Layer And Track (5204.999mil,4820.001mil)(5204.999mil,5020.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R43-2(5174.999mil,4770.001mil) on Multi-Layer And Track (5144.999mil,4820.001mil)(5144.999mil,5020.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-2(5174.999mil,4770.001mil) on Multi-Layer And Track (5144.999mil,4820.001mil)(5174.999mil,4820.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-2(5174.999mil,4770.001mil) on Multi-Layer And Track (5174.999mil,4811.001mil)(5174.999mil,4820.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-2(5174.999mil,4770.001mil) on Multi-Layer And Track (5174.999mil,4820.001mil)(5204.999mil,4820.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R43-2(5174.999mil,4770.001mil) on Multi-Layer And Track (5204.999mil,4820.001mil)(5204.999mil,5020.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R44-1(5324.999mil,5370.001mil) on Multi-Layer And Track (5294.999mil,5120.001mil)(5294.999mil,5320.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-1(5324.999mil,5370.001mil) on Multi-Layer And Track (5294.999mil,5320.001mil)(5354.999mil,5320.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-1(5324.999mil,5370.001mil) on Multi-Layer And Track (5324.999mil,5320.001mil)(5324.999mil,5329.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R44-1(5324.999mil,5370.001mil) on Multi-Layer And Track (5354.999mil,5120.001mil)(5354.999mil,5320.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R44-2(5324.999mil,5070.001mil) on Multi-Layer And Track (5294.999mil,5120.001mil)(5294.999mil,5320.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-2(5324.999mil,5070.001mil) on Multi-Layer And Track (5294.999mil,5120.001mil)(5324.999mil,5120.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-2(5324.999mil,5070.001mil) on Multi-Layer And Track (5324.999mil,5111.001mil)(5324.999mil,5120.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-2(5324.999mil,5070.001mil) on Multi-Layer And Track (5324.999mil,5120.001mil)(5354.999mil,5120.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R44-2(5324.999mil,5070.001mil) on Multi-Layer And Track (5354.999mil,5120.001mil)(5354.999mil,5320.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R46-1(1540.001mil,1949.998mil) on Multi-Layer And Track (1290.001mil,1919.998mil)(1490.001mil,1919.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R46-1(1540.001mil,1949.998mil) on Multi-Layer And Track (1290.001mil,1979.998mil)(1490.001mil,1979.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R46-1(1540.001mil,1949.998mil) on Multi-Layer And Track (1490.001mil,1919.998mil)(1490.001mil,1979.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R46-1(1540.001mil,1949.998mil) on Multi-Layer And Track (1490.001mil,1949.998mil)(1499.001mil,1949.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R46-2(1240.001mil,1949.998mil) on Multi-Layer And Track (1281.001mil,1949.998mil)(1290.001mil,1949.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R46-2(1240.001mil,1949.998mil) on Multi-Layer And Track (1290.001mil,1919.998mil)(1290.001mil,1949.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R46-2(1240.001mil,1949.998mil) on Multi-Layer And Track (1290.001mil,1919.998mil)(1490.001mil,1919.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R46-2(1240.001mil,1949.998mil) on Multi-Layer And Track (1290.001mil,1949.998mil)(1290.001mil,1979.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R46-2(1240.001mil,1949.998mil) on Multi-Layer And Track (1290.001mil,1979.998mil)(1490.001mil,1979.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R49-1(2399.999mil,1755.001mil) on Multi-Layer And Track (2369.999mil,1805.001mil)(2369.999mil,2005.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R49-1(2399.999mil,1755.001mil) on Multi-Layer And Track (2369.999mil,1805.001mil)(2429.999mil,1805.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R49-1(2399.999mil,1755.001mil) on Multi-Layer And Track (2399.999mil,1796.001mil)(2399.999mil,1805.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R49-1(2399.999mil,1755.001mil) on Multi-Layer And Track (2429.999mil,1805.001mil)(2429.999mil,2005.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R49-2(2399.999mil,2055.001mil) on Multi-Layer And Track (2369.999mil,1805.001mil)(2369.999mil,2005.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R49-2(2399.999mil,2055.001mil) on Multi-Layer And Track (2369.999mil,2005.001mil)(2399.999mil,2005.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R49-2(2399.999mil,2055.001mil) on Multi-Layer And Track (2399.999mil,2005.001mil)(2399.999mil,2014.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R49-2(2399.999mil,2055.001mil) on Multi-Layer And Track (2399.999mil,2005.001mil)(2429.999mil,2005.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R49-2(2399.999mil,2055.001mil) on Multi-Layer And Track (2429.999mil,1805.001mil)(2429.999mil,2005.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R53-1(2805.001mil,869.999mil) on Multi-Layer And Track (2775.001mil,619.999mil)(2775.001mil,819.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R53-1(2805.001mil,869.999mil) on Multi-Layer And Track (2775.001mil,819.999mil)(2835.001mil,819.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R53-1(2805.001mil,869.999mil) on Multi-Layer And Track (2805.001mil,819.999mil)(2805.001mil,828.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R53-1(2805.001mil,869.999mil) on Multi-Layer And Track (2835.001mil,619.999mil)(2835.001mil,819.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R53-2(2805.001mil,569.999mil) on Multi-Layer And Track (2775.001mil,619.999mil)(2775.001mil,819.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R53-2(2805.001mil,569.999mil) on Multi-Layer And Track (2775.001mil,619.999mil)(2805.001mil,619.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R53-2(2805.001mil,569.999mil) on Multi-Layer And Track (2805.001mil,610.999mil)(2805.001mil,619.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R53-2(2805.001mil,569.999mil) on Multi-Layer And Track (2805.001mil,619.999mil)(2835.001mil,619.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R53-2(2805.001mil,569.999mil) on Multi-Layer And Track (2835.001mil,619.999mil)(2835.001mil,819.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R54-1(2340.001mil,1080.001mil) on Multi-Layer And Track (2381.001mil,1080.001mil)(2390.001mil,1080.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R54-1(2340.001mil,1080.001mil) on Multi-Layer And Track (2390.001mil,1050.001mil)(2390.001mil,1110.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R54-1(2340.001mil,1080.001mil) on Multi-Layer And Track (2390.001mil,1050.001mil)(2590.001mil,1050.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R54-1(2340.001mil,1080.001mil) on Multi-Layer And Track (2390.001mil,1110.001mil)(2590.001mil,1110.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R54-2(2640.001mil,1080.001mil) on Multi-Layer And Track (2390.001mil,1050.001mil)(2590.001mil,1050.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R54-2(2640.001mil,1080.001mil) on Multi-Layer And Track (2390.001mil,1110.001mil)(2590.001mil,1110.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R54-2(2640.001mil,1080.001mil) on Multi-Layer And Track (2590.001mil,1050.001mil)(2590.001mil,1080.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R54-2(2640.001mil,1080.001mil) on Multi-Layer And Track (2590.001mil,1080.001mil)(2590.001mil,1110.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R54-2(2640.001mil,1080.001mil) on Multi-Layer And Track (2590.001mil,1080.001mil)(2599.001mil,1080.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R55-1(2492.501mil,2645.761mil) on Multi-Layer And Track (2533.501mil,2645.761mil)(2542.501mil,2645.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R55-1(2492.501mil,2645.761mil) on Multi-Layer And Track (2542.501mil,2615.761mil)(2542.501mil,2675.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R55-1(2492.501mil,2645.761mil) on Multi-Layer And Track (2542.501mil,2615.761mil)(2742.501mil,2615.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R55-1(2492.501mil,2645.761mil) on Multi-Layer And Track (2542.501mil,2675.761mil)(2742.501mil,2675.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R55-2(2792.501mil,2645.761mil) on Multi-Layer And Track (2542.501mil,2615.761mil)(2742.501mil,2615.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R55-2(2792.501mil,2645.761mil) on Multi-Layer And Track (2542.501mil,2675.761mil)(2742.501mil,2675.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R55-2(2792.501mil,2645.761mil) on Multi-Layer And Track (2742.501mil,2615.761mil)(2742.501mil,2645.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R55-2(2792.501mil,2645.761mil) on Multi-Layer And Track (2742.501mil,2645.761mil)(2742.501mil,2675.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R55-2(2792.501mil,2645.761mil) on Multi-Layer And Track (2742.501mil,2645.761mil)(2751.501mil,2645.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R57-1(5625mil,1845mil) on Multi-Layer And Track (5595mil,1595mil)(5595mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R57-1(5625mil,1845mil) on Multi-Layer And Track (5595mil,1795mil)(5655mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R57-1(5625mil,1845mil) on Multi-Layer And Track (5625mil,1795mil)(5625mil,1804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R57-1(5625mil,1845mil) on Multi-Layer And Track (5655mil,1595mil)(5655mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R57-2(5625mil,1545mil) on Multi-Layer And Track (5595mil,1595mil)(5595mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R57-2(5625mil,1545mil) on Multi-Layer And Track (5595mil,1595mil)(5625mil,1595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R57-2(5625mil,1545mil) on Multi-Layer And Track (5625mil,1586mil)(5625mil,1595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R57-2(5625mil,1545mil) on Multi-Layer And Track (5625mil,1595mil)(5655mil,1595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R57-2(5625mil,1545mil) on Multi-Layer And Track (5655mil,1595mil)(5655mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R60-1(795mil,3552.551mil) on Multi-Layer And Track (765mil,3602.551mil)(765mil,3802.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R60-1(795mil,3552.551mil) on Multi-Layer And Track (765mil,3602.551mil)(825mil,3602.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R60-1(795mil,3552.551mil) on Multi-Layer And Track (795mil,3593.551mil)(795mil,3602.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R60-1(795mil,3552.551mil) on Multi-Layer And Track (825mil,3602.551mil)(825mil,3802.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R60-2(795mil,3852.551mil) on Multi-Layer And Track (765mil,3602.551mil)(765mil,3802.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R60-2(795mil,3852.551mil) on Multi-Layer And Track (765mil,3802.551mil)(795mil,3802.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R60-2(795mil,3852.551mil) on Multi-Layer And Track (795mil,3802.551mil)(795mil,3811.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R60-2(795mil,3852.551mil) on Multi-Layer And Track (795mil,3802.551mil)(825mil,3802.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R60-2(795mil,3852.551mil) on Multi-Layer And Track (825mil,3602.551mil)(825mil,3802.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R61-1(1275mil,4532.963mil) on Multi-Layer And Track (1025mil,4502.963mil)(1225mil,4502.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R61-1(1275mil,4532.963mil) on Multi-Layer And Track (1025mil,4562.963mil)(1225mil,4562.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R61-1(1275mil,4532.963mil) on Multi-Layer And Track (1225mil,4502.963mil)(1225mil,4562.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R61-1(1275mil,4532.963mil) on Multi-Layer And Track (1225mil,4532.963mil)(1234mil,4532.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R61-2(975mil,4532.963mil) on Multi-Layer And Track (1016mil,4532.963mil)(1025mil,4532.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R61-2(975mil,4532.963mil) on Multi-Layer And Track (1025mil,4502.963mil)(1025mil,4532.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R61-2(975mil,4532.963mil) on Multi-Layer And Track (1025mil,4502.963mil)(1225mil,4502.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R61-2(975mil,4532.963mil) on Multi-Layer And Track (1025mil,4532.963mil)(1025mil,4562.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R61-2(975mil,4532.963mil) on Multi-Layer And Track (1025mil,4562.963mil)(1225mil,4562.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R62-1(1080mil,3447.551mil) on Multi-Layer And Text "R58" (1036mil,3368mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R62-1(1080mil,3447.551mil) on Multi-Layer And Track (1121mil,3447.551mil)(1130mil,3447.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R62-1(1080mil,3447.551mil) on Multi-Layer And Track (1130mil,3417.551mil)(1130mil,3477.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R62-1(1080mil,3447.551mil) on Multi-Layer And Track (1130mil,3417.551mil)(1330mil,3417.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R62-1(1080mil,3447.551mil) on Multi-Layer And Track (1130mil,3477.551mil)(1330mil,3477.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R62-2(1380mil,3447.551mil) on Multi-Layer And Track (1130mil,3417.551mil)(1330mil,3417.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R62-2(1380mil,3447.551mil) on Multi-Layer And Track (1130mil,3477.551mil)(1330mil,3477.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R62-2(1380mil,3447.551mil) on Multi-Layer And Track (1330mil,3417.551mil)(1330mil,3447.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R62-2(1380mil,3447.551mil) on Multi-Layer And Track (1330mil,3447.551mil)(1330mil,3477.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R62-2(1380mil,3447.551mil) on Multi-Layer And Track (1330mil,3447.551mil)(1339mil,3447.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(4640mil,3210mil) on Multi-Layer And Track (4681mil,3210mil)(4690mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(4640mil,3210mil) on Multi-Layer And Track (4690mil,3180mil)(4690mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R7-2(4640mil,3210mil) on Multi-Layer And Track (4690mil,3180mil)(4890mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(4640mil,3210mil) on Multi-Layer And Track (4690mil,3210mil)(4690mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R7-2(4640mil,3210mil) on Multi-Layer And Track (4690mil,3240mil)(4890mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(6105mil,4050mil) on Multi-Layer And Track (5939.566mil,4014.566mil)(6110.434mil,4014.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(6105mil,4050mil) on Multi-Layer And Track (5939.566mil,4085.434mil)(6110.434mil,4085.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(6105mil,4050mil) on Multi-Layer And Track (6110.434mil,4014.566mil)(6110.434mil,4085.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad SW1-1(3958.583mil,5077.953mil) on Multi-Layer And Track (3824.724mil,5067.913mil)(3915.276mil,5067.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-1(3958.583mil,5077.953mil) on Multi-Layer And Track (3987.913mil,4859.449mil)(3987.913mil,5036.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.785mil < 10mil) Between Pad SW1-2(3958.583mil,4822.047mil) on Multi-Layer And Track (3824.724mil,4831.89mil)(3915.276mil,4831.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(3958.583mil,4822.047mil) on Multi-Layer And Track (3987.913mil,4859.449mil)(3987.913mil,5036.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-3(3781.417mil,5077.953mil) on Multi-Layer And Track (3752.087mil,4859.449mil)(3752.087mil,5040.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.785mil < 10mil) Between Pad SW1-3(3781.417mil,5077.953mil) on Multi-Layer And Track (3824.724mil,5067.913mil)(3915.276mil,5067.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-4(3781.417mil,4822.047mil) on Multi-Layer And Track (3752.087mil,4859.449mil)(3752.087mil,5040.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.785mil < 10mil) Between Pad SW1-4(3781.417mil,4822.047mil) on Multi-Layer And Track (3824.724mil,4831.89mil)(3915.276mil,4831.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.785mil]
Rule Violations :470

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (927.244mil,3932.963mil) on Top Overlay And Text "R60" (765mil,3937mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.767mil < 10mil) Between Text "1" (2045.827mil,5425.04mil) on Top Overlay And Track (336.378mil,5502.796mil)(2426.93mil,5502.796mil) on Top Overlay Silk Text to Silk Clearance [5.767mil]
   Violation between Silk To Silk Clearance Constraint: (5.767mil < 10mil) Between Text "1" (4554.251mil,5429.134mil) on Top Overlay And Track (2844.802mil,5506.89mil)(4935.354mil,5506.89mil) on Top Overlay Silk Text to Silk Clearance [5.767mil]
   Violation between Silk To Silk Clearance Constraint: (5.767mil < 10mil) Between Text "13" (3284.29mil,5429.134mil) on Top Overlay And Track (2844.802mil,5506.89mil)(4935.354mil,5506.89mil) on Top Overlay Silk Text to Silk Clearance [5.767mil]
   Violation between Silk To Silk Clearance Constraint: (5.767mil < 10mil) Between Text "13" (775.866mil,5425.04mil) on Top Overlay And Track (336.378mil,5502.796mil)(2426.93mil,5502.796mil) on Top Overlay Silk Text to Silk Clearance [5.767mil]
   Violation between Silk To Silk Clearance Constraint: (5.767mil < 10mil) Between Text "14" (2025.926mil,5799.056mil) on Top Overlay And Track (336.378mil,5876.812mil)(2426.93mil,5876.812mil) on Top Overlay Silk Text to Silk Clearance [5.767mil]
   Violation between Silk To Silk Clearance Constraint: (5.767mil < 10mil) Between Text "14" (4534.35mil,5803.15mil) on Top Overlay And Track (2844.802mil,5880.906mil)(4935.354mil,5880.906mil) on Top Overlay Silk Text to Silk Clearance [5.767mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "15" (6160mil,2290.001mil) on Top Overlay And Track (6130.002mil,2300mil)(6330.002mil,2300mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "15" (6165mil,475.001mil) on Top Overlay And Track (6135.002mil,485mil)(6335.002mil,485mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "16" (6260mil,2290.001mil) on Top Overlay And Track (6130.002mil,2300mil)(6330.002mil,2300mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "16" (6265mil,475.001mil) on Top Overlay And Track (6135.002mil,485mil)(6335.002mil,485mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.678mil < 10mil) Between Text "2" (6260mil,3150.001mil) on Top Overlay And Track (6130.002mil,3100mil)(6330.002mil,3100mil) on Top Overlay Silk Text to Silk Clearance [2.678mil]
   Violation between Silk To Silk Clearance Constraint: (2.678mil < 10mil) Between Text "2" (6265mil,1335.001mil) on Top Overlay And Track (6135.002mil,1285mil)(6335.002mil,1285mil) on Top Overlay Silk Text to Silk Clearance [2.678mil]
   Violation between Silk To Silk Clearance Constraint: (5.767mil < 10mil) Between Text "25" (3343.562mil,5803.15mil) on Top Overlay And Track (2844.802mil,5880.906mil)(4935.354mil,5880.906mil) on Top Overlay Silk Text to Silk Clearance [5.767mil]
   Violation between Silk To Silk Clearance Constraint: (5.767mil < 10mil) Between Text "25" (835.138mil,5799.056mil) on Top Overlay And Track (336.378mil,5876.812mil)(2426.93mil,5876.812mil) on Top Overlay Silk Text to Silk Clearance [5.767mil]
   Violation between Silk To Silk Clearance Constraint: (3.025mil < 10mil) Between Text "C11" (4593mil,990mil) on Top Overlay And Track (4692.654mil,1055.165mil)(4692.654mil,1085.165mil) on Top Overlay Silk Text to Silk Clearance [3.025mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (4593mil,990mil) on Top Overlay And Track (4692.654mil,1055.165mil)(4892.654mil,1055.165mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.22mil < 10mil) Between Text "C14" (2450mil,3415mil) on Top Overlay And Track (2512.186mil,3499.2mil)(2591.516mil,3499.2mil) on Top Overlay Silk Text to Silk Clearance [9.22mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C24" (1825mil,665mil) on Top Overlay And Track (1815.947mil,707.519mil)(2000.985mil,707.519mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.757mil < 10mil) Between Text "IC4" (2423mil,3945mil) on Top Overlay And Track (2417.899mil,4029.737mil)(2517.899mil,4029.737mil) on Top Overlay Silk Text to Silk Clearance [9.757mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R53" (2775mil,954mil) on Top Overlay And Track (2749.882mil,1024.882mil)(2860.118mil,1024.882mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R53" (2775mil,954mil) on Top Overlay And Track (2860.118mil,1024.882mil)(2860.118mil,1235.118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.57mil < 10mil) Between Text "R58" (1036mil,3368mil) on Top Overlay And Track (1121mil,3447.551mil)(1130mil,3447.551mil) on Top Overlay Silk Text to Silk Clearance [4.57mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R58" (1036mil,3368mil) on Top Overlay And Track (1130mil,3417.551mil)(1130mil,3477.551mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R58" (1036mil,3368mil) on Top Overlay And Track (1130mil,3417.551mil)(1330mil,3417.551mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R60" (765mil,3937mil) on Top Overlay And Track (927.244mil,3957.963mil)(927.244mil,4037.293mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.46mil < 10mil) Between Text "R62" (1036mil,3518mil) on Top Overlay And Track (1121mil,3597.551mil)(1130mil,3597.551mil) on Top Overlay Silk Text to Silk Clearance [5.46mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R62" (1036mil,3518mil) on Top Overlay And Track (1130mil,3567.551mil)(1130mil,3597.551mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R62" (1036mil,3518mil) on Top Overlay And Track (1130mil,3567.551mil)(1330mil,3567.551mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.46mil < 10mil) Between Text "R62" (1036mil,3518mil) on Top Overlay And Track (1130mil,3597.551mil)(1130mil,3627.551mil) on Top Overlay Silk Text to Silk Clearance [5.46mil]
Rule Violations :30

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room CurrentW_Signal (Bounding Region = (3562.654mil, 650.164mil, 5250mil, 2010mil) (InComponentClass('CurrentW_Signal'))
Rule Violations :0

Processing Rule : Room Texas_PWM (Bounding Region = (6135mil, 2610mil, 6675mil, 3990mil) (InComponentClass('Texas_PWM'))
Rule Violations :0

Processing Rule : Room CurrentU_Signal (Bounding Region = (3560mil, 3270mil, 5247.346mil, 4635mil) (InComponentClass('CurrentU_Signal'))
Rule Violations :0

Processing Rule : Room Texas_ADC (Bounding Region = (5393.288mil, 530.108mil, 6762.5mil, 3795mil) (InComponentClass('Texas_ADC'))
Rule Violations :0

Processing Rule : Room Guasch_Control (Bounding Region = (2715mil, 4860mil, 5400mil, 6735mil) (InComponentClass('Guasch_Control'))
Rule Violations :0

Processing Rule : Room VDC_Indicator (Bounding Region = (707.019mil, 3527.963mil, 1729.517mil, 5147.963mil) (InComponentClass('VDC_Indicator'))
Rule Violations :0

Processing Rule : Room Voltage_Signal (Bounding Region = (2115mil, 3645.164mil, 3457.899mil, 5385mil) (InComponentClass('Voltage_Signal'))
Rule Violations :0

Processing Rule : Room CurrentV_Signal (Bounding Region = (3555mil, 1950mil, 5242.346mil, 3321.583mil) (InComponentClass('CurrentV_Signal'))
Rule Violations :0

Processing Rule : Room PWM_Driver (Bounding Region = (4521.298mil, 4065mil, 6870mil, 5895mil) (InComponentClass('PWM_Driver'))
Rule Violations :0

Processing Rule : Room Guasch_Sensor (Bounding Region = (353.78mil, 5694.922mil, 2828.78mil, 6724.922mil) (InComponentClass('Guasch_Sensor'))
Rule Violations :0

Processing Rule : Room Power_Supply (Bounding Region = (340.001mil, 554.999mil, 3265.001mil, 3525mil) (InComponentClass('Power_Supply'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01