// Seed: 3820041701
module module_0 ();
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1
);
  specify
    (id_3 => id_4) = (1, id_4);
  endspecify
  logic id_5;
  ;
  assign id_3 = (id_5);
  module_0 modCall_1 ();
  always id_4 <= 1;
  parameter id_6 = -1;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  logic id_3;
  ;
  wire id_4;
endmodule
module module_3 #(
    parameter id_6 = 32'd87
) (
    output tri1  id_0[-1 : 1 'b0],
    output logic id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output tri   id_4
);
  module_0 modCall_1 ();
  logic _id_6, id_7[id_6 : 1];
  logic id_8;
  ;
  always
    if (-1) id_7 = id_8[1];
    else id_1 = id_8;
  assign id_7 = id_3;
endmodule
