Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 23 22:17:49 2018
| Host         : HomeSlicePC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: Surface/Speedcontrol/check_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.091        0.000                      0                   75        0.255        0.000                      0                   75        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.091        0.000                      0                   75        0.255        0.000                      0                   75        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 Surface/speedB/cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedB/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 1.307ns (32.510%)  route 2.713ns (67.490%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.565     5.086    Surface/speedB/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  Surface/speedB/cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  Surface/speedB/cntr_reg[7]/Q
                         net (fo=5, routed)           1.374     6.978    Surface/speedB/out[7]
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.102 r  Surface/speedB/pwm0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.102    Surface/speedB/pwm0_carry_i_5_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.503 r  Surface/speedB/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.503    Surface/speedB/pwm0_carry_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.617 r  Surface/speedB/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.339     8.957    Surface/speedB/pwm0_carry__0_n_0
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.150     9.107 r  Surface/speedB/pwm_i_1/O
                         net (fo=1, routed)           0.000     9.107    Surface/speedB/pwm_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  Surface/speedB/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.514    14.855    Surface/speedB/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  Surface/speedB/pwm_reg/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)        0.118    15.198    Surface/speedB/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 Surface/speedB/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedA/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 1.412ns (35.885%)  route 2.523ns (64.115%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.566     5.087    Surface/speedB/clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  Surface/speedB/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  Surface/speedB/cntr_reg[1]/Q
                         net (fo=5, routed)           0.967     6.572    Surface/speedA/out[1]
    SLICE_X15Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.696 r  Surface/speedA/pwm0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     6.696    Surface/speedA/pwm0_carry_i_8__0_n_0
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.228 r  Surface/speedA/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.228    Surface/speedA/pwm0_carry_n_0
    SLICE_X15Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  Surface/speedA/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.556     8.898    Surface/speedB/CO[0]
    SLICE_X2Y13          LUT2 (Prop_lut2_I0_O)        0.124     9.022 r  Surface/speedB/pwm_i_1__0/O
                         net (fo=1, routed)           0.000     9.022    Surface/speedA/pwm1_0
    SLICE_X2Y13          FDRE                                         r  Surface/speedA/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.514    14.855    Surface/speedA/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  Surface/speedA/pwm_reg/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)        0.077    15.157    Surface/speedA/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/check_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.890ns (31.565%)  route 1.930ns (68.435%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     5.089    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  Surface/Speedcontrol/counter_frequency_reg[3]/Q
                         net (fo=2, routed)           1.125     6.732    Surface/Speedcontrol/counter_frequency_reg[3]
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.856 r  Surface/Speedcontrol/check_i_8/O
                         net (fo=1, routed)           0.402     7.259    Surface/Speedcontrol/check_i_8_n_0
    SLICE_X13Y9          LUT3 (Prop_lut3_I1_O)        0.124     7.383 r  Surface/Speedcontrol/check_i_4/O
                         net (fo=1, routed)           0.402     7.785    Surface/Speedcontrol/check_i_4_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.909 r  Surface/Speedcontrol/check_i_1/O
                         net (fo=1, routed)           0.000     7.909    Surface/Speedcontrol/check_i_1_n_0
    SLICE_X13Y10         FDRE                                         r  Surface/Speedcontrol/check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.448    14.789    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  Surface/Speedcontrol/check_reg/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y10         FDRE (Setup_fdre_C_D)        0.029    15.057    Surface/Speedcontrol/check_reg
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 2.200ns (79.949%)  route 0.552ns (20.051%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     5.089    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  Surface/Speedcontrol/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.552     6.159    Surface/Speedcontrol/counter_frequency_reg[1]
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.816 r  Surface/Speedcontrol/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    Surface/Speedcontrol/counter_frequency_reg[0]_i_1_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.933 r  Surface/Speedcontrol/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    Surface/Speedcontrol/counter_frequency_reg[4]_i_1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.050 r  Surface/Speedcontrol/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Surface/Speedcontrol/counter_frequency_reg[8]_i_1_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.167 r  Surface/Speedcontrol/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    Surface/Speedcontrol/counter_frequency_reg[12]_i_1_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.284 r  Surface/Speedcontrol/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    Surface/Speedcontrol/counter_frequency_reg[16]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Surface/Speedcontrol/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Surface/Speedcontrol/counter_frequency_reg[20]_i_1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.518 r  Surface/Speedcontrol/counter_frequency_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    Surface/Speedcontrol/counter_frequency_reg[24]_i_1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.841 r  Surface/Speedcontrol/counter_frequency_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.841    Surface/Speedcontrol/counter_frequency_reg[28]_i_1_n_6
    SLICE_X12Y15         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.444    14.785    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[29]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)        0.109    15.133    Surface/Speedcontrol/counter_frequency_reg[29]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 2.116ns (79.318%)  route 0.552ns (20.682%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     5.089    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  Surface/Speedcontrol/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.552     6.159    Surface/Speedcontrol/counter_frequency_reg[1]
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.816 r  Surface/Speedcontrol/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    Surface/Speedcontrol/counter_frequency_reg[0]_i_1_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.933 r  Surface/Speedcontrol/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    Surface/Speedcontrol/counter_frequency_reg[4]_i_1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.050 r  Surface/Speedcontrol/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Surface/Speedcontrol/counter_frequency_reg[8]_i_1_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.167 r  Surface/Speedcontrol/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    Surface/Speedcontrol/counter_frequency_reg[12]_i_1_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.284 r  Surface/Speedcontrol/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    Surface/Speedcontrol/counter_frequency_reg[16]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Surface/Speedcontrol/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Surface/Speedcontrol/counter_frequency_reg[20]_i_1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.518 r  Surface/Speedcontrol/counter_frequency_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    Surface/Speedcontrol/counter_frequency_reg[24]_i_1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.757 r  Surface/Speedcontrol/counter_frequency_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.757    Surface/Speedcontrol/counter_frequency_reg[28]_i_1_n_5
    SLICE_X12Y15         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.444    14.785    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[30]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)        0.109    15.133    Surface/Speedcontrol/counter_frequency_reg[30]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 2.096ns (79.161%)  route 0.552ns (20.839%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     5.089    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  Surface/Speedcontrol/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.552     6.159    Surface/Speedcontrol/counter_frequency_reg[1]
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.816 r  Surface/Speedcontrol/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    Surface/Speedcontrol/counter_frequency_reg[0]_i_1_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.933 r  Surface/Speedcontrol/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    Surface/Speedcontrol/counter_frequency_reg[4]_i_1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.050 r  Surface/Speedcontrol/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Surface/Speedcontrol/counter_frequency_reg[8]_i_1_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.167 r  Surface/Speedcontrol/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    Surface/Speedcontrol/counter_frequency_reg[12]_i_1_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.284 r  Surface/Speedcontrol/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    Surface/Speedcontrol/counter_frequency_reg[16]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Surface/Speedcontrol/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Surface/Speedcontrol/counter_frequency_reg[20]_i_1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.518 r  Surface/Speedcontrol/counter_frequency_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    Surface/Speedcontrol/counter_frequency_reg[24]_i_1_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.737 r  Surface/Speedcontrol/counter_frequency_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.737    Surface/Speedcontrol/counter_frequency_reg[28]_i_1_n_7
    SLICE_X12Y15         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.444    14.785    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[28]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y15         FDRE (Setup_fdre_C_D)        0.109    15.133    Surface/Speedcontrol/counter_frequency_reg[28]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 2.083ns (79.059%)  route 0.552ns (20.941%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     5.089    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  Surface/Speedcontrol/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.552     6.159    Surface/Speedcontrol/counter_frequency_reg[1]
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.816 r  Surface/Speedcontrol/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    Surface/Speedcontrol/counter_frequency_reg[0]_i_1_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.933 r  Surface/Speedcontrol/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    Surface/Speedcontrol/counter_frequency_reg[4]_i_1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.050 r  Surface/Speedcontrol/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Surface/Speedcontrol/counter_frequency_reg[8]_i_1_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.167 r  Surface/Speedcontrol/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    Surface/Speedcontrol/counter_frequency_reg[12]_i_1_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.284 r  Surface/Speedcontrol/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    Surface/Speedcontrol/counter_frequency_reg[16]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Surface/Speedcontrol/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Surface/Speedcontrol/counter_frequency_reg[20]_i_1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.724 r  Surface/Speedcontrol/counter_frequency_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.724    Surface/Speedcontrol/counter_frequency_reg[24]_i_1_n_6
    SLICE_X12Y14         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445    14.786    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[25]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y14         FDRE (Setup_fdre_C_D)        0.109    15.134    Surface/Speedcontrol/counter_frequency_reg[25]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 2.075ns (78.995%)  route 0.552ns (21.005%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     5.089    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  Surface/Speedcontrol/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.552     6.159    Surface/Speedcontrol/counter_frequency_reg[1]
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.816 r  Surface/Speedcontrol/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    Surface/Speedcontrol/counter_frequency_reg[0]_i_1_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.933 r  Surface/Speedcontrol/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    Surface/Speedcontrol/counter_frequency_reg[4]_i_1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.050 r  Surface/Speedcontrol/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Surface/Speedcontrol/counter_frequency_reg[8]_i_1_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.167 r  Surface/Speedcontrol/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    Surface/Speedcontrol/counter_frequency_reg[12]_i_1_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.284 r  Surface/Speedcontrol/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    Surface/Speedcontrol/counter_frequency_reg[16]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Surface/Speedcontrol/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Surface/Speedcontrol/counter_frequency_reg[20]_i_1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.716 r  Surface/Speedcontrol/counter_frequency_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.716    Surface/Speedcontrol/counter_frequency_reg[24]_i_1_n_4
    SLICE_X12Y14         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445    14.786    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[27]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y14         FDRE (Setup_fdre_C_D)        0.109    15.134    Surface/Speedcontrol/counter_frequency_reg[27]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 1.999ns (78.369%)  route 0.552ns (21.631%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     5.089    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  Surface/Speedcontrol/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.552     6.159    Surface/Speedcontrol/counter_frequency_reg[1]
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.816 r  Surface/Speedcontrol/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    Surface/Speedcontrol/counter_frequency_reg[0]_i_1_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.933 r  Surface/Speedcontrol/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    Surface/Speedcontrol/counter_frequency_reg[4]_i_1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.050 r  Surface/Speedcontrol/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Surface/Speedcontrol/counter_frequency_reg[8]_i_1_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.167 r  Surface/Speedcontrol/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    Surface/Speedcontrol/counter_frequency_reg[12]_i_1_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.284 r  Surface/Speedcontrol/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    Surface/Speedcontrol/counter_frequency_reg[16]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Surface/Speedcontrol/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Surface/Speedcontrol/counter_frequency_reg[20]_i_1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.640 r  Surface/Speedcontrol/counter_frequency_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.640    Surface/Speedcontrol/counter_frequency_reg[24]_i_1_n_5
    SLICE_X12Y14         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445    14.786    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[26]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y14         FDRE (Setup_fdre_C_D)        0.109    15.134    Surface/Speedcontrol/counter_frequency_reg[26]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 1.979ns (78.198%)  route 0.552ns (21.802%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     5.089    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  Surface/Speedcontrol/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.552     6.159    Surface/Speedcontrol/counter_frequency_reg[1]
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.816 r  Surface/Speedcontrol/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.816    Surface/Speedcontrol/counter_frequency_reg[0]_i_1_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.933 r  Surface/Speedcontrol/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.933    Surface/Speedcontrol/counter_frequency_reg[4]_i_1_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.050 r  Surface/Speedcontrol/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Surface/Speedcontrol/counter_frequency_reg[8]_i_1_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.167 r  Surface/Speedcontrol/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    Surface/Speedcontrol/counter_frequency_reg[12]_i_1_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.284 r  Surface/Speedcontrol/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    Surface/Speedcontrol/counter_frequency_reg[16]_i_1_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.401 r  Surface/Speedcontrol/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Surface/Speedcontrol/counter_frequency_reg[20]_i_1_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.620 r  Surface/Speedcontrol/counter_frequency_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.620    Surface/Speedcontrol/counter_frequency_reg[24]_i_1_n_7
    SLICE_X12Y14         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445    14.786    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[24]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y14         FDRE (Setup_fdre_C_D)        0.109    15.134    Surface/Speedcontrol/counter_frequency_reg[24]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  7.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Surface/Speedcontrol/countb_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/countb_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.565     1.448    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  Surface/Speedcontrol/countb_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Surface/Speedcontrol/countb_r_reg[1]/Q
                         net (fo=6, routed)           0.179     1.768    Surface/Speedcontrol/countb_r_reg__0[1]
    SLICE_X9Y9           LUT3 (Prop_lut3_I2_O)        0.042     1.810 r  Surface/Speedcontrol/countb_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    Surface/Speedcontrol/countb_r[2]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  Surface/Speedcontrol/countb_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     1.962    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  Surface/Speedcontrol/countb_r_reg[2]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.107     1.555    Surface/Speedcontrol/countb_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Surface/Speedcontrol/countb_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/countb_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.565     1.448    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  Surface/Speedcontrol/countb_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Surface/Speedcontrol/countb_r_reg[1]/Q
                         net (fo=6, routed)           0.181     1.770    Surface/Speedcontrol/countb_r_reg__0[1]
    SLICE_X9Y9           LUT5 (Prop_lut5_I2_O)        0.043     1.813 r  Surface/Speedcontrol/countb_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.813    Surface/Speedcontrol/p_0_in__0[4]
    SLICE_X9Y9           FDRE                                         r  Surface/Speedcontrol/countb_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     1.962    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  Surface/Speedcontrol/countb_r_reg[4]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.107     1.555    Surface/Speedcontrol/countb_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Surface/Speedcontrol/countb_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/countb_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.566     1.449    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  Surface/Speedcontrol/countb_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  Surface/Speedcontrol/countb_r_reg[5]/Q
                         net (fo=2, routed)           0.174     1.787    Surface/Speedcontrol/countb_r_reg__0[5]
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  Surface/Speedcontrol/countb_r[5]_i_2/O
                         net (fo=1, routed)           0.000     1.832    Surface/Speedcontrol/p_0_in__0[5]
    SLICE_X8Y6           FDRE                                         r  Surface/Speedcontrol/countb_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.836     1.963    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  Surface/Speedcontrol/countb_r_reg[5]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.120     1.569    Surface/Speedcontrol/countb_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Surface/Speedcontrol/counter_frequency_reg[10]/Q
                         net (fo=2, routed)           0.125     1.737    Surface/Speedcontrol/counter_frequency_reg[10]
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  Surface/Speedcontrol/counter_frequency_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    Surface/Speedcontrol/counter_frequency_reg[8]_i_1_n_5
    SLICE_X12Y10         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.834     1.961    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[10]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.134     1.581    Surface/Speedcontrol/counter_frequency_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.564     1.447    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Surface/Speedcontrol/counter_frequency_reg[14]/Q
                         net (fo=2, routed)           0.125     1.737    Surface/Speedcontrol/counter_frequency_reg[14]
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  Surface/Speedcontrol/counter_frequency_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    Surface/Speedcontrol/counter_frequency_reg[12]_i_1_n_5
    SLICE_X12Y11         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.834     1.961    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[14]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X12Y11         FDRE (Hold_fdre_C_D)         0.134     1.581    Surface/Speedcontrol/counter_frequency_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.565     1.448    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  Surface/Speedcontrol/counter_frequency_reg[2]/Q
                         net (fo=2, routed)           0.125     1.738    Surface/Speedcontrol/counter_frequency_reg[2]
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  Surface/Speedcontrol/counter_frequency_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    Surface/Speedcontrol/counter_frequency_reg[0]_i_1_n_5
    SLICE_X12Y8          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     1.962    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[2]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X12Y8          FDRE (Hold_fdre_C_D)         0.134     1.582    Surface/Speedcontrol/counter_frequency_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.565     1.448    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y9          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  Surface/Speedcontrol/counter_frequency_reg[6]/Q
                         net (fo=2, routed)           0.125     1.738    Surface/Speedcontrol/counter_frequency_reg[6]
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  Surface/Speedcontrol/counter_frequency_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    Surface/Speedcontrol/counter_frequency_reg[4]_i_1_n_5
    SLICE_X12Y9          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.835     1.962    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y9          FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[6]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X12Y9          FDRE (Hold_fdre_C_D)         0.134     1.582    Surface/Speedcontrol/counter_frequency_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.562     1.445    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Surface/Speedcontrol/counter_frequency_reg[26]/Q
                         net (fo=2, routed)           0.126     1.735    Surface/Speedcontrol/counter_frequency_reg[26]
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  Surface/Speedcontrol/counter_frequency_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    Surface/Speedcontrol/counter_frequency_reg[24]_i_1_n_5
    SLICE_X12Y14         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y14         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[26]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    Surface/Speedcontrol/counter_frequency_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.562     1.445    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Surface/Speedcontrol/counter_frequency_reg[22]/Q
                         net (fo=2, routed)           0.127     1.736    Surface/Speedcontrol/counter_frequency_reg[22]
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  Surface/Speedcontrol/counter_frequency_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    Surface/Speedcontrol/counter_frequency_reg[20]_i_1_n_5
    SLICE_X12Y13         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[22]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y13         FDRE (Hold_fdre_C_D)         0.134     1.579    Surface/Speedcontrol/counter_frequency_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Surface/Speedcontrol/counter_frequency_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/Speedcontrol/counter_frequency_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.562     1.445    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Surface/Speedcontrol/counter_frequency_reg[30]/Q
                         net (fo=2, routed)           0.127     1.736    Surface/Speedcontrol/counter_frequency_reg[30]
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  Surface/Speedcontrol/counter_frequency_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    Surface/Speedcontrol/counter_frequency_reg[28]_i_1_n_5
    SLICE_X12Y15         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.830     1.957    Surface/Speedcontrol/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  Surface/Speedcontrol/counter_frequency_reg[30]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.134     1.579    Surface/Speedcontrol/counter_frequency_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y8     Surface/Speedcontrol/check_a_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y8     Surface/Speedcontrol/check_b_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y10   Surface/Speedcontrol/check_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    Surface/speedA/pwm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y11   Surface/speedB/cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y13   Surface/speedB/cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y13   Surface/speedB/cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y14   Surface/speedB/cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y14   Surface/speedB/cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   Surface/speedB/cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   Surface/speedB/cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y13   Surface/speedB/cntr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y14   Surface/speedB/cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y14   Surface/speedB/cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y14   Surface/speedB/cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   Surface/speedB/cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   Surface/speedB/cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   Surface/speedB/cntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y12   Surface/speedB/cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y6    Surface/Speedcontrol/counta_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y5     Surface/Speedcontrol/counta_r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y5     Surface/Speedcontrol/counta_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y6    Surface/Speedcontrol/counta_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y6    Surface/Speedcontrol/counta_r_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y5    Surface/Speedcontrol/counta_r_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y6     Surface/Speedcontrol/countb_r_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y8    Surface/Speedcontrol/counter_frequency_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y8    Surface/Speedcontrol/counter_frequency_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y8    Surface/Speedcontrol/counter_frequency_reg[2]/C



