============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Thu Apr 11 15:43:28 2024

   Run on =     CHOCODESKTOP
============================================================
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 141 feed throughs used by 91 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db" in  7.536474s wall, 2.031250s user + 0.109375s system = 2.140625s CPU (28.4%)

RUN-1004 : used memory is 691 MB, reserved memory is 660 MB, peak memory is 731 MB
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.408802s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (0.4%)

RUN-1004 : used memory is 756 MB, reserved memory is 703 MB, peak memory is 773 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.636195s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (1.2%)

RUN-1004 : used memory is 756 MB, reserved memory is 703 MB, peak memory is 773 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 57 feed throughs used by 46 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db" in  4.378941s wall, 0.765625s user + 0.031250s system = 0.796875s CPU (18.2%)

RUN-1004 : used memory is 742 MB, reserved memory is 685 MB, peak memory is 783 MB
RUN-1002 : start command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SOC_2_times_Runs/phy_1/SOC_2_times.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.387871s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (0.4%)

RUN-1004 : used memory is 770 MB, reserved memory is 715 MB, peak memory is 788 MB
RUN-1003 : finish command "download -bit SOC_2_times_Runs\phy_1\SOC_2_times.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.614430s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (1.8%)

RUN-1004 : used memory is 770 MB, reserved memory is 715 MB, peak memory is 788 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(57)
HDL-1007 : analyze verilog file src/soc_top.v
HDL-1007 : analyze verilog file src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in src/soc_cm0.v(64)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in src/soc_cm0.v(135)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in src/soc_cm0.v(166)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in src/soc_cm0.v(413)
HDL-5007 WARNING: block identifier is required on this block in src/soc_cm0.v(418)
HDL-1007 : analyze verilog file al_ip/dtcm.v
HDL-1007 : analyze VHDL file al_ip/dtcm.vhd
HDL-1007 : analyze entity dtcm in al_ip/dtcm.vhd(17)
HDL-1007 : analyze architecture struct in al_ip/dtcm.vhd(28)
HDL-1007 : analyze verilog file al_ip/itcm.v
HDL-1007 : analyze VHDL file al_ip/itcm.vhd
HDL-1007 : analyze entity itcm in al_ip/itcm.vhd(17)
HDL-1007 : analyze architecture struct in al_ip/itcm.vhd(28)
HDL-1007 : analyze verilog file src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file src/phr/ahb/tcm/cmsdk_fpga_sram.v
HDL-1007 : analyze verilog file src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file src/btn_interupt_generator.v
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(94)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-8007 ERROR: unexpected EOF in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(111)
HDL-1007 : Verilog file 'src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(57)
HDL-1007 : analyze verilog file src/soc_top.v
HDL-1007 : analyze verilog file src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in src/soc_cm0.v(64)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in src/soc_cm0.v(135)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in src/soc_cm0.v(166)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in src/soc_cm0.v(413)
HDL-5007 WARNING: block identifier is required on this block in src/soc_cm0.v(418)
HDL-1007 : analyze verilog file al_ip/dtcm.v
HDL-1007 : analyze VHDL file al_ip/dtcm.vhd
HDL-1007 : analyze entity dtcm in al_ip/dtcm.vhd(17)
HDL-1007 : analyze architecture struct in al_ip/dtcm.vhd(28)
HDL-1007 : analyze verilog file al_ip/itcm.v
HDL-1007 : analyze VHDL file al_ip/itcm.vhd
HDL-1007 : analyze entity itcm in al_ip/itcm.vhd(17)
HDL-1007 : analyze architecture struct in al_ip/itcm.vhd(28)
HDL-1007 : analyze verilog file src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file src/phr/ahb/tcm/cmsdk_fpga_sram.v
HDL-1007 : analyze verilog file src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file src/btn_interupt_generator.v
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(94)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-8007 ERROR: syntax error near 'endmodule' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(111)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(111)
HDL-1007 : Verilog file 'src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(57)
HDL-1007 : analyze verilog file src/soc_top.v
HDL-1007 : analyze verilog file src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in src/soc_cm0.v(64)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in src/soc_cm0.v(135)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in src/soc_cm0.v(166)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in src/soc_cm0.v(413)
HDL-5007 WARNING: block identifier is required on this block in src/soc_cm0.v(418)
HDL-1007 : analyze verilog file al_ip/dtcm.v
HDL-1007 : analyze VHDL file al_ip/dtcm.vhd
HDL-1007 : analyze entity dtcm in al_ip/dtcm.vhd(17)
HDL-1007 : analyze architecture struct in al_ip/dtcm.vhd(28)
HDL-1007 : analyze verilog file al_ip/itcm.v
HDL-1007 : analyze VHDL file al_ip/itcm.vhd
HDL-1007 : analyze entity itcm in al_ip/itcm.vhd(17)
HDL-1007 : analyze architecture struct in al_ip/itcm.vhd(28)
HDL-1007 : analyze verilog file src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file src/phr/ahb/tcm/cmsdk_fpga_sram.v
HDL-1007 : analyze verilog file src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file src/btn_interupt_generator.v
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-8007 ERROR: syntax error near 'endmodule' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(112)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(112)
HDL-1007 : Verilog file 'src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(57)
HDL-1007 : analyze verilog file src/soc_top.v
HDL-1007 : analyze verilog file src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in src/soc_cm0.v(64)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in src/soc_cm0.v(135)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in src/soc_cm0.v(166)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in src/soc_cm0.v(413)
HDL-5007 WARNING: block identifier is required on this block in src/soc_cm0.v(418)
HDL-1007 : analyze verilog file al_ip/dtcm.v
HDL-1007 : analyze VHDL file al_ip/dtcm.vhd
HDL-1007 : analyze entity dtcm in al_ip/dtcm.vhd(17)
HDL-1007 : analyze architecture struct in al_ip/dtcm.vhd(28)
HDL-1007 : analyze verilog file al_ip/itcm.v
HDL-1007 : analyze VHDL file al_ip/itcm.vhd
HDL-1007 : analyze entity itcm in al_ip/itcm.vhd(17)
HDL-1007 : analyze architecture struct in al_ip/itcm.vhd(28)
HDL-1007 : analyze verilog file src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file src/phr/ahb/tcm/cmsdk_fpga_sram.v
HDL-1007 : analyze verilog file src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file src/btn_interupt_generator.v
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-8007 ERROR: syntax error near 'endmodule' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(112)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(112)
HDL-1007 : Verilog file 'src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v' ignored due to errors
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-8007 ERROR: syntax error near 'endmodule' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(112)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(112)
HDL-1007 : Verilog file 'src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v' ignored due to errors
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : analyze verilog file src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in src/soc_cm0.v(64)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in src/soc_cm0.v(135)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in src/soc_cm0.v(166)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in src/soc_cm0.v(413)
HDL-8007 ERROR: syntax error near 'genvar' in src/soc_cm0.v(443)
HDL-8007 ERROR: Verilog 2000 keyword 'genvar' used in incorrect context in src/soc_cm0.v(443)
HDL-8007 ERROR: generate loop index 'i' is not defined as a genvar in src/soc_cm0.v(445)
HDL-5007 WARNING: block identifier is required on this block in src/soc_cm0.v(445)
HDL-8007 ERROR: ignore module module due to previous errors in src/soc_cm0.v(1)
HDL-1007 : Verilog file 'src/soc_cm0.v' ignored due to errors
HDL-1007 : analyze verilog file src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in src/soc_cm0.v(64)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in src/soc_cm0.v(135)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in src/soc_cm0.v(166)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in src/soc_cm0.v(413)
HDL-8007 ERROR: syntax error near 'genvar' in src/soc_cm0.v(434)
HDL-8007 ERROR: Verilog 2000 keyword 'genvar' used in incorrect context in src/soc_cm0.v(434)
HDL-8007 ERROR: generate loop index 'i' is not defined as a genvar in src/soc_cm0.v(436)
HDL-5007 WARNING: block identifier is required on this block in src/soc_cm0.v(436)
HDL-8007 ERROR: ignore module module due to previous errors in src/soc_cm0.v(1)
HDL-1007 : Verilog file 'src/soc_cm0.v' ignored due to errors
HDL-1007 : analyze verilog file src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in src/soc_cm0.v(64)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in src/soc_cm0.v(135)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in src/soc_cm0.v(166)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in src/soc_cm0.v(413)
HDL-5007 WARNING: block identifier is required on this block in src/soc_cm0.v(436)
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
HDL-8007 ERROR: syntax error near 'endmodule' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(114)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(114)
HDL-1007 : Verilog file 'src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v' ignored due to errors
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(102)
HDL-1007 : analyze verilog file src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in src/soc_cm0.v(65)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in src/soc_cm0.v(137)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in src/soc_cm0.v(167)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in src/soc_cm0.v(414)
HDL-5007 WARNING: block identifier is required on this block in src/soc_cm0.v(438)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v
HDL-1007 : undeclared symbol 'read_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(95)
HDL-1007 : undeclared symbol 'write_enable', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(96)
HDL-1007 : undeclared symbol 'write_enable04', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(97)
HDL-1007 : undeclared symbol 'write_enable08', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(98)
HDL-1007 : undeclared symbol 'write_enable0C', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(99)
HDL-1007 : undeclared symbol 'write_enable10', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(100)
HDL-1007 : undeclared symbol 'write_enable14', assumed default net type 'wire' in src/phr/ahb/ISPController/mysdk_ahb_ISPcontroller.v(101)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 138 feed throughs used by 88 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/JichuangProject_local/Hardware/SOC_2_times/SOC_2_times_Runs/phy_1/SOC_2_times_pr.db" in  5.587892s wall, 2.125000s user + 0.234375s system = 2.359375s CPU (42.2%)

RUN-1004 : used memory is 726 MB, reserved memory is 803 MB, peak memory is 788 MB
RUN-1002 : start command "report_cfgs -file SOC_2_times_devicesetting.cfg"
RUN-1001 : Device Configuration Summary:
**Option**                          **Current Value**
hswapen                             0
mclk_freq_div                       2.5MHz
active_done                         0
cascade_mode                        None
security                            0
auto_clear_en                       0
persist_bit                         0
done_sync                           0
done_phase                          100
goe_phase                           101
gsr_phase                           110
gwd_phase                           110
ch_dedicate_0                       gpio
ch_dedicate_1                       gpio
ch_dedicate_2                       gpio
ch_dedicate_3                       gpio
ch_dedicate_4                       gpio
ch_dedicate_5                       gpio
ch_dedicate_6                       gpio
ch_dedicate_7                       gpio
cso_b_cclk_mosi_miso_dout           gpio
done                                gpio
initn                               gpio
program_b                           dedicate
tdi_tms_tck_tdo                     dedicate

PRG-5101 WARNING: Unknown register type FEATURE_ROW during device setting
RUN-1001 : End prepare routing data:  0.125072s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (75.0%)

