read -sv run_verilog_mid/adder_32b_28_42_93d82cd2a3750ab68c7884d49b560c46.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_28_42_93d82cd2a3750ab68c7884d49b560c46_yosys.v
