
*** Running vivado
    with args -log celll.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source celll.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source celll.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 308.656 ; gain = 98.555
INFO: [Synth 8-638] synthesizing module 'celll' [d:/Users/Shana/Desktop/vivado/NestGather/NestGather.srcs/sources_1/ip/celll/synth/celll.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'celll' (9#1) [d:/Users/Shana/Desktop/vivado/NestGather/NestGather.srcs/sources_1/ip/celll/synth/celll.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 507.973 ; gain = 297.871
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 507.973 ; gain = 297.871
INFO: [Device 21-403] Loading part xc7k160tfbg676-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 595.531 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 595.531 ; gain = 385.430
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 595.531 ; gain = 385.430
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 595.531 ; gain = 385.430
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 595.531 ; gain = 385.430
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 595.531 ; gain = 385.430
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 609.602 ; gain = 399.500
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 609.609 ; gain = 399.508
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 619.320 ; gain = 409.219
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:41 . Memory (MB): peak = 619.320 ; gain = 409.219
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:41 . Memory (MB): peak = 619.320 ; gain = 409.219
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:01:41 . Memory (MB): peak = 619.320 ; gain = 409.219
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:01:41 . Memory (MB): peak = 619.320 ; gain = 409.219
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:41 . Memory (MB): peak = 619.320 ; gain = 409.219
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:01:41 . Memory (MB): peak = 619.320 ; gain = 409.219

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:01:41 . Memory (MB): peak = 619.320 ; gain = 409.219
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 650.980 ; gain = 420.512
