<!DOCTYPE html>
<html>
  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Testing verilog tools</title>
  <meta name="description" content="Z80.ro">

  <link rel="stylesheet" href="/css/main.css">
  <link href="https://fonts.googleapis.com/css?family=Istok+Web&display=swap" rel="stylesheet"> 
</head>


  <body>
    <div class="page-content">
      <div class="container">
        <div class="three columns">
                <header class="site-header">
                
                  <h2 class="logo"><a href="//">Z80.ro</a></h2>
                
                  <div class="nav">
                    
                    <label for="menu-toggle" class="menu-icon">
                        
                        <svg viewBox="0 0 18 15">
                          <path fill="#424242" d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.031C17.335,0,18,0.665,18,1.484L18,1.484z"/>
                          <path fill="#424242" d="M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0c0-0.82,0.665-1.484,1.484-1.484 h15.031C17.335,6.031,18,6.696,18,7.516L18,7.516z"/>
                          <path fill="#424242" d="M18,13.516C18,14.335,17.335,15,16.516,15H1.484C0.665,15,0,14.335,0,13.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.031C17.335,12.031,18,12.696,18,13.516L18,13.516z"/>
                        </svg>
                    </label>
                    <input type="checkbox" id="menu-toggle">
                
                    <div class="site-nav">
                      <nav>
                        <ul class="page-link">
                          <li><a href="/">Home</a></li>
                          <li><a href="/archive">All posts</a></li>
                          <li><a href="/post">Categories</a></li>
                          <li><a href="/tags">Tags</a></li>
                          <li><a href="/about">About</a></li>
                        </ul>
                      </nav>
                    </div>
                
                  </div>
                </header>
        </div>

        <div class="nine columns" style="z-index:100;">
          <div class="wrapper">


<article class="post" itemscope itemtype="http://schema.org/BlogPosting">

  <header class="post_header">
    <h1 class="post_title" itemprop="name headline">Testing verilog tools</h1>
    <h2><time class="post_date">March 14, 2020 (Saturday)</time></h2>
  </header>

  
<aside>
    <header>
    <h4>Table of contents</h4>
    </header>
    <nav id="TableOfContents">
  <ul>
    <li>
      <ul>
        <li><a href="#iverilog-and-gtkwave">iVerilog and GTKWave</a></li>
        <li><a href="#real-hardware-test">Real hardware test</a></li>
        <li><a href="#step-1-synthesis">Step 1: Synthesis</a></li>
        <li><a href="#step-2-place-and-route">Step 2: Place and route</a></li>
        <li><a href="#step-3-pack">Step 3: Pack</a></li>
        <li><a href="#step-4-programming">Step 4: Programming</a></li>
        <li><a href="#using-ninja-build-system">Using ninja build system</a></li>
        <li><a href="#github-link">Github link</a></li>
      </ul>
    </li>
  </ul>
</nav>
</aside>




  <div class="article-content" itemprop="articleBody">
    <p>Following the articles from this point on <em>might</em> require some prior Verilog+FPGA knowledge.</p>
<p>My plan is to skip the boring part from every book/tutorial and jump into action head first. I preffer learning from increasingly difficult examples along the way than read about every boring detail, get tired and abandon hope altogether. For me this approach generates less questions and when they do arise they are usually important, leading to A-HA! moments.</p>
<hr>
<h3 id="iverilog-and-gtkwave">iVerilog and GTKWave</h3>
<p>For this I will need a simple verilog file.</p>
<div class="highlight"><pre class="chroma"><code class="language-v" data-lang="v"><span class="k">module</span> <span class="n">and_test</span> <span class="p">(</span> <span class="k">input</span> <span class="n">A</span><span class="p">,</span> <span class="k">input</span> <span class="n">B</span><span class="p">,</span> <span class="k">output</span> <span class="n">Result</span><span class="p">)</span>
    <span class="k">assign</span> <span class="n">Result</span> <span class="o">=</span> <span class="n">A</span> <span class="o">&amp;</span> <span class="n">B</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div><p>This module takes in two parameters A and B and outputs the result of AND-ing their values. I will save it as <strong>test.v</strong> and make sure it can be interpreted using iverilog:</p>
<pre><code>iverilog test.v

test.v:2: syntax error
I give up.
</code></pre><p>Wait a second, there is no error on line 2. This reminds me of the C compiler complaining about a missing semicolon on the previous line. Indeed, I forgot to end the module declaration on line 1 with ;</p>
<p>Let&rsquo;s fix this quickly</p>
<div class="highlight"><pre class="chroma"><code class="language-v" data-lang="v"><span class="k">module</span> <span class="n">and_test</span> <span class="p">(</span> <span class="k">input</span> <span class="n">A</span><span class="p">,</span> <span class="k">input</span> <span class="n">B</span><span class="p">,</span> <span class="k">output</span> <span class="n">Result</span><span class="p">);</span>
    <span class="k">assign</span> <span class="n">Result</span> <span class="o">=</span> <span class="n">A</span> <span class="o">&amp;</span> <span class="n">B</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div><p>No more errors! Phieeew&hellip; A file named a.out was generated in the current folder. It contains the result of the &ldquo;compilation&rdquo;.</p>
<p>To verify the functionality I need to simulate this module and for this I need a test bench.</p>
<p>A testbench is a top module which can generate various input values and compute the outputs. Here is one simple example which cycles through all the possible combinations of inputs:</p>
<div class="highlight"><pre class="chroma"><code class="language-v" data-lang="v"><span class="k">module</span> <span class="n">test</span><span class="p">();</span>

<span class="kt">reg</span> <span class="n">A</span><span class="p">;</span>  <span class="c1">// reg because I want to be able to give it a value
</span><span class="c1"></span><span class="kt">reg</span> <span class="n">B</span><span class="p">;</span>  <span class="c1">// same here
</span><span class="c1"></span><span class="kt">wire</span> <span class="n">R</span><span class="p">;</span>
    
    <span class="c1">// The following instantiates my module in this context
</span><span class="c1"></span>    <span class="c1">// and connects signals properly between modules
</span><span class="c1"></span>    <span class="c1">// I gave it a bogus name &#34;aaa&#34;
</span><span class="c1"></span>    <span class="n">and_test</span> <span class="n">aaa</span> <span class="p">(</span>
        <span class="p">.</span><span class="n">A</span>      <span class="p">(</span><span class="n">A</span><span class="p">),</span>
        <span class="p">.</span><span class="n">B</span>      <span class="p">(</span><span class="n">B</span><span class="p">),</span>
        <span class="p">.</span><span class="n">Result</span> <span class="p">(</span><span class="n">R</span><span class="p">)</span>
    <span class="p">);</span>

    <span class="k">initial</span>
        <span class="k">begin</span>
            <span class="n">$dumpfile</span><span class="p">(</span><span class="s">&#34;output.vcd&#34;</span><span class="p">);</span>    <span class="c1">// output a gtkwave compatible file
</span><span class="c1"></span>            <span class="n">$dumpvars</span><span class="p">(</span><span class="mh">0</span><span class="p">,</span> <span class="n">test</span><span class="p">);</span>         <span class="c1">// make sure all variables are dumped
</span><span class="c1"></span>
            <span class="n">A</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">B</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="p">#</span><span class="mh">5</span><span class="p">;</span>   <span class="c1">// 00 and wait 5ns
</span><span class="c1"></span>            <span class="n">A</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">B</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span> <span class="p">#</span><span class="mh">5</span><span class="p">;</span>   <span class="c1">// 01 and wait
</span><span class="c1"></span>            <span class="n">A</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span> <span class="n">B</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="p">#</span><span class="mh">5</span><span class="p">;</span>   <span class="c1">// 10 and wait
</span><span class="c1"></span>            <span class="n">A</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span> <span class="n">B</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span> <span class="p">#</span><span class="mh">5</span><span class="p">;</span>   <span class="c1">// 11 and wait
</span><span class="c1"></span>            <span class="nb">$finish</span><span class="p">;</span>            <span class="c1">// end simulation
</span><span class="c1"></span>        <span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div><p>Let&rsquo;s try to compile both files and load the simulation result into GtkWave. This time I will change the name of the output instead of using the default a.out.</p>
<p><strong>vvp</strong> will execute the simulation and will write <strong>output.vcd</strong> as mentioned in the testbench file. This is passed as parameter to GtkWave to allow waveform inspection.</p>
<pre><code>iverilog test.v tb.v -o results.info
vvp results.info
gtkwave output.vcd
</code></pre><p>GtkWave will open with an empty interface showing the test module on the left side. I moved all the signals in the time tracking part and this is the result I got:</p>
<p><img src="/img/01_gtkwave.png" alt="GtkWave showing an AND Verilog module simulation result"></p>
<p>It is exactly what I expected to see: During the full simulation duration of 20ns <em>Result</em> goes to 1 only when <em>A</em> and <em>B</em> are 1, the very definition of an AND function.</p>
<hr>
<h3 id="real-hardware-test">Real hardware test</h3>
<p>Now that simulation proved my design works I want to test it on real hardware.</p>
<p>I have an open source development board named <a href="https://github.com/icebreaker-fpga/icebreaker">IceBreaker</a>.</p>
<p><img src="https://github.com/icebreaker-fpga/icebreaker/raw/master/img/icebreaker-v1_0b-legend.jpg" alt="Icebreaker board">
Just by looking at the schematic I can identify a target for my module. I can use two buttons as inputs and one LED as output.</p>
<p>According to the diagram on the breakable part on the right side there are 3 buttons and 5 LEDs. On the main board there are 2 user-controllable LEDs and 1 usable button. I will create a text file with the FPGA pin mapping:</p>
<pre><code>set_io LED_USR_RED 11
set_io LED_USR_GRN 37
set_io LED_RED     26
set_io LED_GREEN2  27
set_io LED_GREEN3  25
set_io LED_GREEN4  23
set_io LED_GREEN5  21

set_io BTN_USR     10
set_io BTN_1       20
set_io BTN_2       19
set_io BTN_3       18
</code></pre><p>I will save these mappings into a file named <strong>icebreaker.pcf</strong> because this happens to be the exact format expected by a place and route tool later on in the workflow.</p>
<p>I will use Button 1 and 3 (pins 18 and 20) and LED green 2 (pin 27). This is the modified module saved as <strong>test.v</strong>:</p>
<div class="highlight"><pre class="chroma"><code class="language-v" data-lang="v"><span class="k">module</span> <span class="n">top</span> <span class="p">(</span>
        <span class="k">input</span> <span class="n">BTN_1</span><span class="p">,</span>
        <span class="k">input</span> <span class="n">BTN_3</span><span class="p">,</span>
        <span class="k">output</span> <span class="n">LED_GREEN2</span> <span class="p">);</span>

        <span class="k">assign</span> <span class="n">LED_GREEN2</span> <span class="o">=</span> <span class="n">BTN_1</span> <span class="o">&amp;</span> <span class="n">BTN_3</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div><hr>
<h3 id="step-1-synthesis">Step 1: Synthesis</h3>
<p>First step is to synthesize logic elements using the verilog model. The tool for this is <strong>yosys</strong>, official documentation can be found here: <a href="http://www.clifford.at/yosys/documentation.html">http://www.clifford.at/yosys/documentation.html</a>. It can be used as an interactive tool by using its command prompt to issue commands but can also be used as an automatic generator.</p>
<h4 id="interactive-mode">Interactive mode</h4>
<p>Test the interactive mode by starting yosys and issuing the following commands:</p>
<pre><code>read_verilog test.v
hierarchy -top top
proc
opt
show
</code></pre><p>This is the abstract representation of my design, an AND gate:</p>
<p><img src="/img/00_yosys_show.svg" alt="yosys show command"></p>
<p>FPGAs don&rsquo;t really have logic gates but they simulate them by using lookup-tables. Easiest way to test this is to actually synthesize for a physical device and look again at the generated logic. Here are two commands which do this for the icebreaker chip:</p>
<pre><code>synth_ice40
opt
show
</code></pre><p><img src="/img/00_yosys_synth_show.svg" alt="yosys show command">.</p>
<p>It synthesized a 4-input lookuptable with 2 hardcoded values and 2 variables (my buttons).</p>
<blockquote>
<p>To verify functionality even more I quickly added a third button as input and modified the logic to take that into account making a three-input AND gate. This was the result:
<img src="/img/00_yosys_synth_show_3btn.svg" alt="yosys show command"></p>
<p>To generate a diagram in SVG format you can use this command:</p>
<pre><code>show -format svg -prefix test
</code></pre></blockquote>
<p>The final stage is writing the result (netlist) in json format and exiting:</p>
<pre><code>write_json test.json
exit
</code></pre><h4 id="non-interactive-mode">Non-interactive mode</h4>
<p>Command to do this step will execute synth_ice40 step for the chip that&rsquo;s on the Icebreaker board and will generate a json file with the result of synthesis.</p>
<pre><code>yosys -ql yosys-output.log -p 'synth_ice40 -top top -json test.json' test.v
</code></pre><p>Results of the synthesis will be available in a file named &ldquo;yosys-output.log&rdquo; in the current folder.</p>
<hr>
<h3 id="step-2-place-and-route">Step 2: Place and route</h3>
<p>For the chip I am using there are two options:</p>
<ul>
<li>Arachne PNR - No longer maintained, supports routing only for the chip family I am using</li>
<li>NextPNR - The option going forward, better design and FPGA support.</li>
</ul>
<p>The command to generate an ASCII representation of the result of P&amp;R process is:</p>
<pre><code>nextpnr-ice40 --pcf-allow-unconstrained --up5k --package sg48 --json test.json --pcf icebreaker.pcf --asc test.asc
</code></pre><p>This will route the design, allocate lookup tables and connect them to the outside pins of the chip according to the icebreaker.pcf pin mapping I created earlier.
The tool also has a QT-based gui really fun to play with which is accessible by adding &ldquo;&ndash;gui&rdquo; parameter at the end of the command above:</p>
<pre><code>nextpnr-ice40 --pcf-allow-unconstrained --up5k --package sg48 --json test.json --pcf icebreaker.pcf --asc test.asc --gui
</code></pre><p>It will display a physical representation of the logic elements along with their configuration and interconnections. You can manually go through all the steps like pack, assign budget, place, route.</p>
<p>This is how it looks like for my simple AND example:</p>
<p><img src="/img/00_nextpnr_result.png" alt="NextPNR result for the AND example"></p>
<p>It can zoom in/out, display details about the lookup tables, pretty cool!</p>
<p><img src="/img/00_nextpnr_zoom.png" alt="NextPNR zoom in"></p>
<hr>
<h3 id="step-3-pack">Step 3: Pack</h3>
<p>FPGAs won&rsquo;t understand this ASCII format of describing what cells are supposed to be configured as. No worries though, here comes <strong>icepack</strong> tool to the rescue. It reads the .asc file and convert it to a binary format specific to the chip I am using on the icebreaker board: ICE40 UltraPlus 5K. Usage couldn&rsquo;t be simpler:</p>
<pre><code>icepack test.asc test.bin
</code></pre><hr>
<h3 id="step-4-programming">Step 4: Programming</h3>
<p>Last step is to program the binary bitstream into the flash chip so the FPGA can read it and reconfigure itself every time power is applied. For this there is another tool named <strong>iceprog</strong>:</p>
<pre><code>iceprog test.bin
</code></pre><p>Here is the result:</p>
<p><img src="/img/00_icebreaker_before.jpg" alt="Icebreaker AND test"> <img src="/img/00_icebreaker_after.jpg" alt="Icebreaker AND test"></p>
<p><img src="/img/00_icebreaker_led_lit.jpg" alt="Icebreaker AND test"></p>
<p>SUCCESS!</p>
<hr>
<h3 id="using-ninja-build-system">Using ninja build system</h3>
<p>I like to use ninja build system instead of plain-old make. I happen to dig it&rsquo;s simplicity and clarity so I created a <strong>build.ninja</strong> file to execute all these steps I talked about in this article.</p>
<pre><code>rule synthesize
  command = yosys -ql yosys-output.log -p 'synth_ice40 -top top -json $out' $in

rule placeroute
  command = nextpnr-ice40 --pcf-allow-unconstrained --up5k --package sg48 --json $in --pcf icebreaker.pcf --asc $out

rule pack
  command = icepack $in $out

rule program
  command = iceprog $in

#--------------------------------------------------

build test.json: synthesize test.v

build test.asc: placeroute test.json

build test.bin: pack test.asc

build prog: program test.bin
</code></pre><p>Building could not be simpler, just issue &ldquo;ninja&rdquo; command in the project folder.</p>
<p>Cleaning up can also be done using &ldquo;ninja -t clean&rdquo;</p>
<p>It is also able to generate graphs of its workflow using a command like this one:</p>
<pre><code>ninja -t graph | dot -Tsvg -otest_ninja_graph.svg
</code></pre><p><img src="/img/00_ninja_graph.svg" alt="Ninja graph result"></p>
<hr>
<h3 id="github-link">Github link</h3>
<p>All the sources are available on Github at the address:</p>
<p><a href="https://github.com/z80-ro/verilog-tests/tree/master/00_test_the_tools">https://github.com/z80-ro/verilog-tests/tree/master/00_test_the_tools</a></p>

  </div>

  <footer class="article-footer">
  <br />
  <section class="author">
  <div class="authorimage box" style="background: url(/img/io.jpg)"></div>
  <div class="authorinfo box">
    <p class="bio">
    Playing around with electronics in my spare time.<br/>
    Opinions are my own and not the views of my employer.<br/>
    Use this website AT YOUR OWN DISCRETION AND RISK, you will be solely responsible for any harm, loss or damage that you suffer as a result.<br/>
    </p>
  </div>
</section>

  </footer>

  
  
  <div id="disqus_thread"></div>
  <script type="text/javascript">
    var disqus_shortname  = 'z80-ro';
    var disqus_identifier = 'f9d7ef0f3c34cda07fbbd9b676a13d03';
    (function() {
      var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
      dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
      (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
    })();
  </script>


  

</article>
          </div>
        </div>
      </div>
        <footer class="site-footer">
          <div class="container">
            <div class="footer cntr column ">
              <section class="small-font">
              
              <a href="https://github.com/z80-ro"><span class="icon icon--github">
<svg width="24" height="24" viewBox="0 0 1024 1024" fill="none" xmlns="http://www.w3.org/2000/svg">
<path fill-rule="evenodd" clip-rule="evenodd" d="M8 0C3.58 0 0 3.58 0 8C0 11.54 2.29 14.53 5.47 15.59C5.87 15.66 6.02 15.42 6.02 15.21C6.02 15.02 6.01 14.39 6.01 13.72C4 14.09 3.48 13.23 3.32 12.78C3.23 12.55 2.84 11.84 2.5 11.65C2.22 11.5 1.82 11.13 2.49 11.12C3.12 11.11 3.57 11.7 3.72 11.94C4.44 13.15 5.59 12.81 6.05 12.6C6.12 12.08 6.33 11.73 6.56 11.53C4.78 11.33 2.92 10.64 2.92 7.58C2.92 6.71 3.23 5.99 3.74 5.43C3.66 5.23 3.38 4.41 3.82 3.31C3.82 3.31 4.49 3.1 6.02 4.13C6.66 3.95 7.34 3.86 8.02 3.86C8.7 3.86 9.38 3.95 10.02 4.13C11.55 3.09 12.22 3.31 12.22 3.31C12.66 4.41 12.38 5.23 12.3 5.43C12.81 5.99 13.12 6.7 13.12 7.58C13.12 10.65 11.25 11.33 9.47 11.53C9.76 11.78 10.01 12.26 10.01 13.01C10.01 14.08 10 14.94 10 15.21C10 15.42 10.15 15.67 10.55 15.59C13.71 14.53 16 11.53 16 8C16 3.58 12.42 0 8 0Z" transform="scale(64)" fill="#5B5F63"/>
</svg>
</span></a>

              
              
              <a href="https://twitter.com/Z80Ro"><span class="icon icon--twitter">
<svg width="24px" height="24px" id="Logo_FIXED" data-name="Logo â€” FIXED" xmlns="http://www.w3.org/2000/svg" viewBox="80 80 250 250"><defs><style>.cls-1{fill:none;}.cls-2{fill:#1da1f2;}</style></defs><title>Twitter_Logo_Blue</title><rect class="cls-1" width="400" height="400"/><path class="cls-2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span></a>

              
              
              
              <a href="https://youtube.com/channel/UCp80hNaSqPz_hkw4wnYRV_w"><span class="icon icon--github">
<svg version="1.1" width="24px" height="24px" id="Layer_1" xmlns="http://www.w3.org/2000/svg" x="0" y="0" viewBox="0 0 125 80" xml:space="preserve"><style>.st2{fill:#282828}</style><path d="M118.9 13.3c-1.4-5.2-5.5-9.3-10.7-10.7C98.7 0 60.7 0 60.7 0s-38 0-47.5 2.5C8.1 3.9 3.9 8.1 2.5 13.3 0 22.8 0 42.5 0 42.5s0 19.8 2.5 29.2C3.9 76.9 8 81 13.2 82.4 22.8 85 60.7 85 60.7 85s38 0 47.5-2.5c5.2-1.4 9.3-5.5 10.7-10.7 2.5-9.5 2.5-29.2 2.5-29.2s.1-19.8-2.5-29.3z" fill="red"/><path fill="#fff" d="M48.6 60.7l31.6-18.2-31.6-18.2z"/><g><path class="st2" d="M176.3 77.4c-2.4-1.6-4.1-4.1-5.1-7.6-1-3.4-1.5-8-1.5-13.6v-7.7c0-5.7.6-10.3 1.7-13.8 1.2-3.5 3-6 5.4-7.6 2.5-1.6 5.7-2.4 9.7-2.4 3.9 0 7.1.8 9.5 2.4 2.4 1.6 4.1 4.2 5.2 7.6 1.1 3.4 1.7 8 1.7 13.8v7.7c0 5.7-.5 10.2-1.6 13.7-1.1 3.4-2.8 6-5.2 7.6-2.4 1.6-5.7 2.4-9.8 2.4-4.2-.1-7.6-.9-10-2.5zm13.5-8.4c.7-1.7 1-4.6 1-8.5V43.9c0-3.8-.3-6.6-1-8.4-.7-1.8-1.8-2.6-3.5-2.6-1.6 0-2.8.9-3.4 2.6-.7 1.8-1 4.6-1 8.4v16.6c0 3.9.3 6.8 1 8.5.6 1.7 1.8 2.6 3.5 2.6 1.6 0 2.7-.8 3.4-2.6zM360.9 56.3V59c0 3.4.1 6 .3 7.7.2 1.7.6 3 1.3 3.7.6.8 1.6 1.2 3 1.2 1.8 0 3-.7 3.7-2.1.7-1.4 1-3.7 1.1-7l10.3.6c.1.5.1 1.1.1 1.9 0 4.9-1.3 8.6-4 11s-6.5 3.6-11.4 3.6c-5.9 0-10-1.9-12.4-5.6-2.4-3.7-3.6-9.4-3.6-17.2v-9.3c0-8 1.2-13.8 3.7-17.5 2.5-3.7 6.7-5.5 12.6-5.5 4.1 0 7.3.8 9.5 2.3 2.2 1.5 3.7 3.9 4.6 7 .9 3.2 1.3 7.6 1.3 13.2v9.1h-20.1zm1.5-22.4c-.6.8-1 2-1.2 3.7-.2 1.7-.3 4.3-.3 7.8v3.8h8.8v-3.8c0-3.4-.1-6-.3-7.8-.2-1.8-.7-3-1.3-3.7-.6-.7-1.6-1.1-2.8-1.1-1.4-.1-2.3.3-2.9 1.1zM147.1 55.3L133.5 6h11.9l4.8 22.3c1.2 5.5 2.1 10.2 2.7 14.1h.3c.4-2.8 1.3-7.4 2.7-14l5-22.4h11.9L159 55.3v23.6h-11.8V55.3zM241.6 25.7V79h-9.4l-1-6.5h-.3c-2.5 4.9-6.4 7.4-11.5 7.4-3.5 0-6.1-1.2-7.8-3.5-1.7-2.3-2.5-5.9-2.5-10.9V25.7h12v39.1c0 2.4.3 4.1.8 5.1s1.4 1.5 2.6 1.5c1 0 2-.3 3-1 1-.6 1.7-1.4 2.1-2.4V25.7h12zM303.1 25.7V79h-9.4l-1-6.5h-.3c-2.5 4.9-6.4 7.4-11.5 7.4-3.5 0-6.1-1.2-7.8-3.5-1.7-2.3-2.5-5.9-2.5-10.9V25.7h12v39.1c0 2.4.3 4.1.8 5.1s1.4 1.5 2.6 1.5c1 0 2-.3 3-1 1-.6 1.7-1.4 2.1-2.4V25.7h12z"/><path class="st2" d="M274.2 15.7h-11.9v63.2h-11.7V15.7h-11.9V6h35.5v9.7zM342.8 34.2c-.7-3.4-1.9-5.8-3.5-7.3s-3.9-2.3-6.7-2.3c-2.2 0-4.3.6-6.2 1.9-1.9 1.2-3.4 2.9-4.4 4.9h-.1V3.3h-11.6v75.6h9.9l1.2-5h.3c.9 1.8 2.3 3.2 4.2 4.3 1.9 1 3.9 1.6 6.2 1.6 4.1 0 7-1.9 8.9-5.6 1.9-3.7 2.9-9.6 2.9-17.5v-8.4c-.1-6.1-.4-10.8-1.1-14.1zm-11 21.7c0 3.9-.2 6.9-.5 9.1-.3 2.2-.9 3.8-1.6 4.7-.8.9-1.8 1.4-3 1.4-1 0-1.9-.2-2.7-.7-.8-.5-1.5-1.2-2-2.1V38.1c.4-1.4 1.1-2.6 2.1-3.6 1-.9 2.1-1.4 3.2-1.4 1.2 0 2.2.5 2.8 1.4.7 1 1.1 2.6 1.4 4.8.3 2.3.4 5.5.4 9.6v7z"/></g></svg>
</span></a>

              
              
              <a href="/sitemap.xml"><span class="icon icon--github">
<svg xmlns="http://www.w3.org/2000/svg" version="1.1" width="24px" height="24px" id="RSSicon" viewBox="0 0 256 256">
<defs>
<linearGradient x1="0.085" y1="0.085" x2="0.915" y2="0.915" id="RSSg">
<stop  offset="0.0" stop-color="#E3702D"/><stop  offset="0.1071" stop-color="#EA7D31"/>
<stop  offset="0.3503" stop-color="#F69537"/><stop  offset="0.5" stop-color="#FB9E3A"/>
<stop  offset="0.7016" stop-color="#EA7C31"/><stop  offset="0.8866" stop-color="#DE642B"/>
<stop  offset="1.0" stop-color="#D95B29"/>
</linearGradient>
</defs>
<rect width="256" height="256" rx="55" ry="55" x="0"  y="0"  fill="#CC5D15"/>
<rect width="246" height="246" rx="50" ry="50" x="5"  y="5"  fill="#F49C52"/>
<rect width="236" height="236" rx="47" ry="47" x="10" y="10" fill="url(#RSSg)"/>
<circle cx="68" cy="189" r="24" fill="#FFF"/>
<path d="M160 213h-34a82 82 0 0 0 -82 -82v-34a116 116 0 0 1 116 116z" fill="#FFF"/>
<path d="M184 213A140 140 0 0 0 44 73 V 38a175 175 0 0 1 175 175z" fill="#FFF"/>
</svg>
</span></a>

              </section>
            </div>
          </div>
        </footer>
    </div>
  </body>
</html>




