Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Jan 17 22:39:34 2026
| Host         : Const running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file water_led_timing_summary_routed.rpt -pb water_led_timing_summary_routed.pb -rpx water_led_timing_summary_routed.rpx -warn_on_violation
| Design       : water_led
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   59          inf        0.000                      0                   59           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.353ns  (logic 3.645ns (68.083%)  route 1.709ns (31.917%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE                         0.000     0.000 r  led_reg_reg[0]/C
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  led_reg_reg[0]/Q
                         net (fo=3, routed)           1.709     2.088    led_OBUF[0]
    J16                  OBUF (Prop_obuf_I_O)         3.266     5.353 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.353    led[0]
    J16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.348ns  (logic 3.743ns (69.988%)  route 1.605ns (30.012%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE                         0.000     0.000 r  led_reg_reg[1]/C
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.348     0.348 r  led_reg_reg[1]/Q
                         net (fo=3, routed)           1.605     1.953    led_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.395     5.348 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.348    led[1]
    H17                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.234ns  (logic 3.630ns (69.349%)  route 1.604ns (30.651%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  led_reg_reg[2]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.379     0.379 r  led_reg_reg[2]/Q
                         net (fo=3, routed)           1.604     1.983    led_OBUF[2]
    H16                  OBUF (Prop_obuf_I_O)         3.251     5.234 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.234    led[2]
    H16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.953ns  (logic 1.509ns (38.166%)  route 2.444ns (61.834%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.955     2.359    rst_n_IBUF
    SLICE_X113Y105       LUT1 (Prop_lut1_I0_O)        0.105     2.464 f  cnt[24]_i_2/O
                         net (fo=28, routed)          1.490     3.953    cnt[24]_i_2_n_0
    SLICE_X109Y110       FDCE                                         f  cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.953ns  (logic 1.509ns (38.166%)  route 2.444ns (61.834%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.955     2.359    rst_n_IBUF
    SLICE_X113Y105       LUT1 (Prop_lut1_I0_O)        0.105     2.464 f  cnt[24]_i_2/O
                         net (fo=28, routed)          1.490     3.953    cnt[24]_i_2_n_0
    SLICE_X109Y110       FDCE                                         f  cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.953ns  (logic 1.509ns (38.166%)  route 2.444ns (61.834%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.955     2.359    rst_n_IBUF
    SLICE_X113Y105       LUT1 (Prop_lut1_I0_O)        0.105     2.464 f  cnt[24]_i_2/O
                         net (fo=28, routed)          1.490     3.953    cnt[24]_i_2_n_0
    SLICE_X109Y110       FDCE                                         f  cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.713ns  (logic 1.509ns (40.636%)  route 2.204ns (59.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.955     2.359    rst_n_IBUF
    SLICE_X113Y105       LUT1 (Prop_lut1_I0_O)        0.105     2.464 f  cnt[24]_i_2/O
                         net (fo=28, routed)          1.249     3.713    cnt[24]_i_2_n_0
    SLICE_X111Y111       FDCE                                         f  cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[19]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.713ns  (logic 1.509ns (40.636%)  route 2.204ns (59.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.955     2.359    rst_n_IBUF
    SLICE_X113Y105       LUT1 (Prop_lut1_I0_O)        0.105     2.464 f  cnt[24]_i_2/O
                         net (fo=28, routed)          1.249     3.713    cnt[24]_i_2_n_0
    SLICE_X111Y111       FDCE                                         f  cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.713ns  (logic 1.509ns (40.636%)  route 2.204ns (59.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.955     2.359    rst_n_IBUF
    SLICE_X113Y105       LUT1 (Prop_lut1_I0_O)        0.105     2.464 f  cnt[24]_i_2/O
                         net (fo=28, routed)          1.249     3.713    cnt[24]_i_2_n_0
    SLICE_X111Y111       FDCE                                         f  cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            cnt_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.684ns  (logic 1.509ns (40.956%)  route 2.175ns (59.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.955     2.359    rst_n_IBUF
    SLICE_X113Y105       LUT1 (Prop_lut1_I0_O)        0.105     2.464 f  cnt[24]_i_2/O
                         net (fo=28, routed)          1.220     3.684    cnt[24]_i_2_n_0
    SLICE_X111Y112       FDCE                                         f  cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.227ns (73.955%)  route 0.080ns (26.045%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE                         0.000     0.000 r  led_reg_reg[1]/C
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  led_reg_reg[1]/Q
                         net (fo=3, routed)           0.080     0.208    led_OBUF[1]
    SLICE_X113Y112       LUT3 (Prop_lut3_I0_O)        0.099     0.307 r  led_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.307    led_reg[2]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  led_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.183ns (51.964%)  route 0.169ns (48.036%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE                         0.000     0.000 r  led_reg_reg[0]/C
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  led_reg_reg[0]/Q
                         net (fo=3, routed)           0.169     0.310    led_OBUF[0]
    SLICE_X113Y112       LUT3 (Prop_lut3_I0_O)        0.042     0.352 r  led_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.352    led_reg[1]_i_1_n_0
    SLICE_X113Y112       FDPE                                         r  led_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.377%)  route 0.169ns (47.623%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y108       FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X111Y108       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.169     0.310    cnt[0]
    SLICE_X111Y108       LUT5 (Prop_lut5_I0_O)        0.045     0.355 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.355    p_0_in[0]
    SLICE_X111Y108       FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.369%)  route 0.169ns (47.631%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDPE                         0.000     0.000 r  led_reg_reg[0]/C
    SLICE_X113Y112       FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  led_reg_reg[0]/Q
                         net (fo=3, routed)           0.169     0.310    led_OBUF[0]
    SLICE_X113Y112       LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  led_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.355    led_reg[0]_i_1_n_0
    SLICE_X113Y112       FDPE                                         r  led_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.318%)  route 0.191ns (50.682%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDCE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X111Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[24]/Q
                         net (fo=27, routed)          0.191     0.332    cnt[24]
    SLICE_X111Y112       LUT5 (Prop_lut5_I4_O)        0.045     0.377 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     0.377    p_0_in[24]
    SLICE_X111Y112       FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.188%)  route 0.192ns (50.812%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDCE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X111Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[24]/Q
                         net (fo=27, routed)          0.192     0.333    cnt[24]
    SLICE_X111Y112       LUT5 (Prop_lut5_I4_O)        0.045     0.378 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     0.378    p_0_in[23]
    SLICE_X111Y112       FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.678%)  route 0.221ns (54.322%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDCE                         0.000     0.000 r  cnt_reg[23]/C
    SLICE_X111Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[23]/Q
                         net (fo=27, routed)          0.221     0.362    cnt[23]
    SLICE_X111Y110       LUT5 (Prop_lut5_I3_O)        0.045     0.407 r  cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.407    p_0_in[11]
    SLICE_X111Y110       FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.749%)  route 0.260ns (58.251%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDCE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X111Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[24]/Q
                         net (fo=27, routed)          0.260     0.401    cnt[24]
    SLICE_X111Y109       LUT5 (Prop_lut5_I4_O)        0.045     0.446 r  cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.446    p_0_in[8]
    SLICE_X111Y109       FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.186ns (41.521%)  route 0.262ns (58.479%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDCE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X111Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[24]/Q
                         net (fo=27, routed)          0.262     0.403    cnt[24]
    SLICE_X111Y111       LUT5 (Prop_lut5_I4_O)        0.045     0.448 r  cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     0.448    p_0_in[20]
    SLICE_X111Y111       FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.254ns (52.661%)  route 0.228ns (47.339%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y111       FDCE                         0.000     0.000 r  cnt_reg[17]/C
    SLICE_X112Y111       FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[17]/Q
                         net (fo=4, routed)           0.132     0.296    cnt[17]
    SLICE_X112Y110       LUT5 (Prop_lut5_I3_O)        0.045     0.341 f  cnt[24]_i_4/O
                         net (fo=25, routed)          0.097     0.437    cnt[24]_i_4_n_0
    SLICE_X112Y110       LUT5 (Prop_lut5_I1_O)        0.045     0.482 r  cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.482    p_0_in[15]
    SLICE_X112Y110       FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------





