ram[0]  = 16'b0100100000000001; // JSR 1
ram[1]  = 16'h03F0;
ram[2]  = 16'b0010110111111110; // LD R6 -2
ram[3]  = 16'b0001101101100001; // ADD R5 R5 1
ram[4]  = 16'b0111101110000001; // STR R5 R6 1
ram[5]  = 16'b0110101110000001; // LDR R5 R6 1
ram[6]  = 16'b0000001111111110; // BR 001 -2
ram[7]  = 16'b0110000110000000; // LDR R0 R6 0
ram[8]  = 16'b0111000110000010; // STR R0 R6 2
ram[9]  = 16'b0001101101100001; // ADD R5 R5 1
ram[10] = 16'b0111101110000011; // STR R5 R6 3
ram[11] = 16'b0110101110000011; // LDR R5 R6 3
ram[12] = 16'b0000001111111110; // BR 001 -2
ram[13] = 16'b0100111111110010; // JSR -14