{"vcs1":{"timestamp_begin":1711618952.612832983, "rt":1.30, "ut":0.26, "st":0.16}}
{"vcselab":{"timestamp_begin":1711618953.983501050, "rt":0.88, "ut":0.30, "st":0.11}}
{"link":{"timestamp_begin":1711618954.933343114, "rt":0.39, "ut":0.13, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711618952.053692799}
{"VCS_COMP_START_TIME": 1711618952.053692799}
{"VCS_COMP_END_TIME": 1711618956.601765979}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329656}}
{"stitch_vcselab": {"peak_mem": 215176}}
