Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system.qsys --synthesis=VHDL --output-directory=/home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/soc_system.qsys
Progress: Reading input file
Progress: Adding buttons_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module buttons_0
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding hex_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_0
Progress: Adding hex_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_1
Progress: Adding hex_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_2
Progress: Adding hex_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_3
Progress: Adding hex_4 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_4
Progress: Adding hex_5 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex_5
Progress: Adding hps_0 [altera_hps 20.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module leds_0
Progress: Adding leds_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module leds_1
Progress: Adding mailbox_0 [altera_avalon_mailbox_simple 20.1]
Progress: Parameterizing module mailbox_0
Progress: Adding mutex_0 [altera_avalon_mutex 20.1]
Progress: Parameterizing module mutex_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding nios2_gen2_1 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_1
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram_controller_0
Progress: Adding switches_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module switches_0
Progress: Adding sysid [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.buttons_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: soc_system.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: soc_system.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.switches_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_004.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_004.sink2
Info: Inserting clock-crossing logic between cmd_demux_003.src1 and cmd_mux_004.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_004.src2 and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src3 and rsp_mux_003.sink1
Info: buttons_0: Starting RTL generation for module 'soc_system_buttons_0'
Info: buttons_0:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons_0 --dir=/tmp/alt9473_1474564626780318339.dir/0002_buttons_0_gen/ --quartus_dir=/home/nikola/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9473_1474564626780318339.dir/0002_buttons_0_gen//soc_system_buttons_0_component_configuration.pl  --do_build_sim=0  ]
Info: buttons_0: Done RTL generation for module 'soc_system_buttons_0'
Info: buttons_0: "soc_system" instantiated altera_avalon_pio "buttons_0"
Info: hex_0: Starting RTL generation for module 'soc_system_hex_0'
Info: hex_0:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_hex_0 --dir=/tmp/alt9473_1474564626780318339.dir/0003_hex_0_gen/ --quartus_dir=/home/nikola/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9473_1474564626780318339.dir/0003_hex_0_gen//soc_system_hex_0_component_configuration.pl  --do_build_sim=0  ]
Info: hex_0: Done RTL generation for module 'soc_system_hex_0'
Info: hex_0: "soc_system" instantiated altera_avalon_pio "hex_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=/tmp/alt9473_1474564626780318339.dir/0004_jtag_uart_0_gen/ --quartus_dir=/home/nikola/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9473_1474564626780318339.dir/0004_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds_0: Starting RTL generation for module 'soc_system_leds_0'
Info: leds_0:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_leds_0 --dir=/tmp/alt9473_1474564626780318339.dir/0005_leds_0_gen/ --quartus_dir=/home/nikola/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9473_1474564626780318339.dir/0005_leds_0_gen//soc_system_leds_0_component_configuration.pl  --do_build_sim=0  ]
Info: leds_0: Done RTL generation for module 'soc_system_leds_0'
Info: leds_0: "soc_system" instantiated altera_avalon_pio "leds_0"
Info: mailbox_0: "soc_system" instantiated altera_avalon_mailbox_simple "mailbox_0"
Info: mutex_0: Starting RTL generation for module 'soc_system_mutex_0'
Info: mutex_0:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=soc_system_mutex_0 --dir=/tmp/alt9473_1474564626780318339.dir/0007_mutex_0_gen/ --quartus_dir=/home/nikola/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9473_1474564626780318339.dir/0007_mutex_0_gen//soc_system_mutex_0_component_configuration.pl  --do_build_sim=0  ]
Info: mutex_0: Done RTL generation for module 'soc_system_mutex_0'
Info: mutex_0: "soc_system" instantiated altera_avalon_mutex "mutex_0"
Info: nios2_gen2_0: "soc_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: nios2_gen2_1: "soc_system" instantiated altera_nios2_gen2 "nios2_gen2_1"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: sdram_controller_0: Starting RTL generation for module 'soc_system_sdram_controller_0'
Info: sdram_controller_0:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram_controller_0 --dir=/tmp/alt9473_1474564626780318339.dir/0009_sdram_controller_0_gen/ --quartus_dir=/home/nikola/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9473_1474564626780318339.dir/0009_sdram_controller_0_gen//soc_system_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller_0: Done RTL generation for module 'soc_system_sdram_controller_0'
Info: sdram_controller_0: "soc_system" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info: switches_0: Starting RTL generation for module 'soc_system_switches_0'
Info: switches_0:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_switches_0 --dir=/tmp/alt9473_1474564626780318339.dir/0010_switches_0_gen/ --quartus_dir=/home/nikola/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9473_1474564626780318339.dir/0010_switches_0_gen//soc_system_switches_0_component_configuration.pl  --do_build_sim=0  ]
Info: switches_0: Done RTL generation for module 'soc_system_switches_0'
Info: switches_0: "soc_system" instantiated altera_avalon_pio "switches_0"
Info: sysid: "soc_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer_0: Starting RTL generation for module 'soc_system_timer_0'
Info: timer_0:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_system_timer_0 --dir=/tmp/alt9473_1474564626780318339.dir/0012_timer_0_gen/ --quartus_dir=/home/nikola/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt9473_1474564626780318339.dir/0012_timer_0_gen//soc_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'soc_system_timer_0'
Info: timer_0: "soc_system" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=soc_system_nios2_gen2_0_cpu --dir=/tmp/alt9473_1474564626780318339.dir/0017_cpu_gen/ --quartus_bindir=/home/nikola/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt9473_1474564626780318339.dir/0017_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.04.26 15:02:40 (*) Starting Nios II generation
Info: cpu: # 2023.04.26 15:02:40 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.04.26 15:02:40 (*)   Creating all objects for CPU
Info: cpu: # 2023.04.26 15:02:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.04.26 15:02:41 (*)   Creating plain-text RTL
Info: cpu: # 2023.04.26 15:02:41 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'soc_system_nios2_gen2_1_cpu'
Info: cpu:   Generation command is [exec /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/nikola/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/nikola/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/nikola/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=soc_system_nios2_gen2_1_cpu --dir=/tmp/alt9473_1474564626780318339.dir/0018_cpu_gen/ --quartus_bindir=/home/nikola/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt9473_1474564626780318339.dir/0018_cpu_gen//soc_system_nios2_gen2_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.04.26 15:02:41 (*) Starting Nios II generation
Info: cpu: # 2023.04.26 15:02:41 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.04.26 15:02:41 (*)   Creating all objects for CPU
Info: cpu: # 2023.04.26 15:02:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.04.26 15:02:41 (*)   Creating plain-text RTL
Info: cpu: # 2023.04.26 15:02:42 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_nios2_gen2_1_cpu'
Info: cpu: "nios2_gen2_1" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_0_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/nikola/PNRS/pnrs-2023/de1-soc-demo/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 66 modules, 148 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
