int F_1 ( T_1 V_1 , T_1 V_2 , int V_3 )\r\n{\r\nstatic T_2 V_4 = F_2 ( 0 ) ;\r\nF_3 ( ! ( V_1 & V_5 ) ) ;\r\nif ( ( V_6 & ( V_7 | V_5 ) ) ==\r\n( V_7 | V_5 ) ) {\r\nF_4 ( & V_4 , 0 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_6 & V_8 ) {\r\nif ( V_9 < 2 || V_10 ( ) % V_9 > 0 )\r\nreturn 0 ;\r\n}\r\nif ( V_6 & V_11 ) {\r\nif ( F_5 ( & V_4 ) <= V_9 )\r\nreturn 0 ;\r\n}\r\nif ( V_3 == V_12 ) {\r\nif ( V_9 != - 1 && V_9 != V_2 )\r\nreturn 0 ;\r\n}\r\nif ( V_6 & V_13 &&\r\n( ! ( V_6 & V_5 ) || V_9 <= 1 ) ) {\r\nint V_14 = F_5 ( & V_4 ) ;\r\nif ( V_14 >= V_9 ) {\r\nF_6 ( V_15 , & V_6 ) ;\r\nF_4 ( & V_4 , 0 ) ;\r\nif ( V_14 > V_9 )\r\nreturn 0 ;\r\n}\r\n}\r\nif ( ( V_3 == V_16 ) && ( V_2 & V_5 ) )\r\nF_6 ( V_15 , & V_6 ) ;\r\nif ( F_7 ( V_17 , & V_6 ) ) {\r\nif ( V_6 & V_5 )\r\nreturn 0 ;\r\n}\r\nswitch ( V_3 ) {\r\ncase V_18 :\r\ncase V_12 :\r\nbreak;\r\ncase V_16 :\r\nV_6 |= V_2 & ~ ( V_7 | V_5 ) ;\r\nbreak;\r\ncase V_19 :\r\nV_6 = V_2 ;\r\nF_4 ( & V_4 , 0 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( 0 , L_1 , V_3 ) ;\r\nbreak;\r\n}\r\nreturn 1 ;\r\n}\r\nint F_9 ( T_1 V_1 , T_1 V_2 , int V_20 , int V_3 )\r\n{\r\nint V_21 ;\r\nV_21 = F_1 ( V_1 , V_2 , V_3 ) ;\r\nif ( V_21 && F_10 ( V_20 > 0 ) ) {\r\nF_11 ( L_2 ,\r\nV_1 , V_20 ) ;\r\nF_12 ( V_22 ) ;\r\nF_13 ( F_14 ( V_20 ) / 1000 ) ;\r\nF_11 ( L_3 , V_1 ) ;\r\n}\r\nreturn V_21 ;\r\n}
