# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../multi_f2s_fifo.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../../tb_multi_f2s_fifo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
