INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SEDR/ARM7-DesignKit/EXAMPLE_SoC/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SEDR/ARM7-DesignKit/EXAMPLE_SoC/ARMSOC_1/Xilinx/ARMSOC_1.srcs/sources_1/ip/ClockDiv_2/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SEDR/ARM7-DesignKit/EXAMPLE_SoC/ARMSOC_1/AHBLITE_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AHBLITE_SYS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SEDR/ARM7-DesignKit/EXAMPLE_SoC/ARMSOC_1/arm_single.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-311] analyzing module condlogic
INFO: [VRFC 10-311] analyzing module condcheck
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module ahb_lite
INFO: [VRFC 10-311] analyzing module ahb_decoder
INFO: [VRFC 10-311] analyzing module ahb_mux
INFO: [VRFC 10-311] analyzing module ahb_ram
INFO: [VRFC 10-311] analyzing module ahb_rom
INFO: [VRFC 10-311] analyzing module ahb_gpio
INFO: [VRFC 10-311] analyzing module ahb_timer
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/SEDR/ARM7-DesignKit/EXAMPLE_SoC/ARMSOC_1/Software/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SEDR/ARM7-DesignKit/EXAMPLE_SoC/ARMSOC_1/Xilinx/ARMSOC_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
