============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:49:24 pm
  Module:                 proj_extender
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (9106 ps) Setup Check with Pin indices_idx_reg[1]/CK->D
          Group: reg2reg
     Startpoint: (R) indices_idx_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) indices_idx_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     130                  
       Uncertainty:-      50                  
     Required Time:=    9820                  
      Launch Clock:-       0                  
         Data Path:-     714                  
             Slack:=    9106                  

#--------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge      Cell        Fanout Trans Delay Arrival 
#                                                                   (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------
  indices_idx_reg[0]/CK -       -     R     (arrival)            4     0     0       0 
  indices_idx_reg[0]/Q  -       CK->Q R     DFFRPQ_X1M_A9TL      5   238   396     396 
  g360__6161/CO         -       B->CO R     ADDH_X1M_A9TL        1    96   194     591 
  g358__4733/Y          -       A->Y  R     XOR2_X0P7M_A9TL      1   236   123     714 
  indices_idx_reg[1]/D  -       -     R     DFFRPQ_X1M_A9TL      1     -     0     714 
#--------------------------------------------------------------------------------------

