

================================================================
== Vitis HLS Report for 'RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP'
================================================================
* Date:           Mon Mar 18 18:56:07 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.991 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_LAYER_NEURONS_LOOP  |       33|       33|         4|          2|          1|    16|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%neurons_index = alloca i32 1"   --->   Operation 7 'alloca' 'neurons_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_list_3_1_reload_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %input_list_3_1_reload"   --->   Operation 8 'read' 'input_list_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_list_2_1_reload_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %input_list_2_1_reload"   --->   Operation 9 'read' 'input_list_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_list_1_1_reload_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %input_list_1_1_reload"   --->   Operation 10 'read' 'input_list_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_list_0_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_0_1_reload"   --->   Operation 11 'read' 'input_list_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %neurons_index"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %INPUT_LAYER_WEIGHTS_LOOP.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%neurons_index_1 = load i5 %neurons_index" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 14 'load' 'neurons_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.78ns)   --->   "%icmp_ln51 = icmp_eq  i5 %neurons_index_1, i5 16" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 16 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.78ns)   --->   "%add_ln51 = add i5 %neurons_index_1, i5 1" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 17 'add' 'add_ln51' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %INPUT_LAYER_WEIGHTS_LOOP.i.split, void %_Z11input_layerP6ap_intILi8EE.exit.exitStub" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 18 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%neurons_index_cast = zext i5 %neurons_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 19 'zext' 'neurons_index_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %neurons_index_cast" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 20 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 21 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln51 = store i5 %add_ln51, i5 %neurons_index" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 22 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln51 = br void %INPUT_LAYER_WEIGHTS_LOOP.i" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 23 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.99>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 24 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %input_list_1_1_reload_read, i2 0" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 25 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln55_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %input_list_2_1_reload_read, i1 0" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 26 'bitconcatenate' 'shl_ln55_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln55_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %input_list_3_1_reload_read, i1 0" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 27 'bitconcatenate' 'shl_ln55_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%newFirst = add i8 %shl_ln55_2, i8 %input_list_0_1_reload_read" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 28 'add' 'newFirst' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%newFirst10 = add i8 %shl_ln1, i8 %shl_ln55_1" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 29 'add' 'newFirst10' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst12 = add i8 %newFirst10, i8 %newFirst" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 30 'add' 'newFirst12' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%newSecond = sub i8 %NEURONS_MEMBRANE_load, i8 %newFirst12" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 31 'sub' 'newSecond' <Predicate = (!icmp_ln51)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.23>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 33 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.32ns)   --->   "%store_ln55 = store i8 %newSecond, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 34 'store' 'store_ln55' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_3 : Operation 35 [1/1] (1.91ns)   --->   "%icmp_ln57 = icmp_sgt  i8 %newSecond, i8 25" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 35 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc18.i, void %if.then.i247" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 36 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %neurons_index_cast" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 37 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.32ns)   --->   "%store_ln59 = store i1 1, i6 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 38 'store' 'store_ln59' <Predicate = (icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln60 = store i8 0, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:60->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 39 'store' 'store_ln60' <Predicate = (icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc18.i" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:35]   --->   Operation 40 'br' 'br_ln61' <Predicate = (icmp_ln57)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.368ns
The critical path consists of the following:
	'alloca' operation ('neurons_index') [7]  (0.000 ns)
	'load' operation ('neurons_index', B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35) on local variable 'neurons_index' [15]  (0.000 ns)
	'add' operation ('add_ln51', B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35) [18]  (1.780 ns)
	'store' operation ('store_ln51', B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35) of variable 'add_ln51', B_RNI_HLS/apc/src/RNI_2.cpp:51->B_RNI_HLS/apc/src/RNI_2.cpp:35 on local variable 'neurons_index' [42]  (1.588 ns)

 <State 2>: 5.991ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35) on array 'NEURONS_MEMBRANE' [25]  (2.322 ns)
	'sub' operation ('newSecond', B_RNI_HLS/apc/src/RNI_2.cpp:55->B_RNI_HLS/apc/src/RNI_2.cpp:35) [32]  (3.669 ns)

 <State 3>: 4.237ns
The critical path consists of the following:
	'getelementptr' operation ('NEURONS_STATE_addr', B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:35) [37]  (0.000 ns)
	'store' operation ('store_ln59', B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:35) of constant 1 on array 'NEURONS_STATE' [38]  (2.322 ns)
	blocking operation 1.915 ns on control path)

 <State 4>: 2.322ns
The critical path consists of the following:
	'store' operation ('store_ln60', B_RNI_HLS/apc/src/RNI_2.cpp:60->B_RNI_HLS/apc/src/RNI_2.cpp:35) of constant 0 on array 'NEURONS_MEMBRANE' [39]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
