Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Jul 21 19:21:50 2019
| Host         : Host-001 running 64-bit Fedora release 27 (Twenty Seven)
| Command      : report_timing_summary -file opt_design_timing_summary.rpt
| Design       : top_blink_leds
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.978        0.000                      0                   28        0.131        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
gclk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk100             6.978        0.000                      0                   28        0.131        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk100
  To Clock:  gclk100

Setup :            0  Failing Endpoints,  Worst Slack        6.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by gclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk100 rise@10.000ns - gclk100 rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 2.048ns (70.718%)  route 0.848ns (29.282%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  gclk100 (IN)
                         net (fo=0)                   0.000     0.000    gclk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  gclk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.289    gclk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.385 r  gclk100_IBUF_BUFG_inst/O
                         net (fo=28, unplaced)        0.584     2.969    gclk100_IBUF_BUFG
                         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  counter_reg[1]/Q
                         net (fo=1, unplaced)         0.839     4.264    counter_reg_n_0_[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.938 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.947    counter_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.061 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.061    counter_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.175 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.175    counter_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.289 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.289    counter_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.403 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.403    counter_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.517 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.517    counter_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.865 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     5.865    counter_reg[24]_i_1_n_6
                         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk100 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  gclk100 (IN)
                         net (fo=0)                   0.000    10.000    gclk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  gclk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.178    gclk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.269 r  gclk100_IBUF_BUFG_inst/O
                         net (fo=28, unplaced)        0.439    12.708    gclk100_IBUF_BUFG
                         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.116    12.824    
                         clock uncertainty           -0.043    12.780    
                         FDRE (Setup_fdre_C_D)        0.062    12.842    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  6.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk100 rise@0.000ns - gclk100 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.734ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  gclk100 (IN)
                         net (fo=0)                   0.000     0.000    gclk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  gclk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.594    gclk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.620 r  gclk100_IBUF_BUFG_inst/O
                         net (fo=28, unplaced)        0.114     0.734    gclk100_IBUF_BUFG
                         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.875 f  counter_reg[0]/Q
                         net (fo=1, unplaced)         0.125     1.000    counter_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.045     1.045 r  counter[0]_i_2/O
                         net (fo=1, unplaced)         0.000     1.045    counter[0]_i_2_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.115 r  counter_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.115    counter_reg[0]_i_1_n_7
                         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  gclk100 (IN)
                         net (fo=0)                   0.000     0.000    gclk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  gclk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.799    gclk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.828 r  gclk100_IBUF_BUFG_inst/O
                         net (fo=28, unplaced)        0.259     1.087    gclk100_IBUF_BUFG
                         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.209     0.879    
                         FDRE (Hold_fdre_C_D)         0.105     0.984    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gclk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                gclk100_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                counter_reg[0]/C



