// Seed: 363667902
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1)
    if (1) id_3 <= #1 id_3;
    else $clog2(87);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
  time id_6 = id_2;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_6
  );
  assign id_6 = -1;
  wire id_7;
  assign id_7 = id_3;
  always @(posedge -1'b0 or id_2[1]) begin : LABEL_0
    id_6 <= -1;
  end
endmodule
