// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VTesterWrapper.h for the primary calling header

#include "VTesterWrapper.h"    // For This
#include "VTesterWrapper__Syms.h"


//--------------------
// STATIC VARIABLES

VL_ST_SIG8(VTesterWrapper::__Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[16],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1024],3,0);
VL_ST_SIG8(VTesterWrapper::__Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1024],3,0);
VL_ST_SIG8(VTesterWrapper::__Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1024],3,0);
VL_ST_SIG8(VTesterWrapper::__Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1024],3,0);
VL_ST_SIG8(VTesterWrapper::__Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[32],1,0);
VL_ST_SIG8(VTesterWrapper::__Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[32],1,0);

//--------------------

VL_CTOR_IMP(VTesterWrapper) {
    VTesterWrapper__Syms* __restrict vlSymsp = __VlSymsp = new VTesterWrapper__Syms(this, name());
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Reset internal values
    
    // Reset structure values
    _ctor_var_reset();
}

void VTesterWrapper::__Vconfigure(VTesterWrapper__Syms* vlSymsp, bool first) {
    if (0 && first) {}  // Prevent unused
    this->__VlSymsp = vlSymsp;
}

VTesterWrapper::~VTesterWrapper() {
    delete __VlSymsp; __VlSymsp=NULL;
}

//--------------------


void VTesterWrapper::eval() {
    VL_DEBUG_IF(VL_DBG_MSGF("+++++TOP Evaluate VTesterWrapper::eval\n"); );
    VTesterWrapper__Syms* __restrict vlSymsp = this->__VlSymsp;  // Setup global symbol table
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
#ifdef VL_DEBUG
    // Debug assertions
    _eval_debug_assertions();
#endif // VL_DEBUG
    // Initialize
    if (VL_UNLIKELY(!vlSymsp->__Vm_didInit)) _eval_initial_loop(vlSymsp);
    // Evaluate till stable
    int __VclockLoop = 0;
    QData __Vchange = 1;
    do {
	VL_DEBUG_IF(VL_DBG_MSGF("+ Clock loop\n"););
	vlSymsp->__Vm_activity = true;
	_eval(vlSymsp);
	if (VL_UNLIKELY(++__VclockLoop > 100)) {
	    // About to fail, so enable debug to see what's not settling.
	    // Note you must run make with OPT=-DVL_DEBUG for debug prints.
	    int __Vsaved_debug = Verilated::debug();
	    Verilated::debug(1);
	    __Vchange = _change_request(vlSymsp);
	    Verilated::debug(__Vsaved_debug);
	    VL_FATAL_MT(__FILE__,__LINE__,__FILE__,"Verilated model didn't converge");
	} else {
	    __Vchange = _change_request(vlSymsp);
	}
    } while (VL_UNLIKELY(__Vchange));
}

void VTesterWrapper::_eval_initial_loop(VTesterWrapper__Syms* __restrict vlSymsp) {
    vlSymsp->__Vm_didInit = true;
    _eval_initial(vlSymsp);
    vlSymsp->__Vm_activity = true;
    // Evaluate till stable
    int __VclockLoop = 0;
    QData __Vchange = 1;
    do {
	_eval_settle(vlSymsp);
	_eval(vlSymsp);
	if (VL_UNLIKELY(++__VclockLoop > 100)) {
	    // About to fail, so enable debug to see what's not settling.
	    // Note you must run make with OPT=-DVL_DEBUG for debug prints.
	    int __Vsaved_debug = Verilated::debug();
	    Verilated::debug(1);
	    __Vchange = _change_request(vlSymsp);
	    Verilated::debug(__Vsaved_debug);
	    VL_FATAL_MT(__FILE__,__LINE__,__FILE__,"Verilated model didn't DC converge");
	} else {
	    __Vchange = _change_request(vlSymsp);
	}
    } while (VL_UNLIKELY(__Vchange));
}

//--------------------
// Internal Methods

void VTesterWrapper::_settle__TOP__1__PROF__TesterWrapper__l12159(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__1__PROF__TesterWrapper__l12159\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->io_regFileIF_regCount = 0x3cU;
}

void VTesterWrapper::_settle__TOP__2__PROF__TesterWrapper__l12438(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__2__PROF__TesterWrapper__l12438\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_54_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__3__PROF__TesterWrapper__l12439(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__3__PROF__TesterWrapper__l12439\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_53_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__4__PROF__TesterWrapper__l12440(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__4__PROF__TesterWrapper__l12440\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_51_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__5__PROF__TesterWrapper__l12441(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__5__PROF__TesterWrapper__l12441\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_49_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__6__PROF__TesterWrapper__l12442(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__6__PROF__TesterWrapper__l12442\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_47_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__7__PROF__TesterWrapper__l12443(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__7__PROF__TesterWrapper__l12443\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_45_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__8__PROF__TesterWrapper__l12444(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__8__PROF__TesterWrapper__l12444\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_43_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__9__PROF__TesterWrapper__l12445(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__9__PROF__TesterWrapper__l12445\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_42_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__10__PROF__TesterWrapper__l12446(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__10__PROF__TesterWrapper__l12446\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_41_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__11__PROF__TesterWrapper__l12447(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__11__PROF__TesterWrapper__l12447\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_40_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__12__PROF__TesterWrapper__l12448(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__12__PROF__TesterWrapper__l12448\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_39_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__13__PROF__TesterWrapper__l12449(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__13__PROF__TesterWrapper__l12449\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_27_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__14__PROF__TesterWrapper__l12450(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__14__PROF__TesterWrapper__l12450\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_25_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__15__PROF__TesterWrapper__l12451(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__15__PROF__TesterWrapper__l12451\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_24_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__16__PROF__TesterWrapper__l12452(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__16__PROF__TesterWrapper__l12452\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_23_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__17__PROF__TesterWrapper__l12453(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__17__PROF__TesterWrapper__l12453\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_21_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__18__PROF__TesterWrapper__l12454(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__18__PROF__TesterWrapper__l12454\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_20_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__19__PROF__TesterWrapper__l12455(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__19__PROF__TesterWrapper__l12455\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_19_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__20__PROF__TesterWrapper__l12456(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__20__PROF__TesterWrapper__l12456\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_18_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__21__PROF__TesterWrapper__l12457(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__21__PROF__TesterWrapper__l12457\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_17_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__22__PROF__TesterWrapper__l12458(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__22__PROF__TesterWrapper__l12458\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_16_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__23__PROF__TesterWrapper__l12459(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__23__PROF__TesterWrapper__l12459\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_15_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__24__PROF__TesterWrapper__l12460(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__24__PROF__TesterWrapper__l12460\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_14_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__25__PROF__TesterWrapper__l12461(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__25__PROF__TesterWrapper__l12461\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_12_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__26__PROF__TesterWrapper__l12462(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__26__PROF__TesterWrapper__l12462\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_11_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__27__PROF__TesterWrapper__l12463(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__27__PROF__TesterWrapper__l12463\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_10_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__28__PROF__TesterWrapper__l12464(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__28__PROF__TesterWrapper__l12464\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_9_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__29__PROF__TesterWrapper__l12465(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__29__PROF__TesterWrapper__l12465\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_8_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__30__PROF__TesterWrapper__l12466(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__30__PROF__TesterWrapper__l12466\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_7_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__31__PROF__TesterWrapper__l12467(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__31__PROF__TesterWrapper__l12467\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_6_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__32__PROF__TesterWrapper__l12468(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__32__PROF__TesterWrapper__l12468\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_5_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__33__PROF__TesterWrapper__l12469(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__33__PROF__TesterWrapper__l12469\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_4_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__34__PROF__TesterWrapper__l12470(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__34__PROF__TesterWrapper__l12470\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_2_bits 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__39__PROF__TesterWrapper__l3143(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__39__PROF__TesterWrapper__l3143\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage_io_resmem_req_0_0_writeData 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__40__PROF__TesterWrapper__l3144(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__40__PROF__TesterWrapper__l3144\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage_io_resmem_req_0_1_writeData 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__41__PROF__TesterWrapper__l3145(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__41__PROF__TesterWrapper__l3145\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage_io_resmem_req_1_0_writeData 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_settle__TOP__42__PROF__TesterWrapper__l3146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__42__PROF__TesterWrapper__l3146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage_io_resmem_req_1_1_writeData 
	= VL_RANDOM_I(32);
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__43__PROF__TesterWrapper__l2375(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__43__PROF__TesterWrapper__l2375\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__T2[0U] = 5U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__T2[1U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__T2[2U] 
	= (0xffffff80U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__T2[3U] 
	= ((0xf800000U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U]) 
	   | ((0x7fff80U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U]) 
	      | (0x7fU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U])));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__44__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l454(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__44__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l454\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__addr_lhsAddr_V_1_fu_244_p2 
	= (0xffffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_lhsAddr_V_read_assign_reg_88)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__45__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l456(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__45__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l456\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__addr_rhsAddr_V_1_fu_250_p2 
	= (0xffffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_rhsAddr_V_read_assign_reg_79)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__46__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l504(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__46__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l504\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__i_V_fu_177_p2 
	= (0xffffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_s_reg_97)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__47__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1469(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__47__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1469\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_1_fu_1434_p3 
	= (0xffU & ((2U == (0xffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__offset_res_reg2mem_0_fu_162))))
		     ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__offset_res_reg2mem_0_fu_162))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__48__PROF__Q_srl__l155(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__48__PROF__Q_srl__l155\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT____Vcellout__Q_srl__count 
	= (7U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		  ? ((IData)(2U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
		  : ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		      ? 1U : 0U)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__49__PROF__TesterWrapper__l7227(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__49__PROF__TesterWrapper__l7227\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T3 
	= (((QData)((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
			     >> 0x20U))) << 9U) | (QData)((IData)(
								  (0x1feU 
								   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo) 
								      << 1U)))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__50__PROF__TesterWrapper__l4226(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__50__PROF__TesterWrapper__l4226\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[0U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[1U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[2U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[3U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[3U];
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__51__PROF__TesterWrapper__l4755(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__51__PROF__TesterWrapper__l4755\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[0U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[1U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[2U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[3U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[3U];
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__52__PROF__TesterWrapper__l5272(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__52__PROF__TesterWrapper__l5272\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[0U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[1U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[2U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[3U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[3U];
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__53__PROF__Q_srl__l155(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__53__PROF__Q_srl__l155\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl_count 
	= (0xfU & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		    ? ((IData)(2U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
		    : ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		        ? 1U : 0U)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__54__PROF__Q_srl__l155(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__54__PROF__Q_srl__l155\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl_count 
	= (0xfU & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		    ? ((IData)(2U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
		    : ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		        ? 1U : 0U)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__55__PROF__Q_srl__l155(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__55__PROF__Q_srl__l155\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl_count 
	= (0xfU & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		    ? ((IData)(2U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
		    : ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		        ? 1U : 0U)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__56__PROF__Q_srl__l155(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__56__PROF__Q_srl__l155\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl_count 
	= (0xfU & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		    ? ((IData)(2U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
		    : ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		        ? 1U : 0U)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__57__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l544(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__57__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l544\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_fu_227_p8 
	= (((QData)((IData)((3U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__tmp_V_1_reg_260[3U] 
				   >> 0x1aU)))) << 0x28U) 
	   | (((QData)((IData)(((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_s_reg_97)) 
				& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__lhs_V_2_reg_275)))) 
	       << 0x23U) | (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__addr_negate_V_reg_280)) 
			     << 0x22U) | (((QData)((IData)(
							   ((0U 
							     == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_s_reg_97)) 
							    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__lhs_V_1_reg_285)))) 
					   << 0x21U) 
					  | (((QData)((IData)(
							      (1U 
							       == 
							       (0x1ffffU 
								& (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__lhs_V_reg_295 
								   - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_s_reg_97)))))) 
					      << 0x20U) 
					     | (QData)((IData)(
							       (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_rhsAddr_V_read_assign_reg_79) 
								 << 0x10U) 
								| (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_lhsAddr_V_read_assign_reg_88)))))))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__58__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__58__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1597\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_34_fu_936_p2 
	= VL_LTS_III(1,9,9, (0x1ffU & VL_EXTENDS_II(9,8, 
						    (0xffU 
						     & ((IData)(0xffU) 
							+ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))))), (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__59__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1609(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__59__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1609\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_42_fu_779_p2 
	= VL_LTS_III(1,9,9, (0x1ffU & VL_EXTENDS_II(9,8, 
						    (0xffU 
						     & ((IData)(0xffU) 
							+ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))))), (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__60__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1629(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__60__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1629\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_50_fu_1092_p2 
	= VL_LTS_III(1,9,9, (0x1ffU & VL_EXTENDS_II(9,8, 
						    (0xffU 
						     & ((IData)(0xffU) 
							+ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))))), (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__61__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1293(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__61__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1293\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1293
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op356_write_state9 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__62__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1301(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__62__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1301\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1301
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op365_write_state11 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__63__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1277(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__63__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1277\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1277
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op328_write_state6 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__64__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1281(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__64__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1281\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1281
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op329_write_state6 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__65__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1261(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__65__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1261\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1261
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op283_write_state5 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__66__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1265(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__66__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1265\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1265
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op284_write_state5 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__67__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l502(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__67__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l502\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_rhsAddr_V_read_assign_reg_79) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__tmp_reg_290));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__68__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1485(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__68__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1485\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142)) 
	   & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__69__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1541(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__69__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1541\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_11_fu_598_p2 
	= (0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_8_cast1_reg_1631) 
		     - VL_EXTENDS_II(10,8, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__70__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l904(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__70__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l904\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_13_fu_452_p2 
	= ((0xffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_reg2mem_reg_131))) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_num_regions_reg_711));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__71__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l914(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__71__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l914\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_17_fu_487_p2 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_reg2mem_1_reg_201) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_num_regions_reg_711));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__72__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l658(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__72__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l658\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_8_fu_191_p2 
	= ((0xffffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_reg2mem_reg_92))) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ins_in_tiles_m_reg_331));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__73__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1425(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__73__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1425\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_1_fu_1325_p3 
	= (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_24_reg_1835)
		       ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_size_reg_1625) 
			       + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_fu_154))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__74__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1473(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__74__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1473\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_3_fu_1345_p3 
	= (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_25_reg_1845)
		       ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_size_reg_1625) 
			       + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_offset_reg2mem_0_fu_146))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__75__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1571(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__75__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1571\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_24_fu_914_p2 
	= ((0xffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_fu_158))) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_num_regions_reg_1619));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__76__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1573(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__76__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1573\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_25_fu_1071_p2 
	= ((0xffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_reg2mem_0_fu_150))) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_num_regions_reg_1619));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__77__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1513(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__77__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1513\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_3_reg_1641));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__78__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1539(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__78__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1539\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_fu_621_p2 
	= (0x1ffU & (VL_EXTENDS_II(9,8, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126)) 
		     + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_cast1_reg_1636)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__79__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1355(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__79__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1355\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_222_p2 
	= ((0xffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
	   < (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_r_reg_1592));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__80__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1359(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__80__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1359\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_232_p2 
	= (0xffU & (((IData)(2U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138)) 
		    - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_r_reg_1592)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__81__PROF__TesterWrapper__l4093(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__81__PROF__TesterWrapper__l4093\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[3U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__82__PROF__TesterWrapper__l5966(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__82__PROF__TesterWrapper__l5966\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6 
	= ((3U > (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
	   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
	      & ((2U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])
		  ? (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg))
		  : ((1U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])
		      ? (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg))
		      : (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg))))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__83__PROF__TesterWrapper__l3885(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__83__PROF__TesterWrapper__l3885\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[3U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__84__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l916(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__84__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l916\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_18_fu_506_p2 
	= ((0xffffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_1_reg_231))) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_tiles_m_reg_638));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__85__PROF__Q_srl__l155(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__85__PROF__Q_srl__l155\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT____Vcellout__Q_srl__count 
	= (7U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		  ? ((IData)(2U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
		  : ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		      ? 1U : 0U)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__86__PROF__Q_srl__l155(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__86__PROF__Q_srl__l155\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT____Vcellout__Q_srl__count 
	= (7U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		  ? ((IData)(2U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
		  : ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
		      ? 1U : 0U)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__87__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l792(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__87__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l792\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:792
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_predicate_op114_write_state12 
	= (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_20_reg_798) 
	    & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785))) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_9_reg_739)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__88__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l796(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__88__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l796\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:796
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_predicate_op115_write_state12 
	= (((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785)) 
	    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_20_reg_798)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_9_reg_739)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__89__PROF__TesterWrapper__l3616(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__89__PROF__TesterWrapper__l3616\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[3U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
}

void VTesterWrapper::_settle__TOP__94__PROF__TesterWrapper__l2365(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__94__PROF__TesterWrapper__l2365\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_rhs_req_0_writeData 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
}

void VTesterWrapper::_settle__TOP__95__PROF__TesterWrapper__l2366(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__95__PROF__TesterWrapper__l2366\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_rhs_req_1_writeData 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
}

void VTesterWrapper::_settle__TOP__96__PROF__TesterWrapper__l2367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__96__PROF__TesterWrapper__l2367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_lhs_req_0_writeData 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
}

void VTesterWrapper::_settle__TOP__97__PROF__TesterWrapper__l2368(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__97__PROF__TesterWrapper__l2368\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_lhs_req_1_writeData 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__98__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__98__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_266_p2 
	= ((0xffffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142))) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_tiles_m_reg_1500));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__99__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1365(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__99__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1365\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_247_p3 
	= (0xffU & (((0xffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
		     < (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519))
		     ? 0U : (((IData)(2U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138)) 
			     - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__100__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1497(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__100__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1497\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp_fu_967_p2 
	= (((0xffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
	    == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_reg_1656)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_34_fu_936_p2));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__101__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1493(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__101__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1493\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp1_fu_810_p2 
	= (((0xffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
	    == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_reg_1656)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_42_fu_779_p2));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__102__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1495(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__102__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1495\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp2_fu_1123_p2 
	= (((0xffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
	    == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_reg_1656)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_50_fu_1092_p2));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__103__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1421(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__103__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1421\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_1_fu_919_p3 
	= (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_24_fu_914_p2)
		     ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_fu_158))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__104__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__104__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_2_fu_1076_p3 
	= (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_25_fu_1071_p2)
		     ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_reg2mem_0_fu_150))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__105__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1487(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__105__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1487\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2 
	= (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142) 
	    == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_4_reg_1646) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__106__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1347(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__106__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1347\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_202_p2 
	= ((VL_EXTENDS_II(32,9, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_fu_621_p2)) 
	    + (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_32_cast_reg_1651);
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__107__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__107__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_255_p2 
	= (0xffU & (((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138)) 
		    - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_247_p3)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__108__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1501(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__108__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1501\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_2_fu_989_p3 
	= (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp_fu_967_p2)
		     ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_34_fu_936_p2)
			      ? ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))
			      : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__109__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1671(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__109__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1671\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_3_fu_1005_p3 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp_fu_967_p2)
	    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_reg_1598)
	    : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_34_fu_936_p2)
	        ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_222_p2)
		    ? 0U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_232_p2))
	        : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__110__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1431(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__110__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1431\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_1_fu_973_p3 
	= (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp_fu_967_p2)
		       ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_266_p2)
			   ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142)))
		       : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__111__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1691(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__111__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1691\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_3_fu_1020_p3 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp_fu_967_p2)
	    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_reg_1605)
	    : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_34_fu_936_p2)
	        ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_247_p3)
	        : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__112__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1505(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__112__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1505\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_5_fu_832_p3 
	= (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp1_fu_810_p2)
		     ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_42_fu_779_p2)
			      ? ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))
			      : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__113__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1677(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__113__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1677\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_6_fu_848_p3 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp1_fu_810_p2)
	    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_reg_1598)
	    : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_42_fu_779_p2)
	        ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_222_p2)
		    ? 0U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_232_p2))
	        : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__114__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1433(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__114__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1433\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_3_fu_816_p3 
	= (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp1_fu_810_p2)
		       ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_266_p2)
			   ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142)))
		       : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__115__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1695(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__115__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1695\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_6_fu_863_p3 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp1_fu_810_p2)
	    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_reg_1605)
	    : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_42_fu_779_p2)
	        ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_247_p3)
	        : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__116__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1509(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__116__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1509\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_8_fu_1145_p3 
	= (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp2_fu_1123_p2)
		     ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_50_fu_1092_p2)
			      ? ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))
			      : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__117__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1683(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__117__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1683\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_9_fu_1161_p3 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp2_fu_1123_p2)
	    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_reg_1598)
	    : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_50_fu_1092_p2)
	        ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_222_p2)
		    ? 0U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_232_p2))
	        : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__118__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1435(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__118__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1435\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_5_fu_1129_p3 
	= (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp2_fu_1123_p2)
		       ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_266_p2)
			   ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142)))
		       : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142)));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__119__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1699(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__119__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1699\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_9_fu_1176_p3 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp2_fu_1123_p2)
	    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_reg_1605)
	    : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_50_fu_1092_p2)
	        ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_247_p3)
	        : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130)));
}

void VTesterWrapper::_initial__TOP__120__PROF__TesterWrapper__l5947(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__120__PROF__TesterWrapper__l5947\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:5947
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__regDecodeErrors 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__121__PROF__TesterWrapper__l5782(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__121__PROF__TesterWrapper__l5782\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:5782
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem[0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem[1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__initvar = 2U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__R3 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__R5 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__122__PROF__TesterWrapper__l5782(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__122__PROF__TesterWrapper__l5782\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:5782
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem[0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem[1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__initvar = 2U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__R3 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__R5 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__123__PROF__TesterWrapper__l5782(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__123__PROF__TesterWrapper__l5782\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:5782
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem[0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem[1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__initvar = 2U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__R3 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__R5 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__124__PROF__TesterWrapper__l5782(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__124__PROF__TesterWrapper__l5782\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:5782
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem[0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem[1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__initvar = 2U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__R3 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__R5 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__125__PROF__TesterWrapper__l6490(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__125__PROF__TesterWrapper__l6490\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:6490
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__regMax 
	= (0xfU & VL_RANDOM_I(4));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__regCount 
	= (0xfU & VL_RANDOM_I(4));
}

void VTesterWrapper::_initial__TOP__126__PROF__TesterWrapper__l6831(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__126__PROF__TesterWrapper__l6831\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:6831
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__127__PROF__TesterWrapper__l6490(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__127__PROF__TesterWrapper__l6490\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:6490
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regMax 
	= (0xfU & VL_RANDOM_I(4));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount 
	= (0xfU & VL_RANDOM_I(4));
}

void VTesterWrapper::_initial__TOP__128__PROF__TesterWrapper__l558(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__128__PROF__TesterWrapper__l558\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:558
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr 
	= (0x3ffU & VL_RANDOM_I(10));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRowMinusOne 
	= (0xffffU & VL_RANDOM_I(16));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase 
	= (0x3ffU & VL_RANDOM_I(10));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRow 
	= (0xffffU & VL_RANDOM_I(16));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMRange 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMStart 
	= (3U & VL_RANDOM_I(2));
}

void VTesterWrapper::_initial__TOP__129__PROF__TesterWrapper__l165(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__129__PROF__TesterWrapper__l165\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:165
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__130__PROF__TesterWrapper__l165(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__130__PROF__TesterWrapper__l165\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:165
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__131__PROF__TesterWrapper__l165(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__131__PROF__TesterWrapper__l165\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:165
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__132__PROF__TesterWrapper__l165(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__132__PROF__TesterWrapper__l165\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:165
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regStep 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regMaxCount 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regCounter 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__133__PROF__TesterWrapper__l3133(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__133__PROF__TesterWrapper__l3133\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:3133
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regOutstandingWrBytes 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__134__PROF__TesterWrapper__l3351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__134__PROF__TesterWrapper__l3351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:3351
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__135__PROF__TesterWrapper__l3351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__135__PROF__TesterWrapper__l3351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:3351
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__136__PROF__TesterWrapper__l3351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__136__PROF__TesterWrapper__l3351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:3351
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_0 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_2 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_3 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_1 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__137__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__137__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__138__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__138__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__139__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__139__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__140__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__140__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__141__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__141__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__142__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__142__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__143__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__143__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__144__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__144__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__145__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__145__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__146__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__146__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__147__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__147__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__148__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__148__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__149__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__149__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__150__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__150__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__151__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__151__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__152__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__152__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__153__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__153__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__154__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__154__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__155__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__155__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__156__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__156__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__157__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__157__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__158__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__158__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__159__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__159__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__160__PROF__TesterWrapper__l42(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__160__PROF__TesterWrapper__l42\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:42
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__161__PROF__TesterWrapper__l42(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__161__PROF__TesterWrapper__l42\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:42
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regSeqElem 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regState 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regMaxCount 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regCounter 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regStep 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__162__PROF__TesterWrapper__l11550(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__162__PROF__TesterWrapper__l11550\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11550
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1 
	= (0xfU & VL_RANDOM_I(4));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R4 
	= (0xfU & VL_RANDOM_I(4));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0U][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0U][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[1U][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[1U][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[2U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[2U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[2U][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[2U][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[3U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[3U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[3U][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[3U][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[4U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[4U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[4U][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[4U][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[5U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[5U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[5U][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[5U][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[6U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[6U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[6U][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[6U][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[7U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[7U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[7U][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[7U][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[8U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[8U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[8U][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[8U][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[9U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[9U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[9U][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[9U][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xaU][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xaU][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xaU][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xaU][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xbU][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xbU][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xbU][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xbU][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xcU][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xcU][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xcU][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xcU][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xdU][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xdU][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xdU][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xdU][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xeU][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xeU][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xeU][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xeU][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xfU][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xfU][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xfU][2U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[0xfU][3U] 
	= (7U & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__initvar = 0x10U;
}

void VTesterWrapper::_initial__TOP__163__PROF__TesterWrapper__l42(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__163__PROF__TesterWrapper__l42\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:42
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__164__PROF__TesterWrapper__l42(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__164__PROF__TesterWrapper__l42\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:42
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__165__PROF__TesterWrapper__l4465(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__165__PROF__TesterWrapper__l4465\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:4465
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11 
	= (0x1ffU & VL_RANDOM_I(9));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R14 
	= (0x1ffU & VL_RANDOM_I(9));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R32 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__166__PROF__TesterWrapper__l4994(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__166__PROF__TesterWrapper__l4994\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:4994
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11 
	= (0x1ffU & VL_RANDOM_I(9));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R14 
	= (0x1ffU & VL_RANDOM_I(9));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R32 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__167__PROF__TesterWrapper__l5469(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__167__PROF__TesterWrapper__l5469\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:5469
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8 
	= (0x1ffU & VL_RANDOM_I(9));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R11 
	= (0x1ffU & VL_RANDOM_I(9));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R26 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__168__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__168__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__169__PROF__TesterWrapper__l11322(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__169__PROF__TesterWrapper__l11322\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11322
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R4 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram[0U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram[0U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram[0U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram[1U][0U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram[1U][1U] 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram[1U][2U] 
	= (0x3ffffffU & VL_RANDOM_I(32));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__initvar = 2U;
}

void VTesterWrapper::_initial__TOP__170__PROF__TesterWrapper__l12027(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__170__PROF__TesterWrapper__l12027\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:12027
    vlTOPp->VerilatedTesterWrapper__DOT__regWrapperReset 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__R1 = (1U & 
					       VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__R7 = (0xffU 
					       & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__R17 = VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__R25 = (1U 
						& VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__R33 = (0xffU 
						& VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__initvar = 0U;
    while (VL_GTS_III(1,32,32, 0x4000000U, vlTOPp->VerilatedTesterWrapper__DOT__initvar)) {
	vlTOPp->VerilatedTesterWrapper__DOT__mem[(0x3ffffffU 
						  & vlTOPp->VerilatedTesterWrapper__DOT__initvar)] 
	    = (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	       | (QData)((IData)(VL_RANDOM_I(32))));
	vlTOPp->VerilatedTesterWrapper__DOT__initvar 
	    = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__initvar);
    }
    vlTOPp->VerilatedTesterWrapper__DOT__R75 = (VL_ULL(0xffffffffffff) 
						& (((QData)((IData)(
								    VL_RANDOM_I(32))) 
						    << 0x20U) 
						   | (QData)((IData)(
								     VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__R82 = (VL_ULL(0xffffffffffff) 
						& (((QData)((IData)(
								    VL_RANDOM_I(32))) 
						    << 0x20U) 
						   | (QData)((IData)(
								     VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__R89 = VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__171__PROF__TesterWrapper__l2524(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__171__PROF__TesterWrapper__l2524\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:2524
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_0 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_1 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
}

void VTesterWrapper::_initial__TOP__172__PROF__TesterWrapper__l2602(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__172__PROF__TesterWrapper__l2602\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:2602
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regShiftCount 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__173__PROF__TesterWrapper__l7458(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__173__PROF__TesterWrapper__l7458\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:7458
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_signed 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState 
	= (7U & VL_RANDOM_I(3));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_waitCompleteBytes 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCompletedWrBytes 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_actualPrecision 
	= (0xfU & VL_RANDOM_I(4));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixRows 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixColsGroup 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_dramBaseAddrDst 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_dramBaseAddrSrc 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__174__PROF__TesterWrapper__l11434(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__174__PROF__TesterWrapper__l11434\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:11434
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R1 
	= (0xfU & VL_RANDOM_I(4));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R4 
	= (0xfU & VL_RANDOM_I(4));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[0U] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[1U] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[2U] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[3U] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[4U] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[5U] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[6U] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[7U] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[8U] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[9U] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[0xaU] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[0xbU] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[0xcU] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[0xdU] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[0xeU] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[0xfU] 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__initvar = 0x10U;
}

void VTesterWrapper::_initial__TOP__175__PROF__TesterWrapper__l4074(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__175__PROF__TesterWrapper__l4074\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:4074
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState 
	= (3U & VL_RANDOM_I(2));
}

void VTesterWrapper::_initial__TOP__176__PROF__TesterWrapper__l2896(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__176__PROF__TesterWrapper__l2896\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:2896
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R0 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R3 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__maybe_full 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R10 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__177__PROF__TesterWrapper__l1627(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__177__PROF__TesterWrapper__l1627\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:1627
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R0 
	= (0x7fU & VL_RANDOM_I(7));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R1 
	= (0x7fU & VL_RANDOM_I(7));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R2 
	= (0x7fU & VL_RANDOM_I(7));
}

void VTesterWrapper::_initial__TOP__178__PROF__TesterWrapper__l1627(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__178__PROF__TesterWrapper__l1627\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:1627
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R0 
	= (0x7fU & VL_RANDOM_I(7));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R1 
	= (0x7fU & VL_RANDOM_I(7));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R2 
	= (0x7fU & VL_RANDOM_I(7));
}

void VTesterWrapper::_initial__TOP__179__PROF__TesterWrapper__l1627(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__179__PROF__TesterWrapper__l1627\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:1627
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R0 
	= (0x7fU & VL_RANDOM_I(7));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R1 
	= (0x7fU & VL_RANDOM_I(7));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R2 
	= (0x7fU & VL_RANDOM_I(7));
}

void VTesterWrapper::_initial__TOP__180__PROF__TesterWrapper__l1627(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__180__PROF__TesterWrapper__l1627\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:1627
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R0 
	= (0x7fU & VL_RANDOM_I(7));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R1 
	= (0x7fU & VL_RANDOM_I(7));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R2 
	= (0x7fU & VL_RANDOM_I(7));
}

void VTesterWrapper::_initial__TOP__181__PROF__TesterWrapper__l8546(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__181__PROF__TesterWrapper__l8546\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:8546
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R7 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R20 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R32 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCCEnablePrev 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__182__PROF__TesterWrapper__l3575(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__182__PROF__TesterWrapper__l3575\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:3575
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regProfileState 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regOutstandingRunCmds 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState 
	= (3U & VL_RANDOM_I(2));
}

void VTesterWrapper::_initial__TOP__183__PROF__TesterWrapper__l3844(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__183__PROF__TesterWrapper__l3844\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:3844
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regProfileState 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regOutstandingRunCmds 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState 
	= (3U & VL_RANDOM_I(2));
}

void VTesterWrapper::_initial__TOP__184__PROF__TesterWrapper__l5689(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__184__PROF__TesterWrapper__l5689\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:5689
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R0 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R1 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R2 
	= (0x3ffU & VL_RANDOM_I(10));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R3 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R4 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R5 
	= (0x3ffU & VL_RANDOM_I(10));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R6 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R7 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
}

void VTesterWrapper::_initial__TOP__185__PROF__TesterWrapper__l5689(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__185__PROF__TesterWrapper__l5689\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:5689
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R0 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R1 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R2 
	= (0x3ffU & VL_RANDOM_I(10));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R3 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R4 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R5 
	= (0x3ffU & VL_RANDOM_I(10));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R6 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R7 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
}

void VTesterWrapper::_initial__TOP__186__PROF__TesterWrapper__l5689(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__186__PROF__TesterWrapper__l5689\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:5689
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R0 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R1 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R2 
	= (0x3ffU & VL_RANDOM_I(10));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R3 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R4 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R5 
	= (0x3ffU & VL_RANDOM_I(10));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R6 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R7 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
}

void VTesterWrapper::_initial__TOP__187__PROF__TesterWrapper__l5689(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__187__PROF__TesterWrapper__l5689\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:5689
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R0 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R1 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R2 
	= (0x3ffU & VL_RANDOM_I(10));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R3 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R4 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R5 
	= (0x3ffU & VL_RANDOM_I(10));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R6 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R7 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
}

void VTesterWrapper::_initial__TOP__188__PROF__TesterWrapper__l1961(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__188__PROF__TesterWrapper__l1961\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:1961
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R0 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R1 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_popcountResult 
	= (0x7fU & VL_RANDOM_I(7));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_neg 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R8 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R9 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R10 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R11 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_acc_shift 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R16 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R17 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R18 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R19 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_clear 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R20 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R21 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R22 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R23 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_v 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R24 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R25 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R26 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R27 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__189__PROF__TesterWrapper__l1961(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__189__PROF__TesterWrapper__l1961\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:1961
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R0 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R1 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_popcountResult 
	= (0x7fU & VL_RANDOM_I(7));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_neg 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R8 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R9 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R10 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R11 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_acc_shift 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R16 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R17 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R18 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R19 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_clear 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R20 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R21 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R22 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R23 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_v 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R24 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R25 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R26 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R27 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__190__PROF__TesterWrapper__l1961(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__190__PROF__TesterWrapper__l1961\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:1961
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R0 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R1 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_popcountResult 
	= (0x7fU & VL_RANDOM_I(7));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_neg 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R8 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R9 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R10 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R11 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_acc_shift 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R16 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R17 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R18 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R19 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_clear 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R20 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R21 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R22 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R23 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_v 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R24 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R25 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R26 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R27 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__191__PROF__TesterWrapper__l1961(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__191__PROF__TesterWrapper__l1961\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:1961
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R0 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R1 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_popcountResult 
	= (0x7fU & VL_RANDOM_I(7));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_neg 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R8 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R9 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R10 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R11 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_acc_shift 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R16 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R17 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R18 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R19 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_clear 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R20 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R21 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R22 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R23 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_v 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R24 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R25 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R26 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R27 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__192__PROF__ResultInstrGen__l83(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__192__PROF__ResultInstrGen__l83\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at ResultInstrGen.v:83
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_start_reg = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_CS_fsm = 1U;
}

void VTesterWrapper::_initial__TOP__193__PROF__FetchInstrGen__l83(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__193__PROF__FetchInstrGen__l83\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at FetchInstrGen.v:83
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_CS_fsm = 1U;
}

void VTesterWrapper::_initial__TOP__194__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l213(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__194__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l213\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:213
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm = 1U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state = 0U;
}

void VTesterWrapper::_initial__TOP__195__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l153(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__195__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l153\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:153
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm = 1U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state = 0U;
}

void VTesterWrapper::_initial__TOP__196__PROF__TesterWrapper__l1073(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__196__PROF__TesterWrapper__l1073\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:1073
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__lhs_range 
	= (0x1ffU & VL_RANDOM_I(9));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__rhs_range 
	= (0x1ffU & VL_RANDOM_I(9));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_range 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_count 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlocksReceived 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesAlmostFinished 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_start 
	= (0x1ffU & VL_RANDOM_I(9));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_addr_base 
	= (0xffffU & VL_RANDOM_I(16));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row 
	= (0xffffU & VL_RANDOM_I(16));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_offset_bytes 
	= (0xffffffU & VL_RANDOM_I(24));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_base 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes 
	= (0xffffU & VL_RANDOM_I(16));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regCycles 
	= VL_RANDOM_I(32);
}

void VTesterWrapper::_initial__TOP__197__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l129(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__197__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l129\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:129
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm = 1U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter2 = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0 = 0U;
}

void VTesterWrapper::_initial__TOP__198__PROF__TesterWrapper__l10210(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__198__PROF__TesterWrapper__l10210\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:10210
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_0 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID 
	= (0x3fU & VL_RANDOM_I(6));
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_write 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regDoCmd 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_1 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_3 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_6 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_7 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_8 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_9 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_10 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_11 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_12 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_13 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_14 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_17 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_18 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_19 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_20 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_21 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_22 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_23 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_25 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_26 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_27 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_28 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_29 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_30 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_31 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_32 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_33 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_34 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_35 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_36 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_37 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_38 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_40 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_41 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_42 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_43 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_44 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_45 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_46 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_48 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_49 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_50 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_51 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_52 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_53 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_54 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_55 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_56 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_57 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_58 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_59 
	= VL_RANDOM_I(32);
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_read 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__199__PROF__TesterWrapper__l2100(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__199__PROF__TesterWrapper__l2100\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:2100
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R0 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R2 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R3 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R4 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R5 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R6 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R7 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R8 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R9 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R10 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R11 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R12 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R13 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R14 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R15 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R16 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R17 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R18 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R19 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R20 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R21 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R22 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R23 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__200__PROF__TesterWrapper__l703(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__200__PROF__TesterWrapper__l703\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:703
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_0 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_id 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_data 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_addr 
	= (0x3ffU & VL_RANDOM_I(10));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_1 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_id 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_data 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_addr 
	= (0x3ffU & VL_RANDOM_I(10));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_2 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_id 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_data 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_addr 
	= (0x3ffU & VL_RANDOM_I(10));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_3 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_id 
	= (3U & VL_RANDOM_I(2));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_data 
	= (((QData)((IData)(VL_RANDOM_I(32))) << 0x20U) 
	   | (QData)((IData)(VL_RANDOM_I(32))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_addr 
	= (0x3ffU & VL_RANDOM_I(10));
}

void VTesterWrapper::_initial__TOP__201__PROF__ExecInstrGen__l83(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__201__PROF__ExecInstrGen__l83\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at ExecInstrGen.v:83
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_CS_fsm = 1U;
}

void VTesterWrapper::_initial__TOP__202__PROF__TesterWrapper__l6558(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__202__PROF__TesterWrapper__l6558\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:6558
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_0 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_1 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_2 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_3 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_4 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_5 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_6 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_7 
	= (0xffU & VL_RANDOM_I(8));
}

void VTesterWrapper::_initial__TOP__203__PROF__TesterWrapper__l6558(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__203__PROF__TesterWrapper__l6558\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:6558
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_0 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_1 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_2 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_3 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_4 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_5 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_6 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_7 
	= (0xffU & VL_RANDOM_I(8));
}

void VTesterWrapper::_initial__TOP__204__PROF__TesterWrapper__l6558(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__204__PROF__TesterWrapper__l6558\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:6558
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_0 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_1 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_2 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_3 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_4 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_5 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_6 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_7 
	= (0xffU & VL_RANDOM_I(8));
}

void VTesterWrapper::_initial__TOP__205__PROF__TesterWrapper__l6558(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__205__PROF__TesterWrapper__l6558\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:6558
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_0 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_1 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_2 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_3 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_4 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_5 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_6 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_7 
	= (0xffU & VL_RANDOM_I(8));
}

void VTesterWrapper::_initial__TOP__206__PROF__TesterWrapper__l6558(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__206__PROF__TesterWrapper__l6558\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:6558
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_0 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_1 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_2 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_3 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_4 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_5 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_6 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_7 
	= (0xffU & VL_RANDOM_I(8));
}

void VTesterWrapper::_initial__TOP__207__PROF__TesterWrapper__l6558(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__207__PROF__TesterWrapper__l6558\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:6558
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_0 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_1 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_2 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_3 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_4 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_5 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_6 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_7 
	= (0xffU & VL_RANDOM_I(8));
}

void VTesterWrapper::_initial__TOP__208__PROF__TesterWrapper__l6558(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__208__PROF__TesterWrapper__l6558\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:6558
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_0 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_1 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_2 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_3 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_4 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_5 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_6 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_7 
	= (0xffU & VL_RANDOM_I(8));
}

void VTesterWrapper::_initial__TOP__209__PROF__TesterWrapper__l6558(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__209__PROF__TesterWrapper__l6558\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:6558
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_0 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_1 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_2 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_3 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_4 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_5 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_6 
	= (0xffU & VL_RANDOM_I(8));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_7 
	= (0xffU & VL_RANDOM_I(8));
}

void VTesterWrapper::_initial__TOP__210__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l414(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__210__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l414\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:414
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm = 1U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0 = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 = 0U;
}

void VTesterWrapper::_initial__TOP__211__PROF__TesterWrapper__l2331(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__211__PROF__TesterWrapper__l2331\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at TesterWrapper.v:2331
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
	= (VL_ULL(0x3ffffffffff) & (((QData)((IData)(
						     VL_RANDOM_I(32))) 
				     << 0x20U) | (QData)((IData)(
								 VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R13 
	= (VL_ULL(0x3ffffffffff) & (((QData)((IData)(
						     VL_RANDOM_I(32))) 
				     << 0x20U) | (QData)((IData)(
								 VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R14 
	= (VL_ULL(0x3ffffffffff) & (((QData)((IData)(
						     VL_RANDOM_I(32))) 
				     << 0x20U) | (QData)((IData)(
								 VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__read_complete 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R17 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R18 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
	= (VL_ULL(0x3ffffffffff) & (((QData)((IData)(
						     VL_RANDOM_I(32))) 
				     << 0x20U) | (QData)((IData)(
								 VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R20 
	= (VL_ULL(0x3ffffffffff) & (((QData)((IData)(
						     VL_RANDOM_I(32))) 
				     << 0x20U) | (QData)((IData)(
								 VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R21 
	= (VL_ULL(0x3ffffffffff) & (((QData)((IData)(
						     VL_RANDOM_I(32))) 
				     << 0x20U) | (QData)((IData)(
								 VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R22 
	= (VL_ULL(0x3ffffffffff) & (((QData)((IData)(
						     VL_RANDOM_I(32))) 
				     << 0x20U) | (QData)((IData)(
								 VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R23 
	= (VL_ULL(0x3ffffffffff) & (((QData)((IData)(
						     VL_RANDOM_I(32))) 
				     << 0x20U) | (QData)((IData)(
								 VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R24 
	= (VL_ULL(0x3ffffffffff) & (((QData)((IData)(
						     VL_RANDOM_I(32))) 
				     << 0x20U) | (QData)((IData)(
								 VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R25 
	= (VL_ULL(0x3ffffffffff) & (((QData)((IData)(
						     VL_RANDOM_I(32))) 
				     << 0x20U) | (QData)((IData)(
								 VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R26 
	= (VL_ULL(0x3ffffffffff) & (((QData)((IData)(
						     VL_RANDOM_I(32))) 
				     << 0x20U) | (QData)((IData)(
								 VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R27 
	= (VL_ULL(0x3ffffffffff) & (((QData)((IData)(
						     VL_RANDOM_I(32))) 
				     << 0x20U) | (QData)((IData)(
								 VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R28 
	= (VL_ULL(0x3ffffffffff) & (((QData)((IData)(
						     VL_RANDOM_I(32))) 
				     << 0x20U) | (QData)((IData)(
								 VL_RANDOM_I(32)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R32 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R33 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R34 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R35 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R36 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R37 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R38 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R39 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R40 
	= (1U & VL_RANDOM_I(1));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R41 
	= (1U & VL_RANDOM_I(1));
}

void VTesterWrapper::_initial__TOP__212__PROF__ExecAddrGen__l83(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_initial__TOP__212__PROF__ExecAddrGen__l83\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at ExecAddrGen.v:83
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_rd = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_CS_fsm = 1U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1278__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1278__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1279__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1279__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1280__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1280__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1281__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1281__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1282__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1282__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1283__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1283__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1453__PROF__ResultInstrGen__l167(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1453__PROF__ResultInstrGen__l167\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1454__PROF__ExecInstrGen__l167(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1454__PROF__ExecInstrGen__l167\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1458__PROF__ResultInstrGen__l141(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1458__PROF__ResultInstrGen__l141\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1460__PROF__ExecInstrGen__l141(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1460__PROF__ExecInstrGen__l141\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1461__PROF__ResultInstrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1461__PROF__ResultInstrGen__l149\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1462__PROF__FetchInstrGen__l167(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1462__PROF__FetchInstrGen__l167\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1463__PROF__ExecInstrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1463__PROF__ExecInstrGen__l149\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1465__PROF__FetchInstrGen__l141(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1465__PROF__FetchInstrGen__l141\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1466__PROF__FetchInstrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1466__PROF__FetchInstrGen__l149\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1467__PROF__ResultInstrGen__l131(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1467__PROF__ResultInstrGen__l131\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1468__PROF__ExecInstrGen__l131(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1468__PROF__ExecInstrGen__l131\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1473__PROF__FetchInstrGen__l131(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1473__PROF__FetchInstrGen__l131\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1474__PROF__ExecAddrGen__l167(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1474__PROF__ExecAddrGen__l167\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1507__PROF__ExecAddrGen__l131(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1507__PROF__ExecAddrGen__l131\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1526__PROF__TesterWrapper__l5801(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1526__PROF__TesterWrapper__l5801\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1527__PROF__TesterWrapper__l5801(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1527__PROF__TesterWrapper__l5801\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1528__PROF__TesterWrapper__l5801(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1528__PROF__TesterWrapper__l5801\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1529__PROF__TesterWrapper__l5801(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1529__PROF__TesterWrapper__l5801\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1537__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l215(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1537__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l215\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1538__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1538__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1539__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1539__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1540__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1540__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1541__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1541__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1542__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1542__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1543__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1543__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1544__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1544__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1545__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1545__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1546__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1546__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1547__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1547__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1548__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1548__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1549__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1549__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1550__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1550__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1551__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1551__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1552__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1552__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1553__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1553__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1554__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1554__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1555__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1555__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1556__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1556__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1557__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1557__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1558__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1558__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1559__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1559__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1562__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1562__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1563__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1563__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1564__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1564__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1565__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1565__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1566__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1566__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1567__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1567__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1578__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l197(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1578__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l197\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1579__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l293(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1579__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l293\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1580__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l311(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1580__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l311\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1584__PROF__ExecAddrGen__l141(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1584__PROF__ExecAddrGen__l141\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1585__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1585__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1586__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1586__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1591__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1591__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1592__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1592__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1593__PROF__ResultInstrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1593__PROF__ResultInstrGen__l185\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1594__PROF__FetchInstrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1594__PROF__FetchInstrGen__l185\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1595__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1595__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1596__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l243(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1596__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l243\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1597__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l329(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1597__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l329\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1598__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l233(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1598__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l233\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1601__PROF__ExecAddrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1601__PROF__ExecAddrGen__l149\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1602__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l207(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1602__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l207\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1604__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l303(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1604__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l303\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1605__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1605__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1606__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1606__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1607__PROF__ResultInstrGen__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1607__PROF__ResultInstrGen__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1608__PROF__FetchInstrGen__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1608__PROF__FetchInstrGen__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1617__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l208(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1617__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l208\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1619__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1619__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1621__PROF__ExecAddrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1621__PROF__ExecAddrGen__l185\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1626__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l347(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1626__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l347\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1627__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1627__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1628__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l251(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1628__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l251\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1629__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1629__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1630__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1630__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1632__PROF__ExecAddrGen__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1632__PROF__ExecAddrGen__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1636__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l236(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1636__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l236\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1642__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l226(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1642__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l226\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1644__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l297(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1644__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l297\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1651__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l200(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1651__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l200\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1657__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l244(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1657__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l244\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1659__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1659__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1660__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1660__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1664__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1664__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1665__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1665__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1666__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1666__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1672__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1672__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1673__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1673__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1674__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1674__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1679__PROF__DualPortBRAM__l42(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1679__PROF__DualPortBRAM__l42\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1680__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1680__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1682__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l360(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1682__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l360\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__p_s_reg_396 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__p_s_reg_396;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1686__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l586(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1686__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l586\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1689__PROF__DualPortBRAM__l42(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1689__PROF__DualPortBRAM__l42\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1690__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1690__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1692__PROF__TesterWrapper__l2647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1692__PROF__TesterWrapper__l2647\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1695__PROF__DualPortBRAM__l42(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1695__PROF__DualPortBRAM__l42\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1696__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1696__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1709__PROF__DualPortBRAM__l42(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1709__PROF__DualPortBRAM__l42\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1710__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1710__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1713__PROF__ExecInstrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1713__PROF__ExecInstrGen__l185\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1714__PROF__ExecInstrGen__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1714__PROF__ExecInstrGen__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1715__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1715__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1719__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1719__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1720__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l568(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1720__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l568\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1727__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l578(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1727__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l578\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1728__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1728__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1729__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1729__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1730__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1730__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1731__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1731__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1732__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1732__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1733__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1733__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1734__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1734__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1735__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1735__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1736__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1736__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1737__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1737__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1738__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1738__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1739__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1739__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1740__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1740__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1741__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1741__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1742__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1742__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1743__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1743__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1744__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1744__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1745__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1745__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1746__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1746__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1747__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1747__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1748__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1748__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1749__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1749__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1750__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1750__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1751__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1751__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1754__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l614(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1754__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l614\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1755__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l604(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1755__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l604\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1757__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1757__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1758__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l622(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1758__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l622\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1785__PROF__TesterWrapper__l11618(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1785__PROF__TesterWrapper__l11618\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1790__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1790__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1791__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1791__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1793__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l552(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1793__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l552\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_s_reg_753 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_s_reg_753;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1794__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l551(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1794__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l551\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_3_reg_758 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_3_reg_758;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1804__PROF__TesterWrapper__l12969(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1804__PROF__TesterWrapper__l12969\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__mem__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1805__PROF__TesterWrapper__l12978(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1805__PROF__TesterWrapper__l12978\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__mem__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1806__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l312(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1806__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l312\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_2_reg_377 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_2_reg_377;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1807__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l311(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1807__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l311\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_1_reg_372 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_1_reg_372;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1808__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l310(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1808__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l310\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_s_reg_386 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_s_reg_386;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1811__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1811__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1812__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1812__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1813__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1813__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1814__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1814__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1815__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1815__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1816__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1816__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1817__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1817__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1818__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1818__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1819__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1819__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1820__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1820__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1821__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1821__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1822__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1822__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1823__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1823__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1824__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1824__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1825__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l490(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1825__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l490\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__phitmp_reg_792 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__phitmp_reg_792;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1826__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l489(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1826__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l489\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_6_reg_773 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_6_reg_773;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1827__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l488(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1827__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l488\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_2_reg_779 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_2_reg_779;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1828__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l486(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1828__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l486\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_s_reg_802 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_s_reg_802;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1831__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l487(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1831__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l487\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1832__PROF__TesterWrapper__l10839(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1832__PROF__TesterWrapper__l10839\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData 
	= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1865__PROF__TesterWrapper__l11170(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1865__PROF__TesterWrapper__l11170\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 
	= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1908__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1908__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1909__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1909__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1910__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1910__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1911__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1911__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1912__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1912__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1913__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1913__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1914__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1914__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1915__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1915__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1916__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1916__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1917__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1917__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1918__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1918__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1919__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1919__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1920__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1920__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1921__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1921__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1922__PROF__FetchInstrGen__l119(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1922__PROF__FetchInstrGen__l119\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1924__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1924__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1925__PROF__TesterWrapper__l11488(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1925__PROF__TesterWrapper__l11488\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1926__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1926__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1932__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l800(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1932__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l800\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exitcond1_reg_1855 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exitcond1_reg_1855;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1935__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l802(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1935__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l802\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1936__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l806(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1936__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l806\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1945__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l648(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1945__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l648\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1950__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1950__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__rhs_range = 1U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1951__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1951__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__lhs_range = 1U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1952__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1952__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regStep = 8U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1953__PROF__TesterWrapper__l6508(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1953__PROF__TesterWrapper__l6508\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6508
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__regMax = 7U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1954__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1954__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_popcountResult 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R0;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1955__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1955__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_popcountResult 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R0;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1956__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1956__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_popcountResult 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R0;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1957__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1957__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_popcountResult 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R0;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1958__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1958__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R1 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R4;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1959__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1959__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R0 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R3;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1960__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1960__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R1 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R10;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1961__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1961__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R0 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R9;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1962__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1962__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R1 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R16;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1963__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1963__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R0 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R15;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1964__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1964__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R1 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R22;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1965__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1965__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R0 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R21;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1966__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1966__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1967__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1967__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1968__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1968__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1969__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1969__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__T62[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__T62[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__T62[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__T62[3U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1970__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1970__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1971__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1971__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1972__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1972__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep 
	= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T0);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1973__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1973__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep 
	= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T0);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1974__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1974__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep 
	= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T0);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1975__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1975__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regStep 
	= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T0);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1976__PROF__TesterWrapper__l6508(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1976__PROF__TesterWrapper__l6508\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6508
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__regCount = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T136) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__regCount 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__T2;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1977__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1977__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1978__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1978__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1979__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1979__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1980__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1980__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1981__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1981__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T35) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T34;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1982__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1982__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U];
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1983__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1983__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U];
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1984__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1984__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U];
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1985__PROF__ResultInstrGen__l219(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1985__PROF__ResultInstrGen__l219\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen.v:219
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_B[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_B[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_B[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_B[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1986__PROF__ResultInstrGen__l213(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1986__PROF__ResultInstrGen__l213\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen.v:213
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_A[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_A[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_A[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_A[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1987__PROF__ExecInstrGen__l219(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1987__PROF__ExecInstrGen__l219\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen.v:219
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_B[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_B[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_B[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_B[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1988__PROF__ExecInstrGen__l213(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1988__PROF__ExecInstrGen__l213\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen.v:213
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_A[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_A[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_A[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_A[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1989__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1989__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T25) 
	     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T16)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T22;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T15) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived = 0U;
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived = 0U;
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1990__PROF__TesterWrapper__l613(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1990__PROF__TesterWrapper__l613\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:613
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMRange = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMRange 
		= (3U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__sel_idrange));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1991__PROF__FetchInstrGen__l219(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1991__PROF__FetchInstrGen__l219\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen.v:219
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_B[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_B[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_B[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_B[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1992__PROF__FetchInstrGen__l213(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1992__PROF__FetchInstrGen__l213\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen.v:213
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_A[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_A[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_A[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_A[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1993__PROF__TesterWrapper__l7647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1993__PROF__TesterWrapper__l7647\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:7647
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_waitCompleteBytes 
	    = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		<< 0x1fU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
			     >> 1U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1994__PROF__TesterWrapper__l2958(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1994__PROF__TesterWrapper__l2958\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2958
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R10 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_deq));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1995__PROF__TesterWrapper__l5568(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1995__PROF__TesterWrapper__l5568\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5568
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R26 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__do_deq));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1996__PROF__TesterWrapper__l5108(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1996__PROF__TesterWrapper__l5108\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5108
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R32 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__do_deq));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1997__PROF__TesterWrapper__l4579(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1997__PROF__TesterWrapper__l4579\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:4579
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R32 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__do_deq));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1998__PROF__ExecAddrGen__l219(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1998__PROF__ExecAddrGen__l219\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen.v:219
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_payload_B 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_data_out;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__1999__PROF__ExecAddrGen__l213(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__1999__PROF__ExecAddrGen__l213\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen.v:213
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_payload_A 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_data_out;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2000__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2000__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlocksReceived = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T15) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlocksReceived 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T14;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlocksReceived = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2001__PROF__ExecAddrGen__l207(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2001__PROF__ExecAddrGen__l207\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIGW(__Vtemp270,223,0,7);
    // Body
    // ALWAYS at ExecAddrGen.v:207
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr))) {
	VL_EXTEND_WW(208,124, __Vtemp270, vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__T2);
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_B[0U] 
	    = __Vtemp270[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_B[1U] 
	    = __Vtemp270[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_B[2U] 
	    = __Vtemp270[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_B[3U] 
	    = __Vtemp270[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2002__PROF__ExecAddrGen__l201(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2002__PROF__ExecAddrGen__l201\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIGW(__Vtemp272,223,0,7);
    // Body
    // ALWAYS at ExecAddrGen.v:201
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr)))) {
	VL_EXTEND_WW(208,124, __Vtemp272, vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__T2);
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_A[0U] 
	    = __Vtemp272[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_A[1U] 
	    = __Vtemp272[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_A[2U] 
	    = __Vtemp272[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_A[3U] 
	    = __Vtemp272[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2003__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2003__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2004__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2004__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2005__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2005__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2006__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2006__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2007__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2007__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2008__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2008__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2009__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2009__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_ULL(0);
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2010__PROF__TesterWrapper__l5798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2010__PROF__TesterWrapper__l5798\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5798
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__R3 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
			 >> 0x29U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2011__PROF__TesterWrapper__l5798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2011__PROF__TesterWrapper__l5798\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5798
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__R3 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
			 >> 0x29U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2012__PROF__TesterWrapper__l5798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2012__PROF__TesterWrapper__l5798\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5798
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__R3 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
			 >> 0x29U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2013__PROF__TesterWrapper__l5798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2013__PROF__TesterWrapper__l5798\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5798
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__R3 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
			 >> 0x29U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2014__PROF__TesterWrapper__l613(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2014__PROF__TesterWrapper__l613\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:613
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase 
	= (0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
		      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T8)
			       ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T11)
			       : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T10))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2015__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2015__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2016__PROF__TesterWrapper__l7647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2016__PROF__TesterWrapper__l7647\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:7647
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_signed 
	    = (1U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2017__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2017__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2018__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l330(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2018__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l330\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:330
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2019__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l324(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2019__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l324\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:324
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2020__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l531(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2020__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l531\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:531
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2021__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l525(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2021__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l525\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:525
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2022__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2022__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T6) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T2) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regState = 1U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2023__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2023__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T6) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = 1U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2024__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2024__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_ULL(0);
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2025__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2025__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2026__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2026__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount = 2U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2027__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2027__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regMaxCount 
	    = (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T22);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2028__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2028__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2029__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2029__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T15) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regCounter 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T11;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T2) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regCounter = 0U;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2030__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2030__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T11;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter = 0U;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2031__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2031__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2032__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2032__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T11;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter = 0U;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2033__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2033__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T11;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter = 0U;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2034__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2034__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T6) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = 1U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2035__PROF__ResultInstrGen__l165(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2035__PROF__ResultInstrGen__l165\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen.v:165
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T5) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2036__PROF__ExecInstrGen__l165(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2036__PROF__ExecInstrGen__l165\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen.v:165
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T5) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2037__PROF__TesterWrapper__l5568(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2037__PROF__TesterWrapper__l5568\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5568
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2038__PROF__TesterWrapper__l5108(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2038__PROF__TesterWrapper__l5108\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5108
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2039__PROF__TesterWrapper__l4579(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2039__PROF__TesterWrapper__l4579\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:4579
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2040__PROF__ResultInstrGen__l139(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2040__PROF__ResultInstrGen__l139\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen.v:139
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr = 0U;
    } else {
	if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state) 
	      >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T22))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2041__PROF__ExecInstrGen__l139(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2041__PROF__ExecInstrGen__l139\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen.v:139
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr = 0U;
    } else {
	if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state) 
	      >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T28))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2042__PROF__ResultInstrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2042__PROF__ResultInstrGen__l149\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx16,4,0);
    // Body
    // ALWAYS at ResultInstrGen.v:149
    __Vtableidx16 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_ack_out) 
		      << 4U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state) 
				 << 2U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T22) 
					    << 1U) 
					   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state 
	= vlTOPp->__Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state
	[__Vtableidx16];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2043__PROF__FetchInstrGen__l165(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2043__PROF__FetchInstrGen__l165\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen.v:165
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T5) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2044__PROF__ExecInstrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2044__PROF__ExecInstrGen__l149\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx6,4,0);
    // Body
    // ALWAYS at ExecInstrGen.v:149
    __Vtableidx6 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_ack_out) 
		     << 4U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state) 
				<< 2U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T28) 
					   << 1U) | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state 
	= vlTOPp->__Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state
	[__Vtableidx6];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2045__PROF__TesterWrapper__l613(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2045__PROF__TesterWrapper__l613\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:613
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T8) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T19;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2046__PROF__FetchInstrGen__l139(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2046__PROF__FetchInstrGen__l139\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen.v:139
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr = 0U;
    } else {
	if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
	      >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T25))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2047__PROF__FetchInstrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2047__PROF__FetchInstrGen__l149\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx11,4,0);
    // Body
    // ALWAYS at FetchInstrGen.v:149
    __Vtableidx11 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_ack_out) 
		      << 4U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
				 << 2U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T25) 
					    << 1U) 
					   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state 
	= vlTOPp->__Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state
	[__Vtableidx11];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2048__PROF__ResultInstrGen__l129(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2048__PROF__ResultInstrGen__l129\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen.v:129
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_ack_out) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2049__PROF__ExecInstrGen__l129(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2049__PROF__ExecInstrGen__l129\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen.v:129
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_ack_out) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2050__PROF__FetchInstrGen__l129(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2050__PROF__FetchInstrGen__l129\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen.v:129
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_ack_out) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2051__PROF__ExecAddrGen__l165(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2051__PROF__ExecAddrGen__l165\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen.v:165
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_rd = 0U;
    } else {
	if ((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2052__PROF__TesterWrapper__l613(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2052__PROF__TesterWrapper__l613\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:613
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T8) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T3;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2053__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2053__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T33;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2054__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2054__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T24) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T34;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T15) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T33;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T3) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2055__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2055__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T33;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2056__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2056__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T33;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2057__PROF__TesterWrapper__l7058(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2057__PROF__TesterWrapper__l7058\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:7058
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T145) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__limitReached))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState = 0U;
	} else {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T136) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__limitReached)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState = 0U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T136) 
		     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__limitReached))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState = 1U;
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2058__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2058__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst = 0U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2059__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2059__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2060__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2060__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2061__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l352(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2061__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l352\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:352
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_B[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_in[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_B[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_in[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_B[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_in[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_B[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_in[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2062__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l346(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2062__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l346\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:346
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_A[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_in[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_A[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_in[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_A[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_in[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_A[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_in[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2063__PROF__ResultInstrGen__l207(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2063__PROF__ResultInstrGen__l207\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen.v:207
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2064__PROF__ResultInstrGen__l201(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2064__PROF__ResultInstrGen__l201\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen.v:201
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2065__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l543(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2065__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l543\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:543
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_B[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_in[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_B[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_in[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_B[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_in[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_B[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_in[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2066__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l537(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2066__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l537\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:537
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_A[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_in[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_A[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_in[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_A[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_in[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_A[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_in[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2067__PROF__ExecInstrGen__l207(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2067__PROF__ExecInstrGen__l207\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen.v:207
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2068__PROF__ExecInstrGen__l201(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2068__PROF__ExecInstrGen__l201\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen.v:201
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2069__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2069__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_clear 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R20;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2070__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2070__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_acc_shift 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R16;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2071__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2071__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_clear 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R20;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2072__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2072__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_acc_shift 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R16;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2073__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2073__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_clear 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R20;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2074__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2074__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_acc_shift 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R16;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2075__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2075__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_clear 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R20;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2076__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2076__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_acc_shift 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R16;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2077__PROF__ExecAddrGen__l129(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2077__PROF__ExecAddrGen__l129\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen.v:129
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_ack_out) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2078__PROF__FetchInstrGen__l207(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2078__PROF__FetchInstrGen__l207\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen.v:207
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2079__PROF__FetchInstrGen__l201(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2079__PROF__FetchInstrGen__l201\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen.v:201
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2080__PROF__TesterWrapper__l6508(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2080__PROF__TesterWrapper__l6508\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6508
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T145) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__T2;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2081__PROF__TesterWrapper__l5798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2081__PROF__TesterWrapper__l5798\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5798
    if ((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
		       >> 0x28U)))) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 
	    = (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
			     >> 0x29U)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2082__PROF__TesterWrapper__l5798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2082__PROF__TesterWrapper__l5798\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5798
    if ((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
		       >> 0x28U)))) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 
	    = (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
			     >> 0x29U)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2083__PROF__TesterWrapper__l5798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2083__PROF__TesterWrapper__l5798\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5798
    if ((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
		       >> 0x28U)))) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 
	    = (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
			     >> 0x29U)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2084__PROF__TesterWrapper__l5798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2084__PROF__TesterWrapper__l5798\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5798
    if ((1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
		       >> 0x28U)))) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 
	    = (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
			     >> 0x29U)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2085__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2085__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_neg 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R8;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2086__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2086__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_neg 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R8;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2087__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2087__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_neg 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R8;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2088__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2088__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_neg 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R8;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2089__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2089__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep 
	    = (IData)((VL_ULL(0x7ffffffff8) & ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixColsGroup)) 
					       << 6U)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2090__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l215(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2090__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l215\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx19,4,0);
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:215
    __Vtableidx19 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_ack_out) 
		      << 4U) | ((8U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state) 
				       << 3U)) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state) 
						   << 1U) 
						  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state 
	= vlTOPp->__Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state
	[__Vtableidx19];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2091__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2091__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2092__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2092__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2093__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2093__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2094__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2094__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2095__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2095__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2096__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2096__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2097__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2097__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2098__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2098__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2099__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2099__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2100__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2100__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2101__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2101__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2102__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2102__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2103__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2103__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2104__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2104__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2105__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2105__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2106__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2106__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2107__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2107__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2108__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2108__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2109__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2109__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2110__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2110__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2111__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2111__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2112__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2112__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2113__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2113__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][3U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[3U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2114__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2114__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][3U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[3U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2115__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2115__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][3U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[3U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2116__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2116__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2117__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2117__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2118__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l195(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2118__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l195\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:195
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_ack_out) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2119__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l291(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2119__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l291\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:291
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_ack_out) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2120__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l311(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2120__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l311\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx14,4,0);
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:311
    __Vtableidx14 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_ack_out) 
		      << 4U) | ((8U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
				       << 3U)) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state) 
						   << 1U) 
						  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state 
	= vlTOPp->__Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state
	[__Vtableidx14];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2121__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2121__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2122__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2122__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2123__PROF__ExecAddrGen__l139(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2123__PROF__ExecAddrGen__l139\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen.v:139
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr = 0U;
    } else {
	if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state) 
	      >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T25))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2124__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2124__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 
	    = (VL_ULL(0x60000000000) | vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T3);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2125__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l308(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2125__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l308\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:308
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2126__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l302(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2126__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l302\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:302
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2127__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2127__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U][5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U][6U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[6U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][6U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[6U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__T55[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__T55[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__T55[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__T55[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__T55[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__T55[5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[6U] 
	    = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__T55[6U]);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2128__PROF__ResultInstrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2128__PROF__ResultInstrGen__l185\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx17,4,0);
    // Body
    // ALWAYS at ResultInstrGen.v:185
    __Vtableidx17 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T5) 
		      << 4U) | ((8U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
				       << 3U)) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state) 
						   << 1U) 
						  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state 
	= vlTOPp->__Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state
	[__Vtableidx17];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2129__PROF__FetchInstrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2129__PROF__FetchInstrGen__l185\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx12,4,0);
    // Body
    // ALWAYS at FetchInstrGen.v:185
    __Vtableidx12 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T5) 
		      << 4U) | ((8U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
				       << 3U)) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state) 
						   << 1U) 
						  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state 
	= vlTOPp->__Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state
	[__Vtableidx12];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2130__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l337(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2130__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l337\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:337
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr = 0U;
    } else {
	if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
	      >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_vld_in))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2131__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l241(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2131__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l241\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:241
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr = 0U;
    } else {
	if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
	      >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_vld_in))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2132__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l327(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2132__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l327\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:327
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_out_V_V_TREADY) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2133__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l231(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2133__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l231\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:231
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_out_V_V_TREADY) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2134__PROF__TesterWrapper__l6508(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2134__PROF__TesterWrapper__l6508\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6508
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regMax 
	= (0xfU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_actualPrecision) 
		   - (IData)(1U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2135__PROF__ExecAddrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2135__PROF__ExecAddrGen__l149\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx1,4,0);
    // Body
    // ALWAYS at ExecAddrGen.v:149
    __Vtableidx1 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_ack_out) 
		     << 4U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state) 
				<< 2U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T25) 
					   << 1U) | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state 
	= vlTOPp->__Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state
	[__Vtableidx1];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2136__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l205(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2136__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l205\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:205
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr = 0U;
    } else {
	if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state) 
		    >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2137__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l301(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2137__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l301\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:301
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr = 0U;
    } else {
	if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state) 
		    >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state)))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2138__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2138__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T147;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2139__PROF__ResultInstrGen__l175(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2139__PROF__ResultInstrGen__l175\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen.v:175
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr = 0U;
    } else {
	if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state) 
		    >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state)))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2140__PROF__FetchInstrGen__l175(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2140__PROF__FetchInstrGen__l175\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen.v:175
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr = 0U;
    } else {
	if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state) 
		    >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state)))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2141__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2141__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T8) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = 2U;
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = 1U;
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2142__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2142__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T8) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = 2U;
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = 1U;
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2143__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2143__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T8) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = 2U;
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = 1U;
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2144__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l208(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2144__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l208\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx4,4,0);
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:208
    __Vtableidx4 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_ack_out) 
		     << 4U) | ((8U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state) 
				      << 3U)) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state) 
						  << 1U) 
						 | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state 
	= vlTOPp->__Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state
	[__Vtableidx4];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2145__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2145__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T8) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T29) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState = 2U;
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T3) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState = 1U;
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2146__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2146__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[2U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2147__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2147__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState))) {
	if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regCycles = 0U;
	}
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regCycles 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T48;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2148__PROF__ExecAddrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2148__PROF__ExecAddrGen__l185\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx2,3,0);
    // Body
    // ALWAYS at ExecAddrGen.v:185
    __Vtableidx2 = ((8U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
			   << 3U)) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state) 
				       << 1U) | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state 
	= vlTOPp->__Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state
	[__Vtableidx2];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2149__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2149__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_v 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R24;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2150__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2150__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_v 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R24;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2151__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2151__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_v 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R24;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2152__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2152__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_v 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R24;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2153__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l347(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2153__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l347\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx15,4,0);
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:347
    __Vtableidx15 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_out_V_V_TREADY) 
		      << 4U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_vld_in) 
				 << 3U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
					    << 1U) 
					   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state 
	= vlTOPp->__Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state
	[__Vtableidx15];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2154__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l188(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2154__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l188\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:188
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_ack_out) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2155__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l251(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2155__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l251\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx20,4,0);
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:251
    __Vtableidx20 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_out_V_V_TREADY) 
		      << 4U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_vld_in) 
				 << 3U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
					    << 1U) 
					   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state 
	= vlTOPp->__Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state
	[__Vtableidx20];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2156__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2156__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 
	    = vlTOPp->VerilatedTesterWrapper__DOT__T72;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2157__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2157__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T23;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T14;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2158__PROF__ExecAddrGen__l175(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2158__PROF__ExecAddrGen__l175\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen.v:175
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr = 0U;
    } else {
	if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state) 
		    >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state)))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2159__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2159__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T23;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T14;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2160__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2160__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T23;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T14;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2161__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2161__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T24) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regCounter 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T23;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T15) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regCounter 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T14;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T3) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regCounter = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2162__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l234(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2162__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l234\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:234
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr = 0U;
    } else {
	if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
	      >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_vld_in))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2163__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2163__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixRows;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2164__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2164__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2165__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2165__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2166__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2166__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2167__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l224(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2167__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l224\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:224
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_out_V_V_TREADY) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2168__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l295(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2168__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l295\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:295
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)) 
	       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		  >> 1U)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300_pp0_iter1_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300;
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2169__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2169__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount 
	    = (IData)((VL_ULL(0xfffffffff) & ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixColsGroup)) 
					      << 3U)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2170__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2170__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:198
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr = 0U;
    } else {
	if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state) 
		    >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state)))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2171__PROF__TesterWrapper__l3261(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2171__PROF__TesterWrapper__l3261\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3261
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regOutstandingWrBytes = 0U;
    } else {
	if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T38)) 
	     & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_4__DOT__T7) 
		 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)) 
		& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux_1__DOT__T0))))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regOutstandingWrBytes 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T42;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T38) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regOutstandingWrBytes 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T37;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2172__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2172__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst 
	    = (0xfffffff8U & (IData)((VL_ULL(0xfffffffff) 
				      & ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixColsGroup)) 
					 << 3U))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2173__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2173__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regMaxCount 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_actualPrecision;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2174__PROF__TesterWrapper__l2958(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2174__PROF__TesterWrapper__l2958\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2958
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2175__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l244(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2175__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l244\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx5,4,0);
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:244
    __Vtableidx5 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_out_V_V_TREADY) 
		     << 4U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_vld_in) 
				<< 3U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
					   << 1U) | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state 
	= vlTOPp->__Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state
	[__Vtableidx5];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2176__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2176__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst 
	    = (0xfffffff8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_actualPrecision));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2177__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2177__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regSeqElem;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2178__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2178__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2179__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2179__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:29
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8][2U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[3U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8][3U];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__do_enq) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[3U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2180__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2180__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:29
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11][2U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[3U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11][3U];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__do_enq) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[3U] 
	    = (0xfffffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[3U]);
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[3U] 
	    = (0xfffffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[3U]);
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2181__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2181__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:29
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11][2U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[3U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11][3U];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__do_enq) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[3U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2182__PROF__DualPortBRAM__l38(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2182__PROF__DualPortBRAM__l38\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:38
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R11][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R11][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R11][2U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[3U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R11][3U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2183__PROF__DualPortBRAM__l38(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2183__PROF__DualPortBRAM__l38\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:38
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R14][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R14][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R14][2U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[3U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R14][3U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2184__PROF__DualPortBRAM__l38(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2184__PROF__DualPortBRAM__l38\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:38
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R14][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R14][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R14][2U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout[3U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R14][3U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2185__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2185__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2186__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2186__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2187__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2187__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2188__PROF__TesterWrapper__l5984(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2188__PROF__TesterWrapper__l5984\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5984
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__regDecodeErrors = 0U;
    } else {
	if ((3U <= (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__regDecodeErrors 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T1;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2189__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l320(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2189__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l320\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:320
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2190__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l314(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2190__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l314\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:314
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2191__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2191__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R6 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2192__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l358(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2192__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l358\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:358
    if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 4U) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
			  >> 1U)))) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__p_s_reg_396 
	    = (0xffU & ((2U == (0xffU & ((IData)(1U) 
					 + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__val_assign_reg2mem_reg_126))))
			 ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__val_assign_reg2mem_reg_126))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2193__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2193__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_addr_base 
	    = (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
			   << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
					>> 0x10U)));
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_addr_base 
		= (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
			       << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
					    >> 0x10U)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2194__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2194__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_range 
	    = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
		     >> 0xfU));
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_range 
		= (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
			 >> 0xfU));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2195__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2195__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesAlmostFinished = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesAlmostFinished 
		= (0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
			      - (IData)(8U)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2196__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l586(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2196__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l586\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx9,4,0);
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:586
    __Vtableidx9 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_ack_out) 
		     << 4U) | ((8U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state) 
				      << 3U)) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state) 
						  << 1U) 
						 | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state 
	= vlTOPp->__Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state
	[__Vtableidx9];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2197__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2197__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R6 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2198__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l896(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2198__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l896\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:896
    if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2) 
	  & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 3U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_24_reg_1835 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_24_fu_914_p2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2199__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2199__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_offset_bytes;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2200__PROF__TesterWrapper__l2646(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2200__PROF__TesterWrapper__l2646\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2646
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T15) 
	     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T54)))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T14) {
		vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState = 1U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T0) 
		     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regShiftCount)))) {
		    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState = 2U;
		} else {
		    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T6) {
			vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState = 1U;
		    }
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2201__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2201__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R6 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2202__PROF__TesterWrapper__l613(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2202__PROF__TesterWrapper__l613\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:613
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRow = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRow 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2203__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2203__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep 
	    = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U]);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2204__PROF__TesterWrapper__l5798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2204__PROF__TesterWrapper__l5798\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5798
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__R5 
	= (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		 >> 0x1fU));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2205__PROF__TesterWrapper__l5798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2205__PROF__TesterWrapper__l5798\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5798
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__R5 
	= (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		 >> 0x1fU));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2206__PROF__TesterWrapper__l5798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2206__PROF__TesterWrapper__l5798\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5798
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__R5 
	= (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		 >> 0x1fU));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2207__PROF__TesterWrapper__l5798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2207__PROF__TesterWrapper__l5798\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5798
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__R5 
	= (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		 >> 0x1fU));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2208__PROF__TesterWrapper__l613(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2208__PROF__TesterWrapper__l613\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:613
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRowMinusOne = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRowMinusOne 
		= (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row) 
			      - (IData)(1U)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2209__PROF__TesterWrapper__l613(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2209__PROF__TesterWrapper__l613\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:613
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMStart = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMStart 
		= (3U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_start));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2210__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2210__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R6 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2211__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2211__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount 
	    = (0x1fffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes) 
			  >> 3U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2212__PROF__TesterWrapper__l223(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2212__PROF__TesterWrapper__l223\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:223
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst 
	    = (0x1ff8U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes) 
			  >> 3U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2213__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2213__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_count;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2214__PROF__ExecInstrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2214__PROF__ExecInstrGen__l185\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx7,4,0);
    // Body
    // ALWAYS at ExecInstrGen.v:185
    __Vtableidx7 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T5) 
		     << 4U) | ((8U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
				      << 3U)) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state) 
						  << 1U) 
						 | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state 
	= vlTOPp->__Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state
	[__Vtableidx7];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2215__PROF__ExecInstrGen__l175(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2215__PROF__ExecInstrGen__l175\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen.v:175
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr = 0U;
    } else {
	if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state) 
		    >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state)))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2216__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2216__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2217__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l824(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2217__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l824\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:824
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2218__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l818(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2218__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l818\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:818
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[6U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2219__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2219__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U];
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2220__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2220__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2221__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l566(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2221__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l566\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:566
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_ack_out) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2222__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l561(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2222__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l561\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:561
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__lhs_V_reg_295 
	= (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__lhs_V_reg_295);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2223__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l284(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2223__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l284\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:284
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg)) 
		   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)))) 
	       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__addr_negate_V_reg_280 
	    = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
		     >> 0x18U));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__lhs_V_1_reg_285 
	    = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
		     >> 0x19U));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__lhs_V_2_reg_275 
	    = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
		     >> 0x17U));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__lhs_V_reg_295 
	    = ((0x10000U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__lhs_V_reg_295) 
	       | (0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
			     >> 7U)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__tmp_V_1_reg_260[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__tmp_V_1_reg_260[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__tmp_V_1_reg_260[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__tmp_V_1_reg_260[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__tmp_reg_290 
	    = (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
			   >> 7U) + ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
				      << 9U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
						>> 0x17U))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2224__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l576(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2224__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l576\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:576
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr = 0U;
    } else {
	if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state) 
		    >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2225__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2225__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2226__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2226__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2227__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2227__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2228__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2228__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2229__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l872(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2229__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l872\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:872
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state)) 
	 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_in[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_in[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_in[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_in[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2230__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l866(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2230__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l866\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:866
    if (((1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state)) 
	 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_in[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_in[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_in[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_in[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2231__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l612(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2231__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l612\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:612
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr = 0U;
    } else {
	if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
	      >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_vld_in))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2232__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l602(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2232__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l602\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:602
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_out_V_V_TREADY) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2233__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2233__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:29
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R0];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_enq) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_0;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_0;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2234__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l622(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2234__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l622\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtableidx10,4,0);
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:622
    __Vtableidx10 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_out_V_V_TREADY) 
		      << 4U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_vld_in) 
				 << 3U) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
					    << 1U) 
					   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95))));
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state 
	= vlTOPp->__Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state
	[__Vtableidx10];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2235__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2235__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_1 = 0U;
    } else {
	if ((7U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState)) 
		   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState)) 
		      >> 1U)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_1 
		= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T12);
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_1 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2236__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2236__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_3 = 0U;
    } else {
	if ((1U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState)) 
		   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState)) 
		      >> 3U)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_3 
		= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T12);
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_3 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2237__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2237__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_2 = 0U;
    } else {
	if ((3U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState)) 
		   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState)) 
		      >> 2U)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_2 
		= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T12);
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_2 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2238__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2238__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_0 = 0U;
    } else {
	if ((0xfU & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState)) 
		     & ((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState))))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_0 
		= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T12);
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_0 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2239__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l276(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2239__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l276\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:276
    if (((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 1U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_s_reg_97 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__i_V_fu_177_p2;
    } else {
	if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg)) 
		       | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)))) 
		   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_s_reg_97 = 0U;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2240__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l260(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2240__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l260\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:260
    if (((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 1U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_lhsAddr_V_read_assign_reg_88 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__addr_lhsAddr_V_1_fu_244_p2;
    } else {
	if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg)) 
		       | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)))) 
		   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_lhsAddr_V_read_assign_reg_88 
		= (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
			       << 0x19U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
					    >> 7U)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2241__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l268(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2241__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l268\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:268
    if (((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 1U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_rhsAddr_V_read_assign_reg_79 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__addr_rhsAddr_V_1_fu_250_p2;
    } else {
	if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg)) 
		       | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)))) 
		   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_rhsAddr_V_read_assign_reg_79 
		= (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
			       << 9U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
					 >> 0x17U)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2242__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l176(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2242__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l176\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:176
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter2 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_subdone) {
	    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg)) 
			   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)))) 
		       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter2 = 0U;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter2 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2243__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l945(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2243__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l945\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:945
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_dram_block_count_V_reg_706 
	= (0x3fU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_dram_block_count_V_reg_706));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2244__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2244__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 = 0U;
    } else {
	if ((7U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState)) 
		   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState)) 
		      >> 1U)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 
		= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T12);
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2245__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2245__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 = 0U;
    } else {
	if ((1U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState)) 
		   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState)) 
		      >> 3U)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 
		= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T12);
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2246__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2246__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 = 0U;
    } else {
	if ((3U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState)) 
		   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState)) 
		      >> 2U)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 
		= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T12);
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2247__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2247__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 = 0U;
    } else {
	if ((0xfU & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState)) 
		     & ((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState))))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 
		= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T12);
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2248__PROF__TesterWrapper__l11602(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2248__PROF__TesterWrapper__l11602\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11602
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0[0U] = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0[1U] = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0[2U] 
	    = (0xfffffff8U & (vlTOPp->VerilatedTesterWrapper__DOT__R17 
			      << 3U));
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0[3U] 
	    = (7U & (vlTOPp->VerilatedTesterWrapper__DOT__R17 
		     >> 0x1dU));
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2249__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2249__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 = 0U;
    } else {
	if ((7U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState)) 
		   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState)) 
		      >> 1U)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 
		= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T12);
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2250__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2250__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 = 0U;
    } else {
	if ((1U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState)) 
		   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState)) 
		      >> 3U)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 
		= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T12);
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2251__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2251__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 = 0U;
    } else {
	if ((3U & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState)) 
		   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState)) 
		      >> 2U)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 
		= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T12);
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2252__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2252__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 = 0U;
    } else {
	if ((0xfU & ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState)) 
		     & ((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState))))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 
		= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T12);
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2253__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2253__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2254__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l556(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2254__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l556\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:556
    if ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_11_reg_743 
	    = (0xfffffffU & ((0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_7_reg_728) 
			     * (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_reg_119)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2255__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l549(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2255__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l549\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:549
    if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 4U) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
			  >> 1U)))) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_3_reg_758 
	    = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_13_fu_452_p2)
			   ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_offset_reg2mem_reg_142) 
				   + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_size_reg_717))));
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_s_reg_753 
	    = (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_13_fu_452_p2)
			 ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_reg2mem_reg_131))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2256__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2256__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_0 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T0) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_0 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_1;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2257__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2257__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_0 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T24) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_0 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_1;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2258__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2258__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_0 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T40) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_0 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_1;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2259__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2259__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_0 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T56) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_0 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_1;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2260__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2260__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_0 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T72) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_0 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_1;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2261__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2261__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_0 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T88) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_0 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_1;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2262__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2262__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_0 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T104) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_0 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_1;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2263__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2263__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_0 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T120) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_0 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_1;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2264__PROF__TesterWrapper__l3261(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2264__PROF__TesterWrapper__l3261\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3261
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T31) 
	     & (1U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T28) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 3U;
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T26) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 3U;
		} else {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T1) 
			 & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T14) 
				| (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T18))) 
			    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T21) 
			       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState)))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 3U;
		    } else {
			if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T1) 
			     & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T14)) 
				& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T18)))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 1U;
			} else {
			    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T1) 
				 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T14))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 2U;
			    } else {
				if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T3) 
				     & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
					>> 0x1eU))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = 3U;
				}
			    }
			}
		    }
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2265__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l307(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2265__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l307\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:307
    if ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382 
	    = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_1_reg2mem_reg_115 
	       == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352);
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_s_reg_386 
	    = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_1_reg2mem_reg_115);
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_1_reg_372 
	    = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_8_fu_191_p2)
			   ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_reg2mem_reg_92))));
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_2_reg_377 
	    = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_8_fu_191_p2)
			   ? (((0xffffU & ((IData)(1U) 
					   + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104))) 
			       == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ins_in_tiles_n_reg_337))
			       ? 0U : ((IData)(1U) 
				       + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104)))
			   : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_7_reg_367 
	    = (0xfffffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104) 
			     * (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_5_reg_358)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2266__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2266__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xdU][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xdU][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xdU][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xdU][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xdU][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xdU][5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xcU][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xcU][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xcU][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xcU][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xcU][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xcU][5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xbU][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xbU][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xbU][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xbU][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xbU][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xbU][5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xaU][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xaU][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xaU][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xaU][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xaU][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xaU][5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [9U][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [9U][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [9U][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [9U][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [9U][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [9U][5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [8U][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [8U][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [8U][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [8U][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [8U][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [8U][5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [7U][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [7U][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [7U][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [7U][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [7U][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [7U][5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [6U][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [6U][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [6U][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [6U][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [6U][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [6U][5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [5U][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [5U][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [5U][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [5U][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [5U][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [5U][5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [4U][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [4U][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [4U][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [4U][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [4U][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [4U][5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [3U][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [3U][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [3U][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [3U][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [3U][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [3U][5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [2U][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [2U][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [2U][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [2U][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [2U][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [2U][5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U][5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U][5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1[5U];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13 = 1U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[0U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[1U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[2U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[3U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[4U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[5U] 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[5U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2267__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2267__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1704
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_8_cast1_reg_1631 
	= (0xffU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_8_cast1_reg_1631));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2268__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2268__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1704
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_size_reg_1625 
	= (0x7ffU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_size_reg_1625));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2269__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2269__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1704
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_cast1_reg_1636 
	= (0x3fU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_cast1_reg_1636));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2270__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2270__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1704
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_reg_1605 
	= (1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_reg_1605));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2271__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2271__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1704
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_reg_1598 
	= (1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_reg_1598));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2272__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2272__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1704
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_r_reg_1592 
	= (0x3fU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_r_reg_1592));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2273__PROF__TesterWrapper__l9447(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2273__PROF__TesterWrapper__l9447\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:9447
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2 
	= (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2274__PROF__TesterWrapper__l9447(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2274__PROF__TesterWrapper__l9447\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:9447
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15 
	= (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2275__PROF__TesterWrapper__l9447(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2275__PROF__TesterWrapper__l9447\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:9447
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12 
	= (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2276__PROF__TesterWrapper__l9447(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2276__PROF__TesterWrapper__l9447\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:9447
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R32 
	= (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_45);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2277__PROF__TesterWrapper__l9447(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2277__PROF__TesterWrapper__l9447\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:9447
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R7 
	= (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_14);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2278__PROF__TesterWrapper__l9447(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2278__PROF__TesterWrapper__l9447\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:9447
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R20 
	= (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_23);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2279__PROF__Q_srl__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2279__PROF__Q_srl__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:190
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xdU];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = 0U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xcU];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xbU];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0xaU];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [9U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [8U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [7U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [6U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [5U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [4U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [3U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [2U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12 = 1U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
	    [0U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13 = 1U;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2280__PROF__FetchInstrGen__l117(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2280__PROF__FetchInstrGen__l117\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen.v:117
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg = 0U;
    } else {
	if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_CS_fsm))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg = 1U;
	} else {
	    if ((1U & (((~ ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
				>> 1U)) | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state12_io))) 
			& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
			   >> 0xbU)) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_9_reg_739) 
					| (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_20_reg_798)))))) {
		vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2281__PROF__TesterWrapper__l7647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2281__PROF__TesterWrapper__l7647\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:7647
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCompletedWrBytes = 0U;
    } else {
	if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCompletedWrBytes = 0U;
	} else {
	    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__empty)) 
		       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCompletedWrBytes 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T16;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2282__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2282__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0[0U] 
	    = (IData)((((QData)((IData)(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
					  ? (IData)(
						    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
						     >> 0x20U))
					  : (IData)(
						    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
						     >> 0x20U))))) 
			<< 9U) | (QData)((IData)((0x1feU 
						  & (((1U 
						       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
						       ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)
						       : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)) 
						     << 1U))))));
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0[1U] 
	    = ((0xfc000000U & (((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
				 ? 1U : 0U) << 0x1aU)) 
	       | (IData)(((((QData)((IData)(((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
					      ? (IData)(
							(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
							 >> 0x20U))
					      : (IData)(
							(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
							 >> 0x20U))))) 
			    << 9U) | (QData)((IData)(
						     (0x1feU 
						      & (((1U 
							   & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
							   ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)
							   : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)) 
							 << 1U))))) 
			  >> 0x20U)));
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0[2U] 
	    = (0x3ffffffU & (((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
			       ? 1U : 0U) >> 6U));
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2283__PROF__TesterWrapper__l11472(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2283__PROF__TesterWrapper__l11472\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11472
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__do_enq) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0 
	    = ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo);
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2284__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2284__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIGW(__Vtemp311,95,0,3);
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__do_enq) {
	__Vtemp311[1U] = ((0xfc000000U & (((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
					    ? (IData)(
						      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
						       >> 0x2aU))
					    : 0U) << 0x1aU)) 
			  | (IData)(((((QData)((IData)(
						       (1U 
							& ((~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24) 
							   | (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
								      >> 0x29U)))))) 
				       << 0x39U) | 
				      (((QData)((IData)(
							((1U 
							  & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
							  ? (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
								     >> 9U))
							  : (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
								     >> 0x20U))))) 
					<< 9U) | (QData)((IData)(
								 ((0x1feU 
								   & (((1U 
									& vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
								        ? 8U
								        : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)) 
								      << 1U)) 
								  | (1U 
								     & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24 
									& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)))))))) 
				     >> 0x20U)));
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0[0U] 
	    = (IData)((((QData)((IData)((1U & ((~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24) 
					       | (IData)(
							 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
							  >> 0x29U)))))) 
			<< 0x39U) | (((QData)((IData)(
						      ((1U 
							& vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
						        ? (IData)(
								  (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
								   >> 9U))
						        : (IData)(
								  (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
								   >> 0x20U))))) 
				      << 9U) | (QData)((IData)(
							       ((0x1feU 
								 & (((1U 
								      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
								      ? 8U
								      : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)) 
								    << 1U)) 
								| (1U 
								   & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24 
								      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo)))))))));
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0[1U] 
	    = __Vtemp311[1U];
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0[2U] = 0U;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R4;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2285__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l702(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2285__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l702\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:702
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_reg2mem_0_fu_150 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_2_fu_1076_p3;
    } else {
	if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
	     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 2U))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_reg2mem_0_fu_150 = 0U;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2286__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l658(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2286__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l658\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:658
    if (((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2)) 
	    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	   | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2) 
	       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2))) 
	      & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)))) 
	  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_fu_158 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_1_fu_919_p3;
    } else {
	if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
	     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 2U))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_fu_158 = 0U;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2287__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l674(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2287__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l674\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:674
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_5_fu_1129_p3;
    } else {
	if ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2) 
		& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2))) 
	       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		 >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_1_fu_973_p3;
	} else {
	    if ((((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2)) 
		    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2))) 
		   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
		  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_3_fu_816_p3;
	    } else {
		if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
		     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			>> 2U))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142 = 0U;
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2288__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l686(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2288__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l686\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:686
    if (((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
	     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage4_11001))) 
	    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781))) 
	   | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
	       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770)) 
	      & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage4_11001)))) 
	  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	     >> 7U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__offset_res_reg2mem_0_fu_162 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_1_fu_1434_p3;
    } else {
	if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
	     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 2U))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__offset_res_reg2mem_0_fu_162 = 0U;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2289__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l722(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2289__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l722\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:722
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_9_fu_1161_p3;
    } else {
	if ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2) 
		& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2))) 
	       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		 >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_3_fu_1005_p3;
	} else {
	    if ((((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2)) 
		    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2))) 
		   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
		  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_6_fu_848_p3;
	    } else {
		if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
		     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			>> 2U))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134 
			= (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527));
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2290__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l884(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2290__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l884\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:884
    if ((((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2)) 
	    & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp27_reg_1790 
	    = (0xffffU & ((IData)((VL_ULL(0xffffffffffff) 
				   & VL_EXTENDS_QQ(48,45, 
						   (VL_ULL(0x1fffffffffff) 
						    & VL_MULS_QQQ(45,45,45, 
								  (VL_ULL(0x1fffffffffff) 
								   & VL_EXTENDS_QI(45,27, 
										(0x7ffffffU 
										& ((IData)(0x7ffffffU) 
										+ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_11_fu_598_p2))))), 
								  (VL_ULL(0x1fffffffffff) 
								   & VL_EXTENDS_QI(45,16, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506)))))))) 
			  + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_l_reg_1549)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2291__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l638(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2291__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l638\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:638
    if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 2U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__i_1_reg2mem_reg_183 = 1U;
    } else {
	if (((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exitcond1_reg_1855)) 
	       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1)) 
	     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 3U))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__i_1_reg2mem_reg_183 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__i_s_reg_1859;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2292__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l784(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2292__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l784\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:784
    if ((((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138)) 
	  & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 3U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_shiftAmount_V2_reg_1825 
	    = ((0x1ffU & VL_EXTENDS_II(9,8, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))) 
	       == (0x1ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138) 
			     - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130))));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__negate2_reg_1815 
	    = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_l_reg_1535) 
		& (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))) 
	       ^ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_r_reg_1542) 
		  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_202_p2)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2293__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l791(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2293__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l791\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:791
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2) 
	   & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
	  & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 3U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_shiftAmount_V_reg_1810 
	    = ((0x1ffU & VL_EXTENDS_II(9,8, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))) 
	       == (0x1ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138) 
			     - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130))));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__negate_reg_1800 
	    = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_l_reg_1535) 
		& (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))) 
	       ^ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_r_reg_1542) 
		  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_202_p2)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2294__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l777(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2294__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l777\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:777
    if (((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2)) 
	   & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
	  & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 3U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_shiftAmount_V1_reg_1795 
	    = ((0x1ffU & VL_EXTENDS_II(9,8, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))) 
	       == (0x1ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138) 
			     - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130))));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__negate1_reg_1785 
	    = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_l_reg_1535) 
		& (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126))) 
	       ^ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_r_reg_1542) 
		  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_202_p2)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2295__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l646(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2295__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l646\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:646
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
	  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 4U))) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_12_reg_1850;
    } else {
	if ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
		& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781))) 
	       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
	      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
	     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 4U))) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_4_reg_1840;
	} else {
	    if ((((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781)) 
		    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770))) 
		   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
		  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
		 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		    >> 4U))) {
		vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_8_reg_1830;
	    } else {
		if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
		     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			>> 2U))) {
		    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126 
			= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519))
			    ? 0xffU : 0U);
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2296__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l746(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2296__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l746\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:746
    if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
	  & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 4U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_lhsOffset_V2_reg_1879 
	    = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp30_reg_1820) 
			  + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_fu_154)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_rhsOffset_V2_reg_1884 
	    = (0xffffU & (((IData)((VL_ULL(0xffffffffffff) 
				    & VL_EXTENDS_QQ(48,45, 
						    (VL_ULL(0x1fffffffffff) 
						     & VL_MULS_QQQ(45,45,45, 
								   (VL_ULL(0x1fffffffffff) 
								    & VL_EXTENDS_QI(45,27, 
										(0x7ffffffU 
										& ((0xffffU 
										& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_load_reg_1751))) 
										+ 
										VL_EXTENDS_II(27,9, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_reg_1756)))))), 
								   (VL_ULL(0x1fffffffffff) 
								    & VL_EXTENDS_QI(45,16, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506)))))))) 
			   + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_r_reg_1556)) 
			  + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_offset_reg2mem_0_fu_146)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2297__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2297__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:753
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763))) 
	  & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 4U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_lhsOffset_V_reg_1869 
	    = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp22_reg_1805) 
			  + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_fu_154)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_rhsOffset_V_reg_1874 
	    = (0xffffU & (((IData)((VL_ULL(0xffffffffffff) 
				    & VL_EXTENDS_QQ(48,45, 
						    (VL_ULL(0x1fffffffffff) 
						     & VL_MULS_QQQ(45,45,45, 
								   (VL_ULL(0x1fffffffffff) 
								    & VL_EXTENDS_QI(45,27, 
										(0x7ffffffU 
										& ((0xffffU 
										& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_load_reg_1751))) 
										+ 
										VL_EXTENDS_II(27,9, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_reg_1756)))))), 
								   (VL_ULL(0x1fffffffffff) 
								    & VL_EXTENDS_QI(45,16, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506)))))))) 
			   + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_r_reg_1556)) 
			  + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_offset_reg2mem_0_fu_146)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2326__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2326__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:198
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2327__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2327__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:198
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2328__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2328__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:198
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2329__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2329__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:198
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2330__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2330__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:198
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2331__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2331__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:198
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2435__PROF__ResultInstrGen__l167(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2435__PROF__ResultInstrGen__l167\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2436__PROF__ExecInstrGen__l167(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2436__PROF__ExecInstrGen__l167\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2440__PROF__FetchInstrGen__l167(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2440__PROF__FetchInstrGen__l167\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2442__PROF__ResultInstrGen__l131(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2442__PROF__ResultInstrGen__l131\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2443__PROF__ExecInstrGen__l131(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2443__PROF__ExecInstrGen__l131\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2444__PROF__FetchInstrGen__l131(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2444__PROF__FetchInstrGen__l131\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2445__PROF__ExecAddrGen__l167(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2445__PROF__ExecAddrGen__l167\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2471__PROF__ResultInstrGen__l141(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2471__PROF__ResultInstrGen__l141\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2476__PROF__ExecInstrGen__l141(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2476__PROF__ExecInstrGen__l141\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2493__PROF__ExecAddrGen__l131(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2493__PROF__ExecAddrGen__l131\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2496__PROF__FetchInstrGen__l141(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2496__PROF__FetchInstrGen__l141\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2499__PROF__TesterWrapper__l5801(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2499__PROF__TesterWrapper__l5801\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:5801
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2501__PROF__TesterWrapper__l5801(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2501__PROF__TesterWrapper__l5801\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:5801
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2503__PROF__TesterWrapper__l5801(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2503__PROF__TesterWrapper__l5801\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:5801
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2505__PROF__TesterWrapper__l5801(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2505__PROF__TesterWrapper__l5801\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:5801
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2517__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2517__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2519__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2519__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2521__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2521__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2523__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2523__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2525__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2525__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2527__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2527__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2529__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2529__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2531__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2531__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2533__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2533__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2535__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2535__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2537__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2537__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2539__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2539__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2541__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2541__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2543__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2543__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2545__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2545__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2547__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2547__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2549__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2549__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2551__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2551__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2553__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2553__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2555__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2555__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2557__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2557__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2559__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2559__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2561__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2561__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2562__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2562__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2563__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2563__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2574__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l197(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2574__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l197\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2575__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l293(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2575__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l293\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2586__PROF__ExecAddrGen__l141(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2586__PROF__ExecAddrGen__l141\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2587__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2587__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2590__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2590__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][6U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[6U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][6U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[6U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][6U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[6U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2591__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2591__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2592__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l243(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2592__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l243\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2593__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l329(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2593__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l329\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2594__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l233(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2594__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l233\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2596__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l207(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2596__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l207\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2597__PROF__ResultInstrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2597__PROF__ResultInstrGen__l149\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2598__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l303(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2598__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l303\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2599__PROF__FetchInstrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2599__PROF__FetchInstrGen__l149\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2600__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2600__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2601__PROF__ResultInstrGen__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2601__PROF__ResultInstrGen__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2602__PROF__ResultInstrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2602__PROF__ResultInstrGen__l185\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2603__PROF__FetchInstrGen__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2603__PROF__FetchInstrGen__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2604__PROF__FetchInstrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2604__PROF__FetchInstrGen__l185\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2609__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2609__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2620__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2620__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2621__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2621__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2623__PROF__ExecAddrGen__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2623__PROF__ExecAddrGen__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2644__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l226(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2644__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l226\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2646__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l297(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2646__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l297\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2648__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l200(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2648__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l200\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2657__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2657__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:198
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2659__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2659__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:198
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2667__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2667__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at DualPortBRAM.v:33
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2670__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2670__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at DualPortBRAM.v:33
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2673__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2673__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at DualPortBRAM.v:33
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2676__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2676__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:198
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2677__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2677__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:198
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2678__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2678__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:198
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2683__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l236(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2683__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l236\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2716__PROF__ExecInstrGen__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2716__PROF__ExecInstrGen__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2717__PROF__ExecInstrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2717__PROF__ExecInstrGen__l185\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2718__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2718__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:198
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2723__PROF__Q_srl__l198(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2723__PROF__Q_srl__l198\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:198
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2725__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l568(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2725__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l568\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2732__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l578(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2732__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l578\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2733__PROF__ExecInstrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2733__PROF__ExecInstrGen__l149\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2734__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2734__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] = 0U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2735__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2735__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] = 0U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2736__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2736__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] = 0U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2737__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2737__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] = 0U;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2740__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l614(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2740__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l614\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2741__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l604(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2741__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l604\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2762__PROF__TesterWrapper__l11618(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2762__PROF__TesterWrapper__l11618\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11618
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0[3U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2771__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2771__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2801__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2801__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12[5U];
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13[5U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[2U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[3U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[4U];
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U][5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14[5U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2814__PROF__Q_srl__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2814__PROF__Q_srl__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at Q_srl.v:196
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xeU] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xdU] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xcU] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xbU] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0xaU] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[9U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[8U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[7U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[6U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[5U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[4U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[3U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2820__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2820__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2827__PROF__TesterWrapper__l11390(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2827__PROF__TesterWrapper__l11390\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11390
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0][0U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0[0U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0][1U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0[1U];
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0][2U] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0[2U];
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2866__PROF__TesterWrapper__l1893(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2866__PROF__TesterWrapper__l1893\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1893
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R0 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R1;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2867__PROF__TesterWrapper__l1893(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2867__PROF__TesterWrapper__l1893\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1893
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R0 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R1;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2868__PROF__TesterWrapper__l1893(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2868__PROF__TesterWrapper__l1893\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1893
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R0 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R1;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2869__PROF__TesterWrapper__l1893(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2869__PROF__TesterWrapper__l1893\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1893
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R0 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R1;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2870__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2870__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R4 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2871__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2871__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R3 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2872__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2872__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R10 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2873__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2873__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R9 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2874__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2874__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R16 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2875__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2875__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R15 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2876__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2876__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R22 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2877__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2877__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R21 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2878__PROF__TesterWrapper__l6499(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2878__PROF__TesterWrapper__l6499\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__limitReached 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__regCount) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__regMax));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2879__PROF__TesterWrapper__l1145(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2879__PROF__TesterWrapper__l1145\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T34 
	= (0xffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2880__PROF__TesterWrapper__l1132(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2880__PROF__TesterWrapper__l1132\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T22 
	= ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2881__PROF__TesterWrapper__l1121(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2881__PROF__TesterWrapper__l1121\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T14 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlocksReceived);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2883__PROF__TesterWrapper__l66(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2883__PROF__TesterWrapper__l66\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T11 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2884__PROF__TesterWrapper__l62(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2884__PROF__TesterWrapper__l62\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T7 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regCounter 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2885__PROF__TesterWrapper__l66(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2885__PROF__TesterWrapper__l66\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T11 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2886__PROF__TesterWrapper__l66(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2886__PROF__TesterWrapper__l66\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T11 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2887__PROF__TesterWrapper__l66(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2887__PROF__TesterWrapper__l66\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T11 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2888__PROF__TesterWrapper__l62(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2888__PROF__TesterWrapper__l62\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2889__PROF__TesterWrapper__l594(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2889__PROF__TesterWrapper__l594\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMRange));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2890__PROF__TesterWrapper__l216(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2890__PROF__TesterWrapper__l216\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T33 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	   + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2891__PROF__TesterWrapper__l217(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2891__PROF__TesterWrapper__l217\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	   + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2892__PROF__TesterWrapper__l351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2892__PROF__TesterWrapper__l351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2 
	= (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem)) 
	    << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2893__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2893__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2894__PROF__TesterWrapper__l216(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2894__PROF__TesterWrapper__l216\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T33 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	   + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2895__PROF__TesterWrapper__l217(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2895__PROF__TesterWrapper__l217\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T34 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	   + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2896__PROF__TesterWrapper__l351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2896__PROF__TesterWrapper__l351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2 
	= (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regSeqElem)) 
	    << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regStep)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2897__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2897__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2898__PROF__TesterWrapper__l216(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2898__PROF__TesterWrapper__l216\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T33 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	   + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2899__PROF__TesterWrapper__l217(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2899__PROF__TesterWrapper__l217\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	   + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2900__PROF__TesterWrapper__l351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2900__PROF__TesterWrapper__l351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2 
	= (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem)) 
	    << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2901__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2901__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2902__PROF__TesterWrapper__l216(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2902__PROF__TesterWrapper__l216\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T33 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	   + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2903__PROF__TesterWrapper__l217(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2903__PROF__TesterWrapper__l217\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem 
	   + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2904__PROF__TesterWrapper__l351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2904__PROF__TesterWrapper__l351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2 
	= (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem)) 
	    << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2905__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2905__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2906__PROF__TesterWrapper__l6984(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2906__PROF__TesterWrapper__l6984\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T145 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2908__PROF__TesterWrapper__l6974(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2908__PROF__TesterWrapper__l6974\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T136 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2909__PROF__ResultInstrGen__l233(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2909__PROF__ResultInstrGen__l233\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen.v:233
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[0U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[0U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[1U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[1U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[2U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[2U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[3U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[3U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[3U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[4U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[4U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[4U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[5U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[5U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[5U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out[6U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B[6U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A[6U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2910__PROF__ExecInstrGen__l233(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2910__PROF__ExecInstrGen__l233\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen.v:233
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[0U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[0U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[1U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[1U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[2U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[2U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[3U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[3U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[3U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[4U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[4U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[4U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[5U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[5U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[5U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out[6U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B[6U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A[6U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2911__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2911__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R20 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R21;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2912__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2912__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R16 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R17;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2913__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2913__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R20 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R21;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2914__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2914__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R16 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R17;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2915__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2915__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R20 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R21;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2916__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2916__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R16 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R17;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2917__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2917__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R20 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R21;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2918__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2918__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R16 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R17;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2919__PROF__ExecAddrGen__l233(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2919__PROF__ExecAddrGen__l233\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen.v:233
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[0U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_B[0U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_A[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[1U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_B[1U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_A[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[2U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_B[2U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_A[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out[3U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_B[3U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_A[3U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2920__PROF__FetchInstrGen__l233(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2920__PROF__FetchInstrGen__l233\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen.v:233
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[0U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[0U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[1U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[1U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[2U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[2U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[3U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[3U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[3U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[4U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[4U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[4U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[5U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[5U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[5U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out[6U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B[6U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A[6U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2921__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2921__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[6U] = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[6U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U];
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2922__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2922__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc 
	= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__T2);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2923__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2923__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc 
	= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T2);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2924__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2924__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc 
	= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T2);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2925__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2925__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc 
	= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T2);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2926__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2926__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R20;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2927__PROF__TesterWrapper__l1997(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2927__PROF__TesterWrapper__l1997\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__T4 
	= (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_neg)
		     ? VL_NEGATE_I((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_popcountResult))
		     : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_popcountResult)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2928__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2928__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R8 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R9;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2929__PROF__TesterWrapper__l1997(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2929__PROF__TesterWrapper__l1997\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4 
	= (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_neg)
		     ? VL_NEGATE_I((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_popcountResult))
		     : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_popcountResult)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2930__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2930__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R8 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R9;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2931__PROF__TesterWrapper__l1997(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2931__PROF__TesterWrapper__l1997\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4 
	= (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_neg)
		     ? VL_NEGATE_I((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_popcountResult))
		     : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_popcountResult)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2932__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2932__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R8 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R9;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2933__PROF__TesterWrapper__l1997(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2933__PROF__TesterWrapper__l1997\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4 
	= (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_neg)
		     ? VL_NEGATE_I((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_popcountResult))
		     : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_popcountResult)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2934__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2934__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R8 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R9;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2935__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2935__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2936__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2936__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2937__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2937__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2938__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2938__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2939__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2939__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2940__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2940__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2941__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2941__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2942__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2942__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2943__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2943__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2944__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2944__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2945__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2945__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2946__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2946__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2947__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2947__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2948__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2948__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2949__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2949__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2950__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2950__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2951__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2951__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2952__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2952__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2953__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2953__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2954__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2954__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2955__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2955__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2956__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2956__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2957__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l624(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2957__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l624\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:624
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[0U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_B[0U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_A[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[1U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_B[1U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_A[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[2U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_B[2U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_A[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out[3U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_B[3U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_A[3U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2958__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l426(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2958__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l426\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:426
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[0U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_B[0U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_A[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[1U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_B[1U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_A[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[2U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_B[2U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_A[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out[3U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_B[3U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_A[3U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2959__PROF__TesterWrapper__l6499(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2959__PROF__TesterWrapper__l6499\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__limitReached 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regMax));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2960__PROF__TesterWrapper__l183(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2960__PROF__TesterWrapper__l183\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2961__PROF__TesterWrapper__l183(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2961__PROF__TesterWrapper__l183\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2962__PROF__TesterWrapper__l183(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2962__PROF__TesterWrapper__l183\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2963__PROF__TesterWrapper__l183(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2963__PROF__TesterWrapper__l183\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T3 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2964__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2964__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2965__PROF__TesterWrapper__l1190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2965__PROF__TesterWrapper__l1190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T48 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regCycles);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2966__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2966__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R24 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R25;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2967__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2967__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R24 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R25;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2968__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2968__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R24 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R25;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2969__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2969__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R24 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R25;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2970__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l381(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2970__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l381\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:381
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[0U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[0U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[1U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[2U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[3U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[3U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2971__PROF__TesterWrapper__l195(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2971__PROF__TesterWrapper__l195\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T14 
	= ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2972__PROF__TesterWrapper__l204(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2972__PROF__TesterWrapper__l204\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T23 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2973__PROF__TesterWrapper__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2973__PROF__TesterWrapper__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2974__PROF__TesterWrapper__l199(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2974__PROF__TesterWrapper__l199\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2975__PROF__TesterWrapper__l195(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2975__PROF__TesterWrapper__l195\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T14 
	= ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2976__PROF__TesterWrapper__l204(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2976__PROF__TesterWrapper__l204\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T23 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2977__PROF__TesterWrapper__l195(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2977__PROF__TesterWrapper__l195\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T14 
	= ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2978__PROF__TesterWrapper__l204(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2978__PROF__TesterWrapper__l204\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T23 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2979__PROF__TesterWrapper__l195(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2979__PROF__TesterWrapper__l195\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T14 
	= ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2980__PROF__TesterWrapper__l204(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2980__PROF__TesterWrapper__l204\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T23 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regCounter);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2981__PROF__TesterWrapper__l62(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2981__PROF__TesterWrapper__l62\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2982__PROF__TesterWrapper__l7647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2982__PROF__TesterWrapper__l7647\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:7647
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixRows 
	    = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
		<< 0x1bU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
			     >> 5U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2983__PROF__TesterWrapper__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2983__PROF__TesterWrapper__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2984__PROF__TesterWrapper__l3189(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2984__PROF__TesterWrapper__l3189\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T37 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regOutstandingWrBytes 
	   - (IData)(8U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2985__PROF__TesterWrapper__l3194(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2985__PROF__TesterWrapper__l3194\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T42 
	= ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regOutstandingWrBytes);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2986__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2986__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2987__PROF__TesterWrapper__l199(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2987__PROF__TesterWrapper__l199\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2988__PROF__TesterWrapper__l7647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2988__PROF__TesterWrapper__l7647\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:7647
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixColsGroup 
	    = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
		<< 0x1bU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
			     >> 5U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2989__PROF__TesterWrapper__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2989__PROF__TesterWrapper__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T9 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regCounter 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2990__PROF__TesterWrapper__l199(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2990__PROF__TesterWrapper__l199\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T18 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regCounter 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2991__PROF__TesterWrapper__l7647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2991__PROF__TesterWrapper__l7647\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:7647
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_actualPrecision 
	    = (0xfU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
			<< 0x1fU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
				     >> 1U)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2992__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2992__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T15) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regSeqElem 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T13;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T2) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regSeqElem 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_dramBaseAddrDst;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2993__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2993__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_dramBaseAddrSrc;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2994__PROF__TesterWrapper__l5568(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2994__PROF__TesterWrapper__l5568\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5568
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__T10;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2995__PROF__TesterWrapper__l5108(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2995__PROF__TesterWrapper__l5108\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5108
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__T13;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2996__PROF__TesterWrapper__l4579(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2996__PROF__TesterWrapper__l4579\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:4579
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__T13;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__2998__PROF__TesterWrapper__l5568(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__2998__PROF__TesterWrapper__l5568\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5568
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R11 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R11 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__T13;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3000__PROF__TesterWrapper__l5108(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3000__PROF__TesterWrapper__l5108\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5108
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R14 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R14 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__T16;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3002__PROF__TesterWrapper__l4579(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3002__PROF__TesterWrapper__l4579\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:4579
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R14 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R14 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__T16;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3003__PROF__TesterWrapper__l5957(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3003__PROF__TesterWrapper__l5957\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T1 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__regDecodeErrors);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3004__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3004__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U];
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3005__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l397(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3005__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l397\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:397
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_data_out 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3006__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l561(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3006__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l561\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:561
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309 
	= (VL_ULL(0x30fffffffff) & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3007__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l326(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3007__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l326\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:326
    if ((1U & (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2)) 
		& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		  >> 1U)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309 
	    = ((VL_ULL(0x3f000000000) & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309) 
	       | (VL_ULL(0xfffffffff) & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_fu_227_p8));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309 
	    = ((VL_ULL(0xffffffffff) & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309) 
	       | ((QData)((IData)((3U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_fu_227_p8 
						 >> 0x28U))))) 
		  << 0x28U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3008__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3008__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:29
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R2];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R1;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3009__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l297(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3009__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l297\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:297
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__val_assign_reg2mem_reg_126 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__p_s_reg_396;
	} else {
	    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__val_assign_reg2mem_reg_126 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3010__PROF__TesterWrapper__l1101(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3010__PROF__TesterWrapper__l1101\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__sel_idrange 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_range)
	    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__rhs_range)
	    : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__lhs_range));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3011__PROF__TesterWrapper__l1123(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3011__PROF__TesterWrapper__l1123\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T16 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesAlmostFinished);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3012__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3012__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:29
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R2];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R1;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3013__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3013__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_offset_bytes 
	    = (0xffffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
			     << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
					  >> 0x10U)));
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_offset_bytes 
		= (0xffffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
				 << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
					      >> 0x10U)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3014__PROF__TesterWrapper__l2646(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3014__PROF__TesterWrapper__l2646\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2646
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regShiftCount = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T14) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regShiftCount = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T0) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regShiftCount 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T13;
	    } else {
		if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regShiftCount = 0U;
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3015__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3015__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:29
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R2];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R1;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3016__PROF__TesterWrapper__l578(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3016__PROF__TesterWrapper__l578\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRowMinusOne));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3017__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3017__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row 
	    = (0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
			  >> 0x10U));
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row 
		= (0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
			      >> 0x10U));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3018__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3018__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_start 
	    = (0x1ffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
			  << 0x1aU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
				       >> 6U)));
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_start 
		= (0x1ffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
			      << 0x1aU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
					   >> 6U)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3019__PROF__DualPortBRAM__l29(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3019__PROF__DualPortBRAM__l29\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:29
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R2];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R1;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R1;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3020__PROF__TesterWrapper__l190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3020__PROF__TesterWrapper__l190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3021__PROF__TesterWrapper__l199(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3021__PROF__TesterWrapper__l199\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3022__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3022__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes 
	    = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U]);
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes 
		= (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U]);
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3023__PROF__TesterWrapper__l62(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3023__PROF__TesterWrapper__l62\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter 
	   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3024__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3024__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_count 
	    = (0xffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
			>> 8U));
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_count 
		= (0xffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
			    >> 8U));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3025__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3025__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_base;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3027__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3027__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3028__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l992(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3028__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l992\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:992
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[0U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B[0U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[1U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B[1U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[2U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B[2U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out[3U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B[3U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A[3U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3029__PROF__TesterWrapper__l2545(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3029__PROF__TesterWrapper__l2545\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2545
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_0 = VL_ULL(0);
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__T6) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_0 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_1;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T19) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_0 
		    = (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__allacc[1U])) 
			<< 0x20U) | (QData)((IData)(
						    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__allacc[0U])));
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3030__PROF__TesterWrapper__l2958(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3030__PROF__TesterWrapper__l2958\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2958
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R0 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R0 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__T2;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3031__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3031__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T8) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState = 1U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3032__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3032__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
	    ? 0U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3036__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l162(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3036__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l162\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:162
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 = 0U;
    } else {
	if ((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_subdone)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 
		= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2)
			  ? (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2))
			  : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)));
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3037__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3037__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T8) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState = 1U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3038__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3038__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
	    ? 0U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regProfileState));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3039__PROF__TesterWrapper__l11602(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3039__PROF__TesterWrapper__l11602\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11602
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1 = 0U;
    } else {
	if ((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__empty)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__do_enq) 
	     != (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__empty))))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3040__PROF__TesterWrapper__l12925(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3040__PROF__TesterWrapper__l12925\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:12925
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__regWrapperReset = 0U;
    } else {
	if ((((IData)(vlTOPp->io_regFileIF_cmd_valid) 
	      & (IData)(vlTOPp->io_regFileIF_cmd_bits_write)) 
	     & (0U == (IData)(vlTOPp->io_regFileIF_cmd_bits_regID)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__regWrapperReset 
		= (1U & vlTOPp->io_regFileIF_cmd_bits_writeData);
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__T5) {
	    vlTOPp->VerilatedTesterWrapper__DOT__R1 = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__R1 = 1U;
	    }
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__R7 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__T12) {
	    vlTOPp->VerilatedTesterWrapper__DOT__R7 
		= vlTOPp->VerilatedTesterWrapper__DOT__T11;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__R7 
		    = (0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U] 
				 << 0x1fU) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[0U] 
					      >> 1U)));
	    }
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__R17 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__T4) {
	    vlTOPp->VerilatedTesterWrapper__DOT__R17 
		= ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[2U] 
		    << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U] 
			      >> 0x1aU));
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__R25 = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T31) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__empty))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__R25 = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__T28) {
		vlTOPp->VerilatedTesterWrapper__DOT__R25 = 1U;
	    }
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__R33 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__T44) {
	    vlTOPp->VerilatedTesterWrapper__DOT__R33 
		= (0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
			     << 0x1fU) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
					  >> 1U)));
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__T41) {
		vlTOPp->VerilatedTesterWrapper__DOT__R33 
		    = vlTOPp->VerilatedTesterWrapper__DOT__T40;
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__T39) {
		    vlTOPp->VerilatedTesterWrapper__DOT__R33 
			= (0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
				     << 0x1fU) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
						  >> 1U)));
		} else {
		    if (vlTOPp->VerilatedTesterWrapper__DOT__T28) {
			vlTOPp->VerilatedTesterWrapper__DOT__R33 
			    = (0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
					 << 0x1fU) 
					| (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
					   >> 1U)));
		    }
		}
	    }
	}
    }
    if (vlTOPp->VerilatedTesterWrapper__DOT__T12) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram
	    [vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R1];
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__mem__v0 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__mem__v0 
	    = vlTOPp->VerilatedTesterWrapper__DOT__T116;
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__R75 = VL_ULL(0);
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__T12) {
	    vlTOPp->VerilatedTesterWrapper__DOT__R75 
		= vlTOPp->VerilatedTesterWrapper__DOT__T79;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__R75 
		    = (VL_ULL(0xffffffffffff) & (((QData)((IData)(
								  vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[2U])) 
						  << 0x37U) 
						 | (((QData)((IData)(
								     vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U])) 
						     << 0x17U) 
						    | ((QData)((IData)(
								       vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[0U])) 
						       >> 9U))));
	    }
	}
    }
    if (vlTOPp->io_memWriteEn) {
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__mem__v1 
	    = vlTOPp->io_memWriteData;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__mem__v1 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__mem__v1 
	    = (0x3ffffffU & (IData)((VL_ULL(0xffffffffffff) 
				     & (vlTOPp->io_memAddr 
					>> 3U))));
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__R82 = VL_ULL(0);
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__T44) {
	    vlTOPp->VerilatedTesterWrapper__DOT__R82 
		= (VL_ULL(0xffffffffffff) & (((QData)((IData)(
							      vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U])) 
					      << 0x37U) 
					     | (((QData)((IData)(
								 vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U])) 
						 << 0x17U) 
						| ((QData)((IData)(
								   vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U])) 
						   >> 9U))));
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__T41) {
		vlTOPp->VerilatedTesterWrapper__DOT__R82 
		    = vlTOPp->VerilatedTesterWrapper__DOT__T88;
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__T39) {
		    vlTOPp->VerilatedTesterWrapper__DOT__R82 
			= (VL_ULL(0xffffffffffff) & 
			   (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U])) 
			     << 0x37U) | (((QData)((IData)(
							   vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U])) 
					   << 0x17U) 
					  | ((QData)((IData)(
							     vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U])) 
					     >> 9U))));
		} else {
		    if (vlTOPp->VerilatedTesterWrapper__DOT__T28) {
			vlTOPp->VerilatedTesterWrapper__DOT__R82 
			    = (VL_ULL(0xffffffffffff) 
			       & (((QData)((IData)(
						   vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U])) 
				   << 0x37U) | (((QData)((IData)(
								 vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U])) 
						 << 0x17U) 
						| ((QData)((IData)(
								   vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U])) 
						   >> 9U))));
		    }
		}
	    }
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__R89 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__T44) {
	    vlTOPp->VerilatedTesterWrapper__DOT__R89 
		= ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U] 
		    << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
			      >> 0x1aU));
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__T39) {
		vlTOPp->VerilatedTesterWrapper__DOT__R89 
		    = ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U] 
			<< 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
				  >> 0x1aU));
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__T28) {
		    vlTOPp->VerilatedTesterWrapper__DOT__R89 
			= ((vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U] 
			    << 6U) | (vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
				      >> 0x1aU));
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3041__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3041__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T8) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T4) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState = 1U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3042__PROF__TesterWrapper__l3412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3042__PROF__TesterWrapper__l3412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3412
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
	    ? 0U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regProfileState));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3043__PROF__DualPortBRAM__l38(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3043__PROF__DualPortBRAM__l38\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:38
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R3];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3044__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l473(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3044__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l473\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:473
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x2000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_reg2mem_reg_131 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_s_reg_753;
	} else {
	    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_reg2mem_reg_131 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3045__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l463(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3045__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l463\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:463
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x2000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_offset_reg2mem_reg_142 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_3_reg_758;
	} else {
	    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_offset_reg2mem_reg_142 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3046__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3046__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T0) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_1 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_2;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3047__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3047__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T24) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_1 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_2;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3048__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3048__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T40) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_1 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_2;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3049__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3049__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T56) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_1 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_2;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3050__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3050__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T72) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_1 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_2;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3051__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3051__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T88) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_1 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_2;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3052__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3052__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T104) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_1 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_2;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3053__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3053__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T120) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_1 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_2;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3054__PROF__TesterWrapper__l77(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3054__PROF__TesterWrapper__l77\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:77
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T6) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = 1U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3055__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l267(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3055__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l267\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:267
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_1_reg2mem_reg_115 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_s_reg_386;
	} else {
	    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_1_reg2mem_reg_115 = 1U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3056__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l287(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3056__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l287\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:287
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_2_reg_377;
	} else {
	    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3057__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l277(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3057__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l277\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:277
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_reg2mem_reg_92 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_1_reg_372;
	} else {
	    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_reg2mem_reg_92 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3058__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l662(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3058__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l662\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:662
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_5_reg_358 
	= (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_5_reg_358);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3059__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l317(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3059__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l317\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:317
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state2_io)) 
	       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
		  >> 1U)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond7_reg_363 
	    = (0U == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352);
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_5_reg_358 
	    = ((0xfff0000U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_5_reg_358) 
	       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ins_in_tiles_m_reg_331));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3060__PROF__TesterWrapper__l7647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3060__PROF__TesterWrapper__l7647\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:7647
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount = 0U;
    } else {
	if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount = 0U;
	} else {
	    if ((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T34;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3061__PROF__FetchInstrGen__l109(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3061__PROF__FetchInstrGen__l109\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen.v:109
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_CS_fsm 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
	    ? 1U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3062__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l483(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3062__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l483\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:483
    if ((0x100U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_bram_addr_base_V_1_reg_768 
	    = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_base_l_reg_668) 
			  + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_1_reg_211)));
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_s_reg_802 
	    = (0xffffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_1_reg2mem_1_reg_241)));
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785 
	    = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_18_fu_506_p2)
			   ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_1_reg_231))));
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_2_reg_779 
	    = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_18_fu_506_p2)
			   ? (((0xffffU & ((IData)(1U) 
					   + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_1_reg_221))) 
			       == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_tiles_n_reg_652))
			       ? 0U : ((IData)(1U) 
				       + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_1_reg_221)))
			   : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_1_reg_221)));
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_6_reg_773 
	    = (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_17_fu_487_p2)
			   ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_1_reg_211) 
				   + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_size_reg_717))));
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__phitmp_reg_792 
	    = (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_17_fu_487_p2)
			 ? 1U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_reg2mem_1_reg_201))));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_15_reg_763 
	    = (0xfffffffU & ((0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_7_reg_728) 
			     * (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_1_reg_231)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_20_reg_798 
	    = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_1_reg2mem_1_reg_241) 
	       < vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_6_reg_694);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3063__PROF__TesterWrapper__l7498(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3063__PROF__TesterWrapper__l7498\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T16 
	= ((IData)(8U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCompletedWrBytes);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3064__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3064__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_ULL(0);
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3065__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3065__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_ULL(0);
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3066__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3066__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3067__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3067__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_ULL(0);
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3068__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3068__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_ULL(0);
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3069__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3069__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_ULL(0);
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3070__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3070__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_ULL(0);
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3071__PROF__TesterWrapper__l11374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3071__PROF__TesterWrapper__l11374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11374
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3072__PROF__TesterWrapper__l10831(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3072__PROF__TesterWrapper__l10831\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:10831
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_0 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T2) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_0 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_0 = 0x8426730U;
	}
    }
    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData 
	= vlTOPp->io_regFileIF_cmd_bits_writeData;
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID 
	= vlTOPp->io_regFileIF_cmd_bits_regID;
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_write 
	= vlTOPp->io_regFileIF_cmd_bits_write;
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regDoCmd 
	= ((~ (IData)(vlTOPp->reset)) & (IData)(vlTOPp->io_regFileIF_cmd_valid));
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T10) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_1 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_1 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T15) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_3 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T20) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_3 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_3 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T25) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T30) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_6 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T35) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_6 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_7 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T40) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_7 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_8 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T45) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_8 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_9 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T50) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_9 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_10 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T55) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_10 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_11 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T60) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_11 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_12 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T65) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_12 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_13 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T70) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_13 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_13 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_14 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T75) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_14 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T80) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T85) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_17 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T90) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_17 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_18 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T95) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_18 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_19 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T100) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_19 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_20 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T105) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_20 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_21 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T110) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_21 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_22 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T115) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_22 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_22 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_23 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T120) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_23 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T125) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_25 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T130) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_25 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_26 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T135) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_26 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_26 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__T33;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_27 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T140) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_27 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_28 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T145) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_28 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_28 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__T33;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_29 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T150) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_29 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_29 = 0x20U;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_30 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T155) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_30 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_30 = 0x200U;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_31 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T160) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_31 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_31 = 0x40U;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_32 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T165) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_32 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_32 = 2U;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_33 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T170) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_33 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_33 = 2U;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_34 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T175) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_34 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_34 = 0x400U;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_35 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T180) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_35 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_35 = 0x10U;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_36 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T185) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_36 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_36 = 0x40U;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_37 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T190) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_37 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_37 = 0x400U;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_38 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T195) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_38 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_38 = 0x40U;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T200) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_40 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T205) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_40 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_41 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T210) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_41 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_42 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T215) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_42 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_43 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T220) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_43 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_44 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T225) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_44 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_44 
		= (1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_45 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T230) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_45 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_46 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T235) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_46 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_46 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T240) {
	    vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_48 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T245) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_48 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_48 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T0;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_49 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T250) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_49 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_50 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T255) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_50 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_50 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T0;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_51 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T260) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_51 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_52 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T265) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_52 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_52 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T0;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_53 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T270) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_53 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_54 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T275) {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_54 
		= vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_55 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T280) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_55 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_55 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__T27;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_56 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T285) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_56 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_56 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl_count;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_57 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T290) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_57 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_57 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl_count;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_58 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T295) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_58 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_58 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl_count;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_59 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T300) {
		vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_59 
		    = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_59 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl_count;
	}
    }
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_read 
	= vlTOPp->io_regFileIF_cmd_bits_read;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3074__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l812(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3074__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l812\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:812
    if ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)) 
	  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__i_s_reg_1859 
	    = ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_phi_mux_i_1_reg2mem_phi_fu_187_p4);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3075__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l554(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3075__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l554\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:554
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 = 0U;
    } else {
	if ((1U & (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage6_subdone)) 
		    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		       >> 9U)) | ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_subdone)) 
				  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				     >> 4U))))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0;
	} else {
	    if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
		 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		    >> 2U))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3076__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l734(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3076__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l734\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:734
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_9_fu_1176_p3;
    } else {
	if ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2) 
		& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2))) 
	       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		 >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_3_fu_1020_p3;
	} else {
	    if ((((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2)) 
		    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2))) 
		   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
		  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_6_fu_863_p3;
	    } else {
		if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
		     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			>> 2U))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130 
			= (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519));
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3077__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l847(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3077__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l847\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:847
    if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2) 
	  & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 3U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_12_reg_1850 
	    = (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp2_fu_1123_p2)
			 ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_reg_1612)
			 : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_50_fu_1092_p2)
			     ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_255_p2)
			     : ((IData)(0xffU) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126)))));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_25_reg_1845 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_25_fu_1071_p2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3078__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l854(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3078__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l854\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:854
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2))) 
	  & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 3U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_4_reg_1840 
	    = (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp_fu_967_p2)
			 ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_reg_1612)
			 : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_34_fu_936_p2)
			     ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_255_p2)
			     : ((IData)(0xffU) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126)))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3079__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l860(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3079__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l860\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:860
    if ((1U & ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2))) 
		& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		  >> 3U)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_8_reg_1830 
	    = (0xffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp1_fu_810_p2)
			 ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_reg_1612)
			 : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_42_fu_779_p2)
			     ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_255_p2)
			     : ((IData)(0xffU) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126)))));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3080__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l890(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3080__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l890\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:890
    if (((((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp30_reg_1820 
	    = (0xffffU & ((IData)((VL_ULL(0xffffffffffff) 
				   & VL_EXTENDS_QQ(48,45, 
						   (VL_ULL(0x1fffffffffff) 
						    & VL_MULS_QQQ(45,45,45, 
								  (VL_ULL(0x1fffffffffff) 
								   & VL_EXTENDS_QI(45,27, 
										(0x7ffffffU 
										& ((IData)(0x7ffffffU) 
										+ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_11_fu_598_p2))))), 
								  (VL_ULL(0x1fffffffffff) 
								   & VL_EXTENDS_QI(45,16, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506)))))))) 
			  + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_l_reg_1549)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3081__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l694(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3081__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l694\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:694
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
	  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 4U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_offset_reg2mem_0_fu_146 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_3_fu_1345_p3;
    } else {
	if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
	     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 2U))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_offset_reg2mem_0_fu_146 = 0U;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3082__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l666(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3082__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l666\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:666
    if (((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
	     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781))) 
	    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
	   | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
	       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770)) 
	      & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001)))) 
	  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
	 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	    >> 4U))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_fu_154 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_1_fu_1325_p3;
    } else {
	if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
	     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 2U))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_fu_154 = 0U;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3083__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3083__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:798
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)) 
	       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		  >> 3U)))) {
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exitcond1_reg_1855 
	    = (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_phi_mux_i_1_reg2mem_phi_fu_187_p4 
	       == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586);
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781_pp0_iter1_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_load_reg_1751 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763 
	    = (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770_pp0_iter1_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_reg_1756 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_fu_621_p2;
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2;
	vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3084__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l878(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3084__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l878\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:878
    if ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2) 
	    & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138))) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp22_reg_1805 
	    = (0xffffU & ((IData)((VL_ULL(0xffffffffffff) 
				   & VL_EXTENDS_QQ(48,45, 
						   (VL_ULL(0x1fffffffffff) 
						    & VL_MULS_QQQ(45,45,45, 
								  (VL_ULL(0x1fffffffffff) 
								   & VL_EXTENDS_QI(45,27, 
										(0x7ffffffU 
										& ((IData)(0x7ffffffU) 
										+ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_11_fu_598_p2))))), 
								  (VL_ULL(0x1fffffffffff) 
								   & VL_EXTENDS_QI(45,16, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506)))))))) 
			  + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_l_reg_1549)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3105__PROF__TesterWrapper__l6503(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3105__PROF__TesterWrapper__l6503\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__T2 
	= (0xfU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__limitReached)
		    ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__regCount))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3106__PROF__TesterWrapper__l61(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3106__PROF__TesterWrapper__l61\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T6 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regState) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T7));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3107__PROF__TesterWrapper__l71(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3107__PROF__TesterWrapper__l71\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regState) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T7)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3209__PROF__TesterWrapper__l6503(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3209__PROF__TesterWrapper__l6503\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__T2 
	= (0xfU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__limitReached)
		    ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3221__PROF__TesterWrapper__l189(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3221__PROF__TesterWrapper__l189\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T8 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3222__PROF__TesterWrapper__l206(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3222__PROF__TesterWrapper__l206\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3223__PROF__TesterWrapper__l211(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3223__PROF__TesterWrapper__l211\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3224__PROF__TesterWrapper__l197(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3224__PROF__TesterWrapper__l197\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3225__PROF__TesterWrapper__l61(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3225__PROF__TesterWrapper__l61\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T6 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3226__PROF__TesterWrapper__l71(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3226__PROF__TesterWrapper__l71\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3228__PROF__TesterWrapper__l189(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3228__PROF__TesterWrapper__l189\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T8 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3229__PROF__TesterWrapper__l206(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3229__PROF__TesterWrapper__l206\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3235__PROF__TesterWrapper__l211(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3235__PROF__TesterWrapper__l211\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3236__PROF__TesterWrapper__l197(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3236__PROF__TesterWrapper__l197\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3238__PROF__TesterWrapper__l189(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3238__PROF__TesterWrapper__l189\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T8 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T9));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3239__PROF__TesterWrapper__l206(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3239__PROF__TesterWrapper__l206\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T25 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T9)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3240__PROF__TesterWrapper__l211(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3240__PROF__TesterWrapper__l211\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T29 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T18));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3241__PROF__TesterWrapper__l197(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3241__PROF__TesterWrapper__l197\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T16 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T18)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3260__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l360(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3260__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l360\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__p_s_reg_396 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__p_s_reg_396;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3268__PROF__TesterWrapper__l2647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3268__PROF__TesterWrapper__l2647\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3273__PROF__TesterWrapper__l576(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3273__PROF__TesterWrapper__l576\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T3 
	= (0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5)
		      ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3274__PROF__TesterWrapper__l600(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3274__PROF__TesterWrapper__l600\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T19 
	= (3U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5)
		  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15)
		      ? 0U : ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget)))
		  : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3275__PROF__TesterWrapper__l589(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3275__PROF__TesterWrapper__l589\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T11 
	= (0xffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase) 
		      + (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15) 
			  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5))
			  ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRow)
			  : 0U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3282__PROF__TesterWrapper__l189(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3282__PROF__TesterWrapper__l189\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T8 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3283__PROF__TesterWrapper__l206(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3283__PROF__TesterWrapper__l206\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3284__PROF__TesterWrapper__l211(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3284__PROF__TesterWrapper__l211\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3285__PROF__TesterWrapper__l197(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3285__PROF__TesterWrapper__l197\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3287__PROF__TesterWrapper__l61(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3287__PROF__TesterWrapper__l61\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T6 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3288__PROF__TesterWrapper__l71(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3288__PROF__TesterWrapper__l71\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3315__PROF__TesterWrapper__l12969(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3315__PROF__TesterWrapper__l12969\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:12969
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__mem__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__mem__v0] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__mem__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__mem__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__mem__v1] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__mem__v1;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3318__PROF__TesterWrapper__l11488(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3318__PROF__TesterWrapper__l11488\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at TesterWrapper.v:11488
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3323__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3323__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at DualPortBRAM.v:33
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3326__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l552(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3326__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l552\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_s_reg_753 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_s_reg_753;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3328__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l551(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3328__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l551\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_3_reg_758 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_3_reg_758;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3347__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l310(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3347__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l310\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_s_reg_386 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_s_reg_386;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3349__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l312(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3349__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l312\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_2_reg_377 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_2_reg_377;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3351__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l311(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3351__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l311\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_1_reg_372 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_1_reg_372;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3383__PROF__TesterWrapper__l10839(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3383__PROF__TesterWrapper__l10839\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3464__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l648(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3464__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l648\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3473__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l802(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3473__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l802\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3474__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l806(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3474__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l806\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3481__PROF__TesterWrapper__l1893(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3481__PROF__TesterWrapper__l1893\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1893
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R1 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R2;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3482__PROF__TesterWrapper__l1893(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3482__PROF__TesterWrapper__l1893\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1893
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R1 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R2;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3483__PROF__TesterWrapper__l1893(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3483__PROF__TesterWrapper__l1893\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1893
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R1 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R2;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3484__PROF__TesterWrapper__l1893(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3484__PROF__TesterWrapper__l1893\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1893
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R1 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R2;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3485__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3485__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R7 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3486__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3486__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R7 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3487__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3487__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R7 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3488__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3488__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R7 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3489__PROF__TesterWrapper__l70(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3489__PROF__TesterWrapper__l70\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T15 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3490__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3490__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R21 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R22;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3491__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3491__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R17 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R18;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3492__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3492__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R21 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R22;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3493__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3493__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R17 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R18;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3494__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3494__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R21 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R22;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3495__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3495__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R17 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R18;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3496__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3496__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R21 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R22;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3497__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3497__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R17 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R18;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3498__PROF__TesterWrapper__l1993(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3498__PROF__TesterWrapper__l1993\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__T2 
	= (VL_ULL(0x1ffffffff) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_v)
				   ? (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_clear)
				        ? VL_ULL(0)
				        : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_acc_shift)
					    ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc)) 
					       << 1U)
					    : (((QData)((IData)(
								(1U 
								 & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc 
								    >> 0x1fU)))) 
						<< 0x20U) 
					       | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc))))) 
				      + (((QData)((IData)(
							  ((0x80U 
							    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__T4))
							    ? 0x1ffffffU
							    : 0U))) 
					  << 8U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__T4))))
				   : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3499__PROF__TesterWrapper__l1993(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3499__PROF__TesterWrapper__l1993\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T2 
	= (VL_ULL(0x1ffffffff) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_v)
				   ? (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_clear)
				        ? VL_ULL(0)
				        : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_acc_shift)
					    ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc)) 
					       << 1U)
					    : (((QData)((IData)(
								(1U 
								 & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc 
								    >> 0x1fU)))) 
						<< 0x20U) 
					       | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc))))) 
				      + (((QData)((IData)(
							  ((0x80U 
							    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4))
							    ? 0x1ffffffU
							    : 0U))) 
					  << 8U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4))))
				   : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3500__PROF__TesterWrapper__l1993(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3500__PROF__TesterWrapper__l1993\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T2 
	= (VL_ULL(0x1ffffffff) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_v)
				   ? (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_clear)
				        ? VL_ULL(0)
				        : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_acc_shift)
					    ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc)) 
					       << 1U)
					    : (((QData)((IData)(
								(1U 
								 & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc 
								    >> 0x1fU)))) 
						<< 0x20U) 
					       | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc))))) 
				      + (((QData)((IData)(
							  ((0x80U 
							    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4))
							    ? 0x1ffffffU
							    : 0U))) 
					  << 8U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4))))
				   : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3501__PROF__TesterWrapper__l1993(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3501__PROF__TesterWrapper__l1993\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T2 
	= (VL_ULL(0x1ffffffff) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_v)
				   ? (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_clear)
				        ? VL_ULL(0)
				        : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_acc_shift)
					    ? ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc)) 
					       << 1U)
					    : (((QData)((IData)(
								(1U 
								 & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc 
								    >> 0x1fU)))) 
						<< 0x20U) 
					       | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc))))) 
				      + (((QData)((IData)(
							  ((0x80U 
							    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4))
							    ? 0x1ffffffU
							    : 0U))) 
					  << 8U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4))))
				   : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3502__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3502__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R20 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R21;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3503__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3503__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R9 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R10;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3504__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3504__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R9 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R10;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3505__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3505__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R9 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R10;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3506__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3506__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R9 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R10;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3507__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3507__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3508__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3508__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3509__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3509__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3510__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3510__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3511__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3511__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3512__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3512__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3513__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3513__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3514__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3514__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3515__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3515__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3516__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3516__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3517__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3517__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3518__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3518__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3519__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3519__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3520__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3520__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3521__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3521__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3522__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3522__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3523__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3523__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3524__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3524__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3525__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3525__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3526__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3526__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3527__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3527__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3528__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3528__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3529__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3529__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3530__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3530__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3531__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3531__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3532__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3532__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3533__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3533__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3534__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3534__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3535__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3535__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3536__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3536__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3537__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3537__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3538__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3538__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3539__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3539__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3540__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3540__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3541__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3541__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3542__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3542__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3543__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3543__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3544__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3544__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3545__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3545__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3546__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3546__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3547__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3547__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3548__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3548__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3549__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3549__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3550__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3550__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3551__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3551__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3552__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3552__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3553__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3553__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3554__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3554__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3555__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3555__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3556__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3556__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3557__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3557__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3558__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3558__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3559__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3559__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3560__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3560__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3561__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3561__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3562__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3562__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3563__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3563__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3564__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3564__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3565__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3565__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3566__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3566__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3567__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3567__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3568__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3568__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3569__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3569__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3570__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3570__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3571__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3571__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3572__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3572__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3573__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3573__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3574__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3574__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3575__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3575__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3576__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3576__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3577__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3577__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3578__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3578__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3579__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3579__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3580__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3580__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3581__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3581__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3582__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3582__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3583__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3583__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3584__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3584__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3585__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3585__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3586__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3586__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3587__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3587__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3588__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3588__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3589__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3589__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3590__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3590__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3591__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3591__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3592__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3592__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3593__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3593__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3594__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3594__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3595__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3595__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3596__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3596__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3597__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3597__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3598__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3598__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3599__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3599__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R25 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R26;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3600__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3600__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R25 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R26;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3601__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3601__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R25 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R26;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3602__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3602__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R25 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R26;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3603__PROF__TesterWrapper__l179(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3603__PROF__TesterWrapper__l179\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T0 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29)
	    ? (QData)((IData)((0x1fffffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep 
					      >> 3U))))
	    : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
	        ? VL_ULL(0x40) : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3604__PROF__TesterWrapper__l70(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3604__PROF__TesterWrapper__l70\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3605__PROF__TesterWrapper__l205(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3605__PROF__TesterWrapper__l205\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3606__PROF__TesterWrapper__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3606__PROF__TesterWrapper__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3607__PROF__TesterWrapper__l205(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3607__PROF__TesterWrapper__l205\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3608__PROF__TesterWrapper__l179(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3608__PROF__TesterWrapper__l179\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T0 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29)
	    ? (QData)((IData)((0x1fffffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep 
					      >> 3U))))
	    : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
	        ? VL_ULL(0x40) : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3609__PROF__TesterWrapper__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3609__PROF__TesterWrapper__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3610__PROF__TesterWrapper__l7505(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3610__PROF__TesterWrapper__l7505\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T22 
	= ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixColsGroup)) 
	   * (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixRows)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3611__PROF__TesterWrapper__l205(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3611__PROF__TesterWrapper__l205\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T24 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T25) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3612__PROF__TesterWrapper__l179(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3612__PROF__TesterWrapper__l179\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIGW(__Vtemp344,95,0,3);
    VL_SIGW(__Vtemp345,95,0,3);
    // Body
    VL_EXTEND_WQ(68,64, __Vtemp344, ((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixColsGroup)) 
				     * (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixRows))));
    VL_SHIFTL_WWI(68,68,32, __Vtemp345, __Vtemp344, 3U);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T0 
	= (VL_ULL(0x7ffffffff) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T29)
				   ? (QData)((IData)(
						     (0x1fffffffU 
						      & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regStep 
							 >> 3U))))
				   : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T3)
				       ? ((QData)((IData)(
							  __Vtemp345[0U])) 
					  << 3U) : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regStep)))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3613__PROF__TesterWrapper__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3613__PROF__TesterWrapper__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T15 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T16) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3614__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3614__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T25) 
	     | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T16))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T25) 
		  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T16)) 
		 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T25) 
		      | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T16)) 
		     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if (((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T25) 
			     | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T16))) 
			 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T25) 
				       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T16))) 
				   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		} else {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
			    : VL_ULL(0));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
				  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
				     - (IData)(1U))
				  : 0U));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
			    ? 2U : 1U);
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3615__PROF__TesterWrapper__l7090(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3615__PROF__TesterWrapper__l7090\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_signed)
	    ? (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
	       | ((VL_ULL(0x8080808080808080) & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo) 
		  >> (0xfU & ((IData)(8U) - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_actualPrecision)))))
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3616__PROF__TesterWrapper__l68(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3616__PROF__TesterWrapper__l68\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T13 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regSeqElem 
	   + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3617__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3617__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regSeqElem;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
		 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16) 
		     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regSeqElem;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)) 
			 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16)) 
			     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState)))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if ((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		} else {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
				  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
				     - (IData)(1U))
				  : 0U));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
			    ? 2U : 1U);
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3618__PROF__TesterWrapper__l7647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3618__PROF__TesterWrapper__l7647\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:7647
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_dramBaseAddrDst 
	    = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U] 
		<< 0x1bU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
			     >> 5U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3619__PROF__TesterWrapper__l68(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3619__PROF__TesterWrapper__l68\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
	   + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3620__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3620__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) 
		 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) 
		     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16)) 
			 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16)) 
			     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if ((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		} else {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
				  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
				     - (IData)(1U))
				  : 0U));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
			    ? 2U : 1U);
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3621__PROF__TesterWrapper__l7647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3621__PROF__TesterWrapper__l7647\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:7647
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_dramBaseAddrSrc 
	    = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U] 
		<< 0x1bU) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U] 
			     >> 5U));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3622__PROF__TesterWrapper__l5490(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3622__PROF__TesterWrapper__l5490\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__T10 
	= (0x1ffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3623__PROF__TesterWrapper__l5018(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3623__PROF__TesterWrapper__l5018\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__T13 
	= (0x1ffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3624__PROF__TesterWrapper__l4489(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3624__PROF__TesterWrapper__l4489\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__T13 
	= (0x1ffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3625__PROF__TesterWrapper__l5493(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3625__PROF__TesterWrapper__l5493\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__T13 
	= (0x1ffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R11)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3626__PROF__TesterWrapper__l5501(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3626__PROF__TesterWrapper__l5501\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R11));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3627__PROF__TesterWrapper__l5021(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3627__PROF__TesterWrapper__l5021\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__T16 
	= (0x1ffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R14)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3628__PROF__TesterWrapper__l5029(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3628__PROF__TesterWrapper__l5029\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R14));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3629__PROF__TesterWrapper__l4492(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3629__PROF__TesterWrapper__l4492\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__T16 
	= (0x1ffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R14)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3630__PROF__TesterWrapper__l4500(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3630__PROF__TesterWrapper__l4500\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R14));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3631__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3631__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R2 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_addr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3632__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3632__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R1 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_data;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3633__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3633__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R0 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_id)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_0));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3634__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3634__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R2 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_addr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3635__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3635__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R1 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_data;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3636__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3636__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R0 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_id)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3637__PROF__TesterWrapper__l2625(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3637__PROF__TesterWrapper__l2625\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T13 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regShiftCount)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3638__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3638__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R2 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_addr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3639__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3639__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R1 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_data;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3640__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3640__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R0 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_id)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_2));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3641__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3641__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R2 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_addr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3642__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3642__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R1 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_data;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3643__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3643__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R0 
	= ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_id)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_3));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3644__PROF__TesterWrapper__l205(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3644__PROF__TesterWrapper__l205\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3645__PROF__TesterWrapper__l179(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3645__PROF__TesterWrapper__l179\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T0 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29)
	    ? (QData)((IData)((0x1fffffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep 
					      >> 3U))))
	    : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3)
	        ? VL_ULL(0x40) : (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3646__PROF__TesterWrapper__l196(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3646__PROF__TesterWrapper__l196\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3647__PROF__TesterWrapper__l70(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3647__PROF__TesterWrapper__l70\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3648__PROF__TesterWrapper__l1114(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3648__PROF__TesterWrapper__l1114\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T10 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlocksReceived 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_count));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3649__PROF__TesterWrapper__l68(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3649__PROF__TesterWrapper__l68\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
	   + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3650__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3650__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) 
		 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) 
		     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16)) 
			 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16)) 
			     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if ((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		} else {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
				  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
				     - (IData)(1U))
				  : 0U));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
			    ? 2U : 1U);
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3651__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3651__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_base 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_base 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3652__PROF__TesterWrapper__l68(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3652__PROF__TesterWrapper__l68\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem 
	   + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3653__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3653__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U];
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3654__PROF__TesterWrapper__l2545(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3654__PROF__TesterWrapper__l2545\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2545
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_1 = VL_ULL(0);
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__T6) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_1 = VL_ULL(0);
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T19) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_1 
		    = (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__allacc[3U])) 
			<< 0x20U) | (QData)((IData)(
						    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__allacc[2U])));
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3655__PROF__TesterWrapper__l2909(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3655__PROF__TesterWrapper__l2909\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__T2 
	= (0xffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R0)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3656__PROF__TesterWrapper__l3378(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3656__PROF__TesterWrapper__l3378\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T12 
	= ((2U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState)
	    ? ((1U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_3
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_2)
	    : ((1U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_1
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_0));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3657__PROF__TesterWrapper__l4147(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3657__PROF__TesterWrapper__l4147\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:4147
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T30) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T28) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState = 0U;
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T26) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState = 0U;
		} else {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T17) 
			 & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T6)) 
			    & (~ (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U] 
				  >> 2U))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState 
			    = ((8U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U])
			        ? 2U : 3U);
		    } else {
			if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T17) 
			     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T6))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState = 1U;
			}
		    }
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3658__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l150(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3658__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l150\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:150
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0 = 0U;
    } else {
	if ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_subdone)) 
	      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2)) 
	     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 1U))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0 = 0U;
	} else {
	    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg)) 
			   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)))) 
		       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0 = 1U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3659__PROF__TesterWrapper__l3378(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3659__PROF__TesterWrapper__l3378\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T12 
	= ((2U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState)
	    ? ((1U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_3
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_2)
	    : ((1U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_1
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_0));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3660__PROF__TesterWrapper__l3680(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3660__PROF__TesterWrapper__l3680\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3680
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regProfileState = 0U;
    } else {
	if ((1U & ((0U < vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regOutstandingRunCmds) 
		   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg))))) {
	    if (((0U >= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regOutstandingRunCmds) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regProfileState = 0U;
	    } else {
		if ((0U < vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regOutstandingRunCmds)) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regProfileState = 1U;
		}
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regProfileState 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3661__PROF__TesterWrapper__l11566(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3661__PROF__TesterWrapper__l11566\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__T3 
	= (0xfU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3662__PROF__TesterWrapper__l11570(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3662__PROF__TesterWrapper__l11570\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__T6 
	= (0xfU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3663__PROF__TesterWrapper__l11573(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3663__PROF__TesterWrapper__l11573\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3664__PROF__TesterWrapper__l12133(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3664__PROF__TesterWrapper__l12133\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T116 = (0x3ffffffU 
						 & (IData)(
							   (VL_ULL(0xffffffffffff) 
							    & (vlTOPp->VerilatedTesterWrapper__DOT__R75 
							       >> 3U))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3665__PROF__TesterWrapper__l12139(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3665__PROF__TesterWrapper__l12139\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T79 = (VL_ULL(0xffffffffffff) 
						& (VL_ULL(8) 
						   + vlTOPp->VerilatedTesterWrapper__DOT__R75));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3666__PROF__TesterWrapper__l12062(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3666__PROF__TesterWrapper__l12062\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T11 = (0xffU 
						& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7) 
						   - (IData)(8U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3667__PROF__TesterWrapper__l12056(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3667__PROF__TesterWrapper__l12056\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T5 = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R1) 
					       & (0U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3668__PROF__TesterWrapper__l12150(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3668__PROF__TesterWrapper__l12150\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T88 = (VL_ULL(0xffffffffffff) 
						& (VL_ULL(8) 
						   + vlTOPp->VerilatedTesterWrapper__DOT__R82));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3669__PROF__TesterWrapper__l12132(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3669__PROF__TesterWrapper__l12132\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T72 = vlTOPp->VerilatedTesterWrapper__DOT__mem
	[(0x3ffffffU & (IData)((VL_ULL(0xffffffffffff) 
				& (vlTOPp->VerilatedTesterWrapper__DOT__R82 
				   >> 3U))))];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3670__PROF__TesterWrapper__l12091(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3670__PROF__TesterWrapper__l12091\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T40 = (0xffU 
						& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33) 
						   - (IData)(8U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3671__PROF__TesterWrapper__l12082(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3671__PROF__TesterWrapper__l12082\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T31 = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R25) 
						& (0U 
						   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3672__PROF__TesterWrapper__l12093(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3672__PROF__TesterWrapper__l12093\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T42 = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R25) 
						& (0U 
						   != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3673__PROF__TesterWrapper__l11472(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3673__PROF__TesterWrapper__l11472\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:11472
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R1 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R1 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__T3;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__do_enq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R4 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__T6;
	}
    }
    if (vlTOPp->reset) {
	vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__maybe_full = 0U;
    } else {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__do_enq) 
	     != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__do_deq))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__maybe_full 
		= vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__do_enq;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3674__PROF__TesterWrapper__l3378(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3674__PROF__TesterWrapper__l3378\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T12 
	= ((2U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState)
	    ? ((1U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_3
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_2)
	    : ((1U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_1
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_0));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3675__PROF__TesterWrapper__l3958(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3675__PROF__TesterWrapper__l3958\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3958
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regProfileState = 0U;
    } else {
	if ((1U & ((0U < vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regOutstandingRunCmds) 
		   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg))))) {
	    if (((0U >= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regOutstandingRunCmds) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regProfileState = 0U;
	    } else {
		if ((0U < vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regOutstandingRunCmds)) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regProfileState = 1U;
		}
	    }
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regProfileState 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3676__PROF__TesterWrapper__l2958(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3676__PROF__TesterWrapper__l2958\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2958
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R3 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_deq) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R3 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__T5;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3677__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3677__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_2 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T0) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_2 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_3;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3678__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3678__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_2 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T24) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_2 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_3;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3679__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3679__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_2 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T40) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_2 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_3;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3680__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3680__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_2 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T56) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_2 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_3;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3681__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3681__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_2 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T72) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_2 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_3;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3682__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3682__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_2 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T88) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_2 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_3;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3683__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3683__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_2 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T104) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_2 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_3;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3684__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3684__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_2 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T120) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_2 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_3;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3685__PROF__TesterWrapper__l3179(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3685__PROF__TesterWrapper__l3179\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T28 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3686__PROF__TesterWrapper__l61(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3686__PROF__TesterWrapper__l61\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T6 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3687__PROF__TesterWrapper__l71(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3687__PROF__TesterWrapper__l71\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3688__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l336(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3688__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l336\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:336
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state)) 
		   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_start_reg)))) 
	       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ins_in_dram_res_reg_342 
	    = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[6U] 
		<< 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[5U] 
			     >> 0x10U));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ins_in_tiles_m_reg_331 
	    = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[0U]);
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ins_in_tiles_n_reg_337 
	    = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[1U]);
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_12_reg_347 
	    = (0x1fffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[0U]);
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352 
	    = ((0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[0U]) 
	       * (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[1U]));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3689__PROF__TesterWrapper__l7523(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3689__PROF__TesterWrapper__l7523\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T34 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3690__PROF__TesterWrapper__l7647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3690__PROF__TesterWrapper__l7647\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:7647
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T19) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T12) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState = 4U;
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T10) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState = 3U;
		} else {
		    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T8) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState = 2U;
		    } else {
			if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState = 1U;
			}
		    }
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3691__PROF__FetchInstrGen__l291(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3691__PROF__FetchInstrGen__l291\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_out_V_V_TREADY 
	= (1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state) 
		  >> 1U) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_CS_fsm) 
			    >> 2U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3692__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l383(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3692__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l383\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:383
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_1_reg_211 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_reg_165;
	} else {
	    if ((0x1000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_1_reg_211 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_6_reg_773;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3693__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l363(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3693__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l363\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:363
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_1_reg2mem_1_reg_241 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_1_reg2mem_reg_189;
	} else {
	    if ((0x1000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_1_reg2mem_1_reg_241 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_s_reg_802;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3694__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l443(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3694__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l443\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:443
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_1_reg_221 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_reg_119;
	} else {
	    if ((0x1000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_1_reg_221 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_2_reg_779;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3695__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l403(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3695__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l403\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:403
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_reg2mem_1_reg_201 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_reg2mem_reg_153;
	} else {
	    if ((0x1000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_reg2mem_1_reg_201 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__phitmp_reg_792;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3696__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l423(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3696__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l423\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:423
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_1_reg_231 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_reg_177;
	} else {
	    if ((0x1000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_1_reg_231 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3697__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l945(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3697__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l945\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:945
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_size_reg_717 
	= (0x7ffU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_size_reg_717));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3698__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l945(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3698__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l945\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:945
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_7_reg_728 
	= (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_7_reg_728);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3699__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l513(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3699__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l513\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:513
    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state2_io)) 
	       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
		  >> 1U)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_dram_block_count_V_reg_706 
	    = ((0xc0U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_dram_block_count_V_reg_706)) 
	       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_Result_4_i_reg_663));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_num_regions_reg_711 
	    = (0xffU & ((7U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_678))
			 ? ((IData)(1U) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_678))
			 : 0U));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_size_reg_717 
	    = ((0xf800U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_size_reg_717)) 
	       | (0x7ffU & ((0xaU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_678))
			     ? (0x400U >> (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_678))
			     : 0U)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_1_reg_723 
	    = (0xfffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_tiles_n_reg_652) 
			   * (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_tiles_per_row_V_reg_644)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_9_reg_734 
	    = (0xfffffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_tiles_m_reg_638) 
			   * (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_tiles_per_row_V_reg_644)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_7_reg_728 
	    = ((0xfff0000U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_7_reg_728) 
	       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_tiles_per_row_V_reg_644));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_9_reg_739 
	    = (0U == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_6_reg_694);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3700__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3700__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3701__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3701__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3702__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3702__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3703__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3703__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3704__PROF__TesterWrapper__l11342(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3704__PROF__TesterWrapper__l11342\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T6 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3705__PROF__TesterWrapper__l11338(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3705__PROF__TesterWrapper__l11338\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T3 
	= (1U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3706__PROF__TesterWrapper__l11351(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3706__PROF__TesterWrapper__l11351\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R1][0U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R1][1U];
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__T11[2U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ram
	[vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R1][2U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3707__PROF__TesterWrapper__l11345(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3707__PROF__TesterWrapper__l11345\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3708__PROF__TesterWrapper__l3364(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3708__PROF__TesterWrapper__l3364\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T0 
	= ((2U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_49)
	    ? ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_49)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_3
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_2)
	    : ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_49)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_1
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_0));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3709__PROF__TesterWrapper__l3364(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3709__PROF__TesterWrapper__l3364\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T0 
	= ((2U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_51)
	    ? ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_51)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_3
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_2)
	    : ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_51)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_1
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_0));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3710__PROF__TesterWrapper__l3364(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3710__PROF__TesterWrapper__l3364\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T0 
	= ((2U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_53)
	    ? ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_53)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_3
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_2)
	    : ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_53)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_1
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_0));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3711__PROF__TesterWrapper__l8593(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3711__PROF__TesterWrapper__l8593\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T30 
	= (1U & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_45 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R32))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3712__PROF__TesterWrapper__l8570(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3712__PROF__TesterWrapper__l8570\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T5 
	= (1U & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_14 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R7))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3713__PROF__TesterWrapper__l12122(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3713__PROF__TesterWrapper__l12122\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T62[0U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_43;
    vlTOPp->VerilatedTesterWrapper__DOT__T62[1U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_42;
    vlTOPp->VerilatedTesterWrapper__DOT__T62[2U] = (IData)(
							   (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_40)) 
							     << 0x20U) 
							    | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_41))));
    vlTOPp->VerilatedTesterWrapper__DOT__T62[3U] = (IData)(
							   ((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_40)) 
							      << 0x20U) 
							     | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_41))) 
							    >> 0x20U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3714__PROF__TesterWrapper__l8582(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3714__PROF__TesterWrapper__l8582\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T18 
	= (1U & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_23 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R20))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3715__PROF__TesterWrapper__l7744(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3715__PROF__TesterWrapper__l7744\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[0U] 
	= (IData)((((QData)((IData)((0xfU & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_6))) 
		    << 0x21U) | (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_12)) 
				  << 1U) | (QData)((IData)(
							   (1U 
							    & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_11))))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[1U] 
	= ((0xffffffe0U & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_9 
			   << 5U)) | (IData)(((((QData)((IData)(
								(0xfU 
								 & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_6))) 
						<< 0x21U) 
					       | (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_12)) 
						   << 1U) 
						  | (QData)((IData)(
								    (1U 
								     & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_11))))) 
					      >> 0x20U)));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[2U] 
	= ((0x1fU & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_9 
		     >> 0x1bU)) | (0xffffffe0U & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_10 
						  << 5U)));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[3U] 
	= ((0x1fU & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_10 
		     >> 0x1bU)) | (0xffffffe0U & ((IData)(
							  (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_8)) 
							    << 0x20U) 
							   | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_7)))) 
						  << 5U)));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[4U] 
	= ((0x1fU & ((IData)((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_8)) 
			       << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_7)))) 
		     >> 0x1bU)) | (0xffffffe0U & ((IData)(
							  ((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_8)) 
							     << 0x20U) 
							    | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_7))) 
							   >> 0x20U)) 
						  << 5U)));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[5U] 
	= (0x1fU & ((IData)(((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_8)) 
			       << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_7))) 
			     >> 0x20U)) >> 0x1bU));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3716__PROF__TesterWrapper__l12115(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3716__PROF__TesterWrapper__l12115\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T55[0U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_21;
    vlTOPp->VerilatedTesterWrapper__DOT__T55[1U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_20;
    vlTOPp->VerilatedTesterWrapper__DOT__T55[2U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_19;
    vlTOPp->VerilatedTesterWrapper__DOT__T55[3U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_18;
    vlTOPp->VerilatedTesterWrapper__DOT__T55[4U] = vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_17;
    vlTOPp->VerilatedTesterWrapper__DOT__T55[5U] = (IData)(
							   (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15)) 
							     << 0x20U) 
							    | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16))));
    vlTOPp->VerilatedTesterWrapper__DOT__T55[6U] = (IData)(
							   ((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15)) 
							      << 0x20U) 
							     | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16))) 
							    >> 0x20U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3717__PROF__TesterWrapper__l6253(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3717__PROF__TesterWrapper__l6253\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[0U] 
	= ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
	    ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_B[0U]
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_A[0U])
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[1U] 
	= ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
	    ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_B[1U]
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_A[1U])
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[2U] 
	= ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
	    ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_B[2U]
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_A[2U])
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0[3U] 
	= ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
	    ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_B[3U]
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_A[3U])
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3718__PROF__TesterWrapper__l6253(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3718__PROF__TesterWrapper__l6253\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[0U] 
	= ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
	    ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_B[0U]
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_A[0U])
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[1U] 
	= ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
	    ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_B[1U]
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_A[1U])
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[2U] 
	= ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
	    ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_B[2U]
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_A[2U])
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0[3U] 
	= ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
	    ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_B[3U]
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_A[3U])
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3719__PROF__TesterWrapper__l6253(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3719__PROF__TesterWrapper__l6253\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[0U] 
	= ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
	    ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_B[0U]
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_A[0U])
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[1U] 
	= ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
	    ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_B[1U]
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_A[1U])
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[2U] 
	= ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
	    ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_B[2U]
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_A[2U])
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0[3U] 
	= ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
	    ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd)
	        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_B[3U]
	        : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_A[3U])
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3720__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3720__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3721__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3721__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3722__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3722__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3723__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3723__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3724__PROF__TesterWrapper__l12161(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3724__PROF__TesterWrapper__l12161\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->io_regFileIF_readData_valid = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regDoCmd) 
					   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_read));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3725__PROF__TesterWrapper__l10289(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3725__PROF__TesterWrapper__l10289\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regDoCmd) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_write));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3726__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3726__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3727__PROF__TesterWrapper__l9447(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3727__PROF__TesterWrapper__l9447\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:9447
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC = 0U;
    } else {
	if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T65)) 
	     & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 
		& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCCEnablePrev)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T67;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T65) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3731__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3731__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:830
    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_r_reg_1592 
	    = ((0xc0U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_r_reg_1592)) 
	       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_reg_1612 
	    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519))
	        ? 0xffU : 0U);
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_num_regions_reg_1619 
	    = (0xffU & ((7U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_1563))
			 ? ((IData)(1U) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_1563))
			 : 0U));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_size_reg_1625 
	    = ((0xf800U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_size_reg_1625)) 
	       | (0x7ffU & ((0xaU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_1563))
			     ? (0x400U >> (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_1563))
			     : 0U)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_32_cast_reg_1651 
	    = VL_EXTENDS_II(32,7, (0x7fU & ((IData)(0x7fU) 
					    + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527))));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_3_reg_1641 
	    = (0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519) 
			 + VL_EXTENDS_II(10,7, (0x7fU 
						& ((IData)(0x7eU) 
						   + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527))))));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_4_reg_1646 
	    = (0x1ffffU & ((IData)(0x1ffffU) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_tiles_m_reg_1500)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_8_cast1_reg_1631 
	    = ((0x300U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_8_cast1_reg_1631)) 
	       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_cast1_reg_1636 
	    = ((0x1c0U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_cast1_reg_1636)) 
	       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_reg_1656 
	    = (0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519) 
			 + VL_EXTENDS_II(10,7, (0x7fU 
						& ((IData)(0x7fU) 
						   + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527))))));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_reg_1598 
	    = ((0xfeU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_reg_1598)) 
	       | (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_reg_1605 
	    = ((0xfeU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_reg_1605)) 
	       | (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3738__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l710(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3738__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l710\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:710
    if (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_8_fu_1145_p3;
    } else {
	if ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2) 
		& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2))) 
	       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		 >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_2_fu_989_p3;
	} else {
	    if ((((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2)) 
		    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2))) 
		   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
		  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_5_fu_832_p3;
	    } else {
		if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
		     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			>> 2U))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138 = 0U;
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3781__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3781__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3782__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3782__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3783__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3783__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3784__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3784__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3785__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3785__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3786__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3786__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3787__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3787__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3788__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3788__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3789__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3789__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3790__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3790__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3791__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3791__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3792__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3792__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3793__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3793__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3794__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3794__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3795__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3795__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3796__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3796__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3797__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3797__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3798__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3798__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3799__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3799__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3800__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3800__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3801__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3801__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3802__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3802__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3803__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3803__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3804__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3804__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3805__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3805__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3806__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3806__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3807__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3807__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3808__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3808__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3809__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3809__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3810__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3810__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3811__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3811__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3812__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3812__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3813__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3813__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3814__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3814__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3815__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3815__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3816__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3816__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3817__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3817__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3818__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3818__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3819__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3819__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3820__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3820__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3821__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3821__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3822__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3822__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3823__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3823__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3824__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3824__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3825__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3825__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3826__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3826__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3835__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3835__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3836__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3836__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3838__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3838__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3841__PROF__TesterWrapper__l5494(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3841__PROF__TesterWrapper__l5494\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__do_deq 
	= ((2U > (3U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT____Vcellout__Q_srl__count))) 
	   & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__ptr_match) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__maybe_full)))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3842__PROF__TesterWrapper__l5513(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3842__PROF__TesterWrapper__l5513\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__T27 
	= (0x3ffU & (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__maybe_full) 
			& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__ptr_match)) 
		       << 9U) | (0x1ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8) 
					   - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R11)))) 
		     + (3U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT____Vcellout__Q_srl__count))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3843__PROF__TesterWrapper__l5529(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3843__PROF__TesterWrapper__l5529\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3844__PROF__TesterWrapper__l5063(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3844__PROF__TesterWrapper__l5063\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3845__PROF__TesterWrapper__l4534(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3845__PROF__TesterWrapper__l4534\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3862__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3862__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3867__PROF__TesterWrapper__l3204(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3867__PROF__TesterWrapper__l3204\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__allacc[0U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__R5];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__allacc[1U] 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__R5];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__allacc[2U] 
	= (IData)((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem
				    [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__R5])) 
		    << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem
						[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__R5]))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__allacc[3U] 
	= (IData)(((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem
				     [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__R5])) 
		     << 0x20U) | (QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem
						 [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__R5]))) 
		   >> 0x20U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3871__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l208(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3871__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l208\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3877__PROF__TesterWrapper__l11595(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3877__PROF__TesterWrapper__l11595\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3878__PROF__TesterWrapper__l11599(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3878__PROF__TesterWrapper__l11599\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3879__PROF__TesterWrapper__l837(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3879__PROF__TesterWrapper__l837\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U] 
	= ((0xfffff000U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T72) 
			   << 0xcU)) | ((0xc00U & (
						   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMStart) 
						    + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget)) 
						   << 0xaU)) 
					| (0x3ffU & 
					   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase) 
					    + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr)))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U] 
	= ((0xfffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T72) 
		      >> 0x14U)) | (0xfffff000U & ((IData)(
							   (vlTOPp->VerilatedTesterWrapper__DOT__T72 
							    >> 0x20U)) 
						   << 0xcU)));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U] 
	= (0xfffU & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__T72 
			      >> 0x20U)) >> 0x14U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3880__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3880__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T42) 
	     & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
		= vlTOPp->VerilatedTesterWrapper__DOT__T72;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T42) 
		  & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24) 
		 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T42) 
		      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24) 
		     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__T72;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if (((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T42) 
			     & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)) 
			 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T42) 
				       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)) 
				   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			    = ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
			        : VL_ULL(0));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
					      - (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    }
		} else {
		    if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T42) 
			  & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24) 
			 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T42) 
			      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24) 
			     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
				= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
				    : VL_ULL(0));
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if (((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T42) 
				     & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)) 
				 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T42) 
					       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)) 
					   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState))))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
					= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
					    : VL_ULL(0));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (3U & ((0U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						  ? 0U
						  : 
						 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						  - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3881__PROF__TesterWrapper__l8051(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3881__PROF__TesterWrapper__l8051\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux__DOT__T0 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T42) 
	   & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3906__PROF__TesterWrapper__l70(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3906__PROF__TesterWrapper__l70\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3907__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3907__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) 
		 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16) 
		     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16)) 
			 & (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16)) 
			     & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState)))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if ((0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		} else {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
				  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
				     - (IData)(1U))
				  : 0U));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
			    ? 2U : 1U);
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3909__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l396(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3909__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l396\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:396
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[0U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[0U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[1U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[2U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[3U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[3U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[4U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[4U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[4U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[5U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[5U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[5U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out[6U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B[6U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A[6U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3914__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l215(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3914__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l215\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3940__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3940__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3941__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3941__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3942__PROF__TesterWrapper__l11367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3942__PROF__TesterWrapper__l11367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3943__PROF__TesterWrapper__l11371(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3943__PROF__TesterWrapper__l11371\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3960__PROF__TesterWrapper__l10285(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3960__PROF__TesterWrapper__l10285\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T2 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3961__PROF__TesterWrapper__l10297(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3961__PROF__TesterWrapper__l10297\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T10 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 1U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3962__PROF__TesterWrapper__l10304(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3962__PROF__TesterWrapper__l10304\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T15 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 2U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3963__PROF__TesterWrapper__l10311(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3963__PROF__TesterWrapper__l10311\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T20 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 3U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3964__PROF__TesterWrapper__l10318(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3964__PROF__TesterWrapper__l10318\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T25 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 4U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3965__PROF__TesterWrapper__l10325(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3965__PROF__TesterWrapper__l10325\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T30 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 5U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3966__PROF__TesterWrapper__l10332(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3966__PROF__TesterWrapper__l10332\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T35 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 6U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3967__PROF__TesterWrapper__l10339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3967__PROF__TesterWrapper__l10339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T40 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 7U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3968__PROF__TesterWrapper__l10346(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3968__PROF__TesterWrapper__l10346\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T45 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 8U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3969__PROF__TesterWrapper__l10353(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3969__PROF__TesterWrapper__l10353\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T50 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 9U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3970__PROF__TesterWrapper__l10360(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3970__PROF__TesterWrapper__l10360\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T55 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0xaU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3971__PROF__TesterWrapper__l10367(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3971__PROF__TesterWrapper__l10367\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T60 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0xbU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3972__PROF__TesterWrapper__l10374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3972__PROF__TesterWrapper__l10374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T65 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0xcU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3973__PROF__TesterWrapper__l10381(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3973__PROF__TesterWrapper__l10381\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T70 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0xdU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3974__PROF__TesterWrapper__l10388(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3974__PROF__TesterWrapper__l10388\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T75 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0xeU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3975__PROF__TesterWrapper__l10395(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3975__PROF__TesterWrapper__l10395\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T80 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0xfU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3976__PROF__TesterWrapper__l10402(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3976__PROF__TesterWrapper__l10402\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T85 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x10U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3977__PROF__TesterWrapper__l10409(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3977__PROF__TesterWrapper__l10409\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T90 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x11U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3978__PROF__TesterWrapper__l10416(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3978__PROF__TesterWrapper__l10416\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T95 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x12U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3979__PROF__TesterWrapper__l10423(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3979__PROF__TesterWrapper__l10423\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T100 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x13U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3980__PROF__TesterWrapper__l10430(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3980__PROF__TesterWrapper__l10430\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T105 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x14U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3981__PROF__TesterWrapper__l10437(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3981__PROF__TesterWrapper__l10437\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T110 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x15U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3982__PROF__TesterWrapper__l10444(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3982__PROF__TesterWrapper__l10444\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T115 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x16U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3983__PROF__TesterWrapper__l10451(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3983__PROF__TesterWrapper__l10451\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T120 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x17U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3984__PROF__TesterWrapper__l10458(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3984__PROF__TesterWrapper__l10458\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T125 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x18U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3985__PROF__TesterWrapper__l10465(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3985__PROF__TesterWrapper__l10465\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T130 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x19U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3986__PROF__TesterWrapper__l10472(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3986__PROF__TesterWrapper__l10472\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T135 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x1aU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3987__PROF__TesterWrapper__l10479(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3987__PROF__TesterWrapper__l10479\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T140 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x1bU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3988__PROF__TesterWrapper__l10486(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3988__PROF__TesterWrapper__l10486\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T145 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x1cU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3989__PROF__TesterWrapper__l10493(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3989__PROF__TesterWrapper__l10493\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T150 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x1dU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3990__PROF__TesterWrapper__l10500(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3990__PROF__TesterWrapper__l10500\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T155 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x1eU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3991__PROF__TesterWrapper__l10507(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3991__PROF__TesterWrapper__l10507\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T160 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x1fU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3992__PROF__TesterWrapper__l10514(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3992__PROF__TesterWrapper__l10514\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T165 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x20U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3993__PROF__TesterWrapper__l10521(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3993__PROF__TesterWrapper__l10521\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T170 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x21U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3994__PROF__TesterWrapper__l10528(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3994__PROF__TesterWrapper__l10528\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T175 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x22U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3995__PROF__TesterWrapper__l10535(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3995__PROF__TesterWrapper__l10535\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T180 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x23U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3996__PROF__TesterWrapper__l10542(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3996__PROF__TesterWrapper__l10542\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T185 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x24U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3997__PROF__TesterWrapper__l10549(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3997__PROF__TesterWrapper__l10549\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T190 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x25U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3998__PROF__TesterWrapper__l10556(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3998__PROF__TesterWrapper__l10556\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T195 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x26U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__3999__PROF__TesterWrapper__l10563(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__3999__PROF__TesterWrapper__l10563\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T200 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x27U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4000__PROF__TesterWrapper__l10570(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4000__PROF__TesterWrapper__l10570\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T205 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x28U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4001__PROF__TesterWrapper__l10577(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4001__PROF__TesterWrapper__l10577\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T210 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x29U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4002__PROF__TesterWrapper__l10584(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4002__PROF__TesterWrapper__l10584\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T215 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x2aU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4003__PROF__TesterWrapper__l10591(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4003__PROF__TesterWrapper__l10591\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T220 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x2bU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4004__PROF__TesterWrapper__l10598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4004__PROF__TesterWrapper__l10598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T225 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x2cU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4005__PROF__TesterWrapper__l10605(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4005__PROF__TesterWrapper__l10605\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T230 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x2dU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4006__PROF__TesterWrapper__l10612(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4006__PROF__TesterWrapper__l10612\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T235 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x2eU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4007__PROF__TesterWrapper__l10619(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4007__PROF__TesterWrapper__l10619\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T240 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x2fU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4008__PROF__TesterWrapper__l10626(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4008__PROF__TesterWrapper__l10626\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T245 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x30U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4009__PROF__TesterWrapper__l10633(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4009__PROF__TesterWrapper__l10633\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T250 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x31U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4010__PROF__TesterWrapper__l10640(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4010__PROF__TesterWrapper__l10640\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T255 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x32U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4011__PROF__TesterWrapper__l10647(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4011__PROF__TesterWrapper__l10647\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T260 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x33U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4012__PROF__TesterWrapper__l10654(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4012__PROF__TesterWrapper__l10654\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T265 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x34U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4013__PROF__TesterWrapper__l10661(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4013__PROF__TesterWrapper__l10661\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T270 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x35U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4014__PROF__TesterWrapper__l10668(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4014__PROF__TesterWrapper__l10668\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T275 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x36U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4015__PROF__TesterWrapper__l10675(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4015__PROF__TesterWrapper__l10675\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T280 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x37U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4016__PROF__TesterWrapper__l10682(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4016__PROF__TesterWrapper__l10682\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T285 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x38U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4017__PROF__TesterWrapper__l10689(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4017__PROF__TesterWrapper__l10689\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T290 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x39U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4018__PROF__TesterWrapper__l10696(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4018__PROF__TesterWrapper__l10696\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T295 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x3aU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4019__PROF__TesterWrapper__l10703(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4019__PROF__TesterWrapper__l10703\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__T300 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand) 
	   & (IData)(((VL_ULL(1) << (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID)) 
		      >> 0x3bU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4045__PROF__TesterWrapper__l1893(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4045__PROF__TesterWrapper__l1893\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1893
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R2 
	= (0x7fU & ((0x3fU & ((0x1fU & ((0xfU & ((7U 
						  & ((3U 
						      & ((1U 
							  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16)) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								     >> 1U))))) 
						     + 
						     (3U 
						      & ((1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								     >> 2U))) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								     >> 3U))))))) 
						 + 
						 (7U 
						  & ((3U 
						      & ((1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								     >> 4U))) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								     >> 5U))))) 
						     + 
						     (3U 
						      & ((1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								     >> 6U))) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								     >> 7U))))))))) 
					+ (0xfU & (
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 8U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 9U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0xaU))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0xbU))))))) 
						   + 
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0xcU))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0xdU))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0xeU))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0xfU))))))))))) 
			      + (0x1fU & ((0xfU & (
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x10U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x11U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x12U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x13U))))))) 
						   + 
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x14U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x15U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x16U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x17U))))))))) 
					  + (0xfU & 
					     ((7U & 
					       ((3U 
						 & ((1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								>> 0x18U))) 
						    + 
						    (1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								>> 0x19U))))) 
						+ (3U 
						   & ((1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								  >> 0x1aU))) 
						      + 
						      (1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								  >> 0x1bU))))))) 
					      + (7U 
						 & ((3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								    >> 0x1cU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								    >> 0x1dU))))) 
						    + 
						    (3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								    >> 0x1eU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								    >> 0x1fU))))))))))))) 
		    + (0x3fU & ((0x1fU & ((0xfU & (
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x20U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x21U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x22U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x23U))))))) 
						   + 
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x24U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x25U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x26U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								       >> 0x27U))))))))) 
					  + (0xfU & 
					     ((7U & 
					       ((3U 
						 & ((1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								>> 0x28U))) 
						    + 
						    (1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								>> 0x29U))))) 
						+ (3U 
						   & ((1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								  >> 0x2aU))) 
						      + 
						      (1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								  >> 0x2bU))))))) 
					      + (7U 
						 & ((3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								    >> 0x2cU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								    >> 0x2dU))))) 
						    + 
						    (3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								    >> 0x2eU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								    >> 0x2fU))))))))))) 
				+ (0x1fU & ((0xfU & 
					     ((7U & 
					       ((3U 
						 & ((1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								>> 0x30U))) 
						    + 
						    (1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								>> 0x31U))))) 
						+ (3U 
						   & ((1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								  >> 0x32U))) 
						      + 
						      (1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								  >> 0x33U))))))) 
					      + (7U 
						 & ((3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								    >> 0x34U))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								    >> 0x35U))))) 
						    + 
						    (3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								    >> 0x36U))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								    >> 0x37U))))))))) 
					    + (0xfU 
					       & ((7U 
						   & ((3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								      >> 0x38U))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								      >> 0x39U))))) 
						      + 
						      (3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								      >> 0x3aU))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								      >> 0x3bU))))))) 
						  + 
						  (7U 
						   & ((3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								      >> 0x3cU))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								      >> 0x3dU))))) 
						      + 
						      (3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								      >> 0x3eU))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
								      >> 0x3fU)))))))))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4046__PROF__TesterWrapper__l1893(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4046__PROF__TesterWrapper__l1893\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1893
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R2 
	= (0x7fU & ((0x3fU & ((0x1fU & ((0xfU & ((7U 
						  & ((3U 
						      & ((1U 
							  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16)) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								     >> 1U))))) 
						     + 
						     (3U 
						      & ((1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								     >> 2U))) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								     >> 3U))))))) 
						 + 
						 (7U 
						  & ((3U 
						      & ((1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								     >> 4U))) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								     >> 5U))))) 
						     + 
						     (3U 
						      & ((1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								     >> 6U))) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								     >> 7U))))))))) 
					+ (0xfU & (
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 8U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 9U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0xaU))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0xbU))))))) 
						   + 
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0xcU))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0xdU))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0xeU))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0xfU))))))))))) 
			      + (0x1fU & ((0xfU & (
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x10U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x11U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x12U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x13U))))))) 
						   + 
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x14U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x15U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x16U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x17U))))))))) 
					  + (0xfU & 
					     ((7U & 
					       ((3U 
						 & ((1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								>> 0x18U))) 
						    + 
						    (1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								>> 0x19U))))) 
						+ (3U 
						   & ((1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								  >> 0x1aU))) 
						      + 
						      (1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								  >> 0x1bU))))))) 
					      + (7U 
						 & ((3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								    >> 0x1cU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								    >> 0x1dU))))) 
						    + 
						    (3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								    >> 0x1eU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								    >> 0x1fU))))))))))))) 
		    + (0x3fU & ((0x1fU & ((0xfU & (
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x20U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x21U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x22U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x23U))))))) 
						   + 
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x24U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x25U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x26U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								       >> 0x27U))))))))) 
					  + (0xfU & 
					     ((7U & 
					       ((3U 
						 & ((1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								>> 0x28U))) 
						    + 
						    (1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								>> 0x29U))))) 
						+ (3U 
						   & ((1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								  >> 0x2aU))) 
						      + 
						      (1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								  >> 0x2bU))))))) 
					      + (7U 
						 & ((3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								    >> 0x2cU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								    >> 0x2dU))))) 
						    + 
						    (3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								    >> 0x2eU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								    >> 0x2fU))))))))))) 
				+ (0x1fU & ((0xfU & 
					     ((7U & 
					       ((3U 
						 & ((1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								>> 0x30U))) 
						    + 
						    (1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								>> 0x31U))))) 
						+ (3U 
						   & ((1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								  >> 0x32U))) 
						      + 
						      (1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								  >> 0x33U))))))) 
					      + (7U 
						 & ((3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								    >> 0x34U))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								    >> 0x35U))))) 
						    + 
						    (3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								    >> 0x36U))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								    >> 0x37U))))))))) 
					    + (0xfU 
					       & ((7U 
						   & ((3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								      >> 0x38U))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								      >> 0x39U))))) 
						      + 
						      (3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								      >> 0x3aU))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								      >> 0x3bU))))))) 
						  + 
						  (7U 
						   & ((3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								      >> 0x3cU))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								      >> 0x3dU))))) 
						      + 
						      (3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								      >> 0x3eU))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
								      >> 0x3fU)))))))))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4047__PROF__TesterWrapper__l1893(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4047__PROF__TesterWrapper__l1893\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1893
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R2 
	= (0x7fU & ((0x3fU & ((0x1fU & ((0xfU & ((7U 
						  & ((3U 
						      & ((1U 
							  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16)) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								     >> 1U))))) 
						     + 
						     (3U 
						      & ((1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								     >> 2U))) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								     >> 3U))))))) 
						 + 
						 (7U 
						  & ((3U 
						      & ((1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								     >> 4U))) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								     >> 5U))))) 
						     + 
						     (3U 
						      & ((1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								     >> 6U))) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								     >> 7U))))))))) 
					+ (0xfU & (
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 8U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 9U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0xaU))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0xbU))))))) 
						   + 
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0xcU))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0xdU))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0xeU))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0xfU))))))))))) 
			      + (0x1fU & ((0xfU & (
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x10U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x11U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x12U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x13U))))))) 
						   + 
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x14U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x15U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x16U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x17U))))))))) 
					  + (0xfU & 
					     ((7U & 
					       ((3U 
						 & ((1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								>> 0x18U))) 
						    + 
						    (1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								>> 0x19U))))) 
						+ (3U 
						   & ((1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								  >> 0x1aU))) 
						      + 
						      (1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								  >> 0x1bU))))))) 
					      + (7U 
						 & ((3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								    >> 0x1cU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								    >> 0x1dU))))) 
						    + 
						    (3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								    >> 0x1eU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								    >> 0x1fU))))))))))))) 
		    + (0x3fU & ((0x1fU & ((0xfU & (
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x20U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x21U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x22U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x23U))))))) 
						   + 
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x24U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x25U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x26U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								       >> 0x27U))))))))) 
					  + (0xfU & 
					     ((7U & 
					       ((3U 
						 & ((1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								>> 0x28U))) 
						    + 
						    (1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								>> 0x29U))))) 
						+ (3U 
						   & ((1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								  >> 0x2aU))) 
						      + 
						      (1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								  >> 0x2bU))))))) 
					      + (7U 
						 & ((3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								    >> 0x2cU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								    >> 0x2dU))))) 
						    + 
						    (3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								    >> 0x2eU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								    >> 0x2fU))))))))))) 
				+ (0x1fU & ((0xfU & 
					     ((7U & 
					       ((3U 
						 & ((1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								>> 0x30U))) 
						    + 
						    (1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								>> 0x31U))))) 
						+ (3U 
						   & ((1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								  >> 0x32U))) 
						      + 
						      (1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								  >> 0x33U))))))) 
					      + (7U 
						 & ((3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								    >> 0x34U))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								    >> 0x35U))))) 
						    + 
						    (3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								    >> 0x36U))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								    >> 0x37U))))))))) 
					    + (0xfU 
					       & ((7U 
						   & ((3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								      >> 0x38U))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								      >> 0x39U))))) 
						      + 
						      (3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								      >> 0x3aU))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								      >> 0x3bU))))))) 
						  + 
						  (7U 
						   & ((3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								      >> 0x3cU))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								      >> 0x3dU))))) 
						      + 
						      (3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								      >> 0x3eU))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
								      >> 0x3fU)))))))))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4048__PROF__TesterWrapper__l1893(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4048__PROF__TesterWrapper__l1893\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1893
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R2 
	= (0x7fU & ((0x3fU & ((0x1fU & ((0xfU & ((7U 
						  & ((3U 
						      & ((1U 
							  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16)) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								     >> 1U))))) 
						     + 
						     (3U 
						      & ((1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								     >> 2U))) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								     >> 3U))))))) 
						 + 
						 (7U 
						  & ((3U 
						      & ((1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								     >> 4U))) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								     >> 5U))))) 
						     + 
						     (3U 
						      & ((1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								     >> 6U))) 
							 + 
							 (1U 
							  & (IData)(
								    (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								     >> 7U))))))))) 
					+ (0xfU & (
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 8U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 9U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0xaU))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0xbU))))))) 
						   + 
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0xcU))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0xdU))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0xeU))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0xfU))))))))))) 
			      + (0x1fU & ((0xfU & (
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x10U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x11U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x12U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x13U))))))) 
						   + 
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x14U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x15U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x16U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x17U))))))))) 
					  + (0xfU & 
					     ((7U & 
					       ((3U 
						 & ((1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								>> 0x18U))) 
						    + 
						    (1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								>> 0x19U))))) 
						+ (3U 
						   & ((1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								  >> 0x1aU))) 
						      + 
						      (1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								  >> 0x1bU))))))) 
					      + (7U 
						 & ((3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								    >> 0x1cU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								    >> 0x1dU))))) 
						    + 
						    (3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								    >> 0x1eU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								    >> 0x1fU))))))))))))) 
		    + (0x3fU & ((0x1fU & ((0xfU & (
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x20U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x21U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x22U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x23U))))))) 
						   + 
						   (7U 
						    & ((3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x24U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x25U))))) 
						       + 
						       (3U 
							& ((1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x26U))) 
							   + 
							   (1U 
							    & (IData)(
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								       >> 0x27U))))))))) 
					  + (0xfU & 
					     ((7U & 
					       ((3U 
						 & ((1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								>> 0x28U))) 
						    + 
						    (1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								>> 0x29U))))) 
						+ (3U 
						   & ((1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								  >> 0x2aU))) 
						      + 
						      (1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								  >> 0x2bU))))))) 
					      + (7U 
						 & ((3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								    >> 0x2cU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								    >> 0x2dU))))) 
						    + 
						    (3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								    >> 0x2eU))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								    >> 0x2fU))))))))))) 
				+ (0x1fU & ((0xfU & 
					     ((7U & 
					       ((3U 
						 & ((1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								>> 0x30U))) 
						    + 
						    (1U 
						     & (IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								>> 0x31U))))) 
						+ (3U 
						   & ((1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								  >> 0x32U))) 
						      + 
						      (1U 
						       & (IData)(
								 (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								  >> 0x33U))))))) 
					      + (7U 
						 & ((3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								    >> 0x34U))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								    >> 0x35U))))) 
						    + 
						    (3U 
						     & ((1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								    >> 0x36U))) 
							+ 
							(1U 
							 & (IData)(
								   (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								    >> 0x37U))))))))) 
					    + (0xfU 
					       & ((7U 
						   & ((3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								      >> 0x38U))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								      >> 0x39U))))) 
						      + 
						      (3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								      >> 0x3aU))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								      >> 0x3bU))))))) 
						  + 
						  (7U 
						   & ((3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								      >> 0x3cU))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								      >> 0x3dU))))) 
						      + 
						      (3U 
						       & ((1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								      >> 0x3eU))) 
							  + 
							  (1U 
							   & (IData)(
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
								      >> 0x3fU)))))))))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4049__PROF__DualPortBRAM__l38(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4049__PROF__DualPortBRAM__l38\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:38
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R5];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R4;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R4;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R5;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4050__PROF__DualPortBRAM__l38(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4050__PROF__DualPortBRAM__l38\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:38
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R5];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R4;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R4;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R5;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4051__PROF__DualPortBRAM__l38(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4051__PROF__DualPortBRAM__l38\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:38
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R5];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R4;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R4;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R5;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4052__PROF__DualPortBRAM__l38(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4052__PROF__DualPortBRAM__l38\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at DualPortBRAM.v:38
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem
	[vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R5];
    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R3) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R4;
	vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R4;
	vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = 1U;
	vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R5;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4053__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4053__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R22 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R23;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4054__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4054__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R18 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R19;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4055__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4055__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R22 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R23;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4056__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4056__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R18 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R19;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4057__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4057__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R22 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R23;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4058__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4058__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R18 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R19;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4059__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4059__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R22 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R23;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4060__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4060__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R18 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R19;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4061__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4061__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R21 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R22;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4062__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4062__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R10 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R11;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4063__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4063__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R10 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R11;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4064__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4064__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R10 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R11;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4065__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4065__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R10 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R11;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4066__PROF__TesterWrapper__l12055(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4066__PROF__TesterWrapper__l12055\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T4 = (1U & 
					       ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R1)) 
						& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4067__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4067__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R1)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4068__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4068__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4069__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4069__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_26__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4070__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4070__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4071__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4071__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_25__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4072__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4072__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4073__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4073__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_24__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4074__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4074__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4075__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4075__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_23__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4076__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4076__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4077__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4077__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_22__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4078__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4078__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4079__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4079__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_21__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4080__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4080__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4081__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4081__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_20__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4082__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4082__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4083__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4083__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_19__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4084__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4084__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4085__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4085__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4086__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4086__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4087__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4087__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_12__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4088__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4088__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4089__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4089__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_11__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4090__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4090__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4091__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4091__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_10__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4092__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4092__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4093__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4093__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_9__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4094__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4094__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4095__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4095__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_8__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4096__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4096__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4097__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4097__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_7__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4098__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4098__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4099__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4099__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_6__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4100__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4100__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4101__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4101__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_5__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4102__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4102__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4103__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4103__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_4__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4104__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4104__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4105__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4105__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_3__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4106__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4106__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4107__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4107__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_2__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4108__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4108__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4109__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4109__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_13__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4110__PROF__TesterWrapper__l12079(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4110__PROF__TesterWrapper__l12079\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T28 = (1U 
						& ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R25)) 
						   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4111__PROF__TesterWrapper__l12090(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4111__PROF__TesterWrapper__l12090\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T39 = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T31) 
						& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__empty)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4112__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4112__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R26 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R27;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4113__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4113__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R26 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R27;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4114__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4114__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R26 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R27;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4115__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4115__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R26 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R27;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4116__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4116__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U] = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[4U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[5U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U];
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4117__PROF__TesterWrapper__l6261(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4117__PROF__TesterWrapper__l6261\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T5 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__full)) 
		 & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4118__PROF__TesterWrapper__l5479(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4118__PROF__TesterWrapper__l5479\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__full)) 
		 & ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
		     ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state)
		     : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4119__PROF__TesterWrapper__l6261(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4119__PROF__TesterWrapper__l6261\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T5 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__full)) 
		 & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4120__PROF__TesterWrapper__l5004(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4120__PROF__TesterWrapper__l5004\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__full)) 
		 & ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
		     ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state)
		     : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4121__PROF__TesterWrapper__l6261(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4121__PROF__TesterWrapper__l6261\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T5 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__full)) 
		 & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4122__PROF__TesterWrapper__l4475(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4122__PROF__TesterWrapper__l4475\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__full)) 
		 & ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)
		     ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state)
		     : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4123__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4123__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_addr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_addr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4124__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4124__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_data 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_data;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4125__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4125__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_id 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_id;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4126__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4126__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_3 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_2));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4127__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4127__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U];
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4128__PROF__TesterWrapper__l3182(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4128__PROF__TesterWrapper__l3182\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T31 
	= ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState)) 
	   & (~ ((0U < (0xffffU & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U] 
				   >> 0x10U))) & (0U 
						  < vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regOutstandingWrBytes))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4130__PROF__TesterWrapper__l4111(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4130__PROF__TesterWrapper__l4111\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T28 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4131__PROF__TesterWrapper__l4113(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4131__PROF__TesterWrapper__l4113\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T30 
	= ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4132__PROF__TesterWrapper__l3153(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4132__PROF__TesterWrapper__l3153\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T3 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState)) 
	   & (1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4133__PROF__TesterWrapper__l4100(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4133__PROF__TesterWrapper__l4100\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T17 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
	   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
	      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_54));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4134__PROF__ExecAddrGen__l117(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4134__PROF__ExecAddrGen__l117\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen.v:117
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg = 0U;
    } else {
	if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg = 1U;
	} else {
	    if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
			>> 1U) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				  >> 2U)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4135__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4135__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4136__PROF__TesterWrapper__l3680(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4136__PROF__TesterWrapper__l3680\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3680
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regOutstandingRunCmds = 0U;
    } else {
	if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T7)) 
	     & ((~ ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
		    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T25))) 
		& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T30)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regOutstandingRunCmds 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T10;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T7) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regOutstandingRunCmds 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T6;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4137__PROF__TesterWrapper__l3680(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4137__PROF__TesterWrapper__l3680\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3680
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T52) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T50) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState = 0U;
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T47) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState 
			= ((8U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U])
			    ? 2U : 3U);
		} else {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T38) 
			 & ((~ (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
				>> 2U)) & (~ (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
					      >> 2U))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState = 1U;
		    } else {
			if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T24) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState = 0U;
			}
		    }
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4138__PROF__TesterWrapper__l8051(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4138__PROF__TesterWrapper__l8051\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux_1__DOT__T0 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__empty)) 
		 & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4139__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4139__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4140__PROF__TesterWrapper__l11450(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4140__PROF__TesterWrapper__l11450\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__T3 
	= (0xfU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4141__PROF__TesterWrapper__l11454(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4141__PROF__TesterWrapper__l11454\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__T6 
	= (0xfU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R4)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4142__PROF__TesterWrapper__l11457(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4142__PROF__TesterWrapper__l11457\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R4) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__R1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4143__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4143__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4144__PROF__TesterWrapper__l3958(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4144__PROF__TesterWrapper__l3958\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3958
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regOutstandingRunCmds = 0U;
    } else {
	if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T7)) 
	     & ((~ (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state) 
		     >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T25))) 
		& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R32)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regOutstandingRunCmds 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T10;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T7) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regOutstandingRunCmds 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T6;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4145__PROF__TesterWrapper__l3958(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4145__PROF__TesterWrapper__l3958\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:3958
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T55) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T50) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState = 0U;
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T47) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState 
			= ((8U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U])
			    ? 2U : 3U);
		} else {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T38) 
			 & ((~ (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
				>> 2U)) & (~ (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
					      >> 2U))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState = 1U;
		    } else {
			if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T24) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState = 0U;
			}
		    }
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4146__PROF__TesterWrapper__l2912(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4146__PROF__TesterWrapper__l2912\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__T5 
	= (0xffU & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R3)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4147__PROF__TesterWrapper__l2920(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4147__PROF__TesterWrapper__l2920\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__ptr_match 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R0) 
	   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R3));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4148__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4148__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_3 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T0) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_3 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_4;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4149__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4149__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_3 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T24) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_3 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_4;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4150__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4150__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_3 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T40) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_3 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_4;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4151__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4151__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_3 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T56) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_3 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_4;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4152__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4152__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_3 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T72) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_3 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_4;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4153__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4153__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_3 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T88) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_3 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_4;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4154__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4154__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_3 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T104) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_3 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_4;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4155__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4155__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_3 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T120) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_3 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_4;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4156__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4156__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4158__PROF__ResultInstrGen__l117(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4158__PROF__ResultInstrGen__l117\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen.v:117
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_start_reg = 0U;
    } else {
	if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_start_reg = 1U;
	} else {
	    if ((1U & ((~ ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
			       >> 1U)) | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state9_io))) 
		       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
			  >> 8U)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_start_reg = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4159__PROF__TesterWrapper__l7488(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4159__PROF__TesterWrapper__l7488\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T8 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4160__PROF__TesterWrapper__l7490(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4160__PROF__TesterWrapper__l7490\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T10 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regState)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4161__PROF__TesterWrapper__l56(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4161__PROF__TesterWrapper__l56\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState)) 
	   & (1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4162__PROF__TesterWrapper__l56(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4162__PROF__TesterWrapper__l56\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T2 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regState)) 
	   & (2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4163__PROF__TesterWrapper__l7492(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4163__PROF__TesterWrapper__l7492\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T12 
	= ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
	   & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCompletedWrBytes 
	      == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_waitCompleteBytes));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4164__PROF__TesterWrapper__l8568(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4164__PROF__TesterWrapper__l8568\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T3 
	= ((4U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
	   & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4165__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l393(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4165__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l393\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:393
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x2000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_reg_165 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_6_reg_773;
	} else {
	    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_reg_165 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4166__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4166__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l373\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:373
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x2000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_1_reg2mem_reg_189 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_s_reg_802;
	} else {
	    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_1_reg2mem_reg_189 = 1U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4167__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l453(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4167__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l453\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:453
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x2000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_reg_119 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_2_reg_779;
	} else {
	    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_reg_119 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4168__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l413(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4168__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l413\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:413
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x2000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_reg2mem_reg_153 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__phitmp_reg_792;
	} else {
	    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_reg2mem_reg_153 = 1U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4169__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l433(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4169__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l433\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:433
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state))) {
	if ((0x2000U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_reg_177 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785;
	} else {
	    if ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_reg_177 = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4172__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l496(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4172__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l496\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:496
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state)) 
		   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg)))) 
	       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_dram_block_count_V_1_reg_658 
	    = (0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
			 << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
				      >> 0x10U)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_tiles_per_row_V_reg_644 
	    = (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
			   << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[0U] 
					>> 0x10U)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_base_l_reg_668 
	    = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[2U]);
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_base_r_reg_673 
	    = (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
			   << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
					>> 0x10U)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_dram_lhs_reg_684 
	    = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[4U] 
		<< 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
			     >> 0x10U));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_dram_rhs_reg_689 
	    = ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[5U] 
		<< 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[4U] 
			     >> 0x10U));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_678 
	    = (0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[4U] 
			 << 0x18U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
				      >> 8U)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_tiles_m_reg_638 
	    = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[0U]);
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_tiles_n_reg_652 
	    = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[1U]);
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_Result_4_i_reg_663 
	    = (0x3fU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
			 << 8U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
				   >> 0x18U)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_6_reg_694 
	    = ((0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[1U]) 
	       * (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[0U]));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_reg_700 
	    = (0xfffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
			  << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[0U] 
				       >> 0x10U)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4173__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4173__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4174__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4174__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_1__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4175__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4175__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__do_enq 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__full)) 
	   & ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
	       ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)
	       : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4176__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4176__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
	     | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
		  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16)) 
		 & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__full)) 
		       & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
		      | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16)) 
		     & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__full)) 
			& (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
				   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16))) 
			       & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__full)) 
				     & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
				       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16))) 
				   & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__full)) 
				      & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__full)) 
			   & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
			    : VL_ULL(0));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
				  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
				     - (IData)(1U))
				  : 0U));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
			    ? 2U : 1U);
		} else {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4177__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4177__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
	     | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
		  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16)) 
		 & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__full)) 
		       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
		      | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16)) 
		     & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__full)) 
			& vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
				   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16))) 
			       & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__full)) 
				     & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
				       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16))) 
				   & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__full)) 
				      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue__DOT__full)) 
			   & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
			    : VL_ULL(0));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
				  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
				     - (IData)(1U))
				  : 0U));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
			    ? 2U : 1U);
		} else {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4178__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4178__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__do_deq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4179__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4179__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__do_enq 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_18__DOT__full)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4180__PROF__TesterWrapper__l11343(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4180__PROF__TesterWrapper__l11343\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__do_enq 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__full)) 
	   & ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
	       ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)
	       : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4181__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4181__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
		= (VL_ULL(0x60000000000) | vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T3);
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
		 & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__full)) 
		       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
		     & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__full)) 
			& vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= (VL_ULL(0x60000000000) | vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T3);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)) 
			       & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__full)) 
				     & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)) 
				   & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__full)) 
				      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__full)) 
			       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			    = ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
			        : VL_ULL(0));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
					      - (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    }
		} else {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
			 & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__full)) 
			       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
			     & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__full)) 
				& vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
				= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
				    : VL_ULL(0));
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)) 
				       & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__full)) 
					     & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)) 
					   & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__full)) 
					      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
					= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
					    : VL_ULL(0));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (3U & ((0U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						  ? 0U
						  : 
						 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						  - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4182__PROF__TesterWrapper__l7970(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4182__PROF__TesterWrapper__l7970\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_4__DOT__T7 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_17__DOT__full)) 
		 & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4183__PROF__TesterWrapper__l7501(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4183__PROF__TesterWrapper__l7501\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T19 
	= ((4U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
	   & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)) 
	      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4184__PROF__TesterWrapper__l7480(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4184__PROF__TesterWrapper__l7480\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
	   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
	      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4185__PROF__TesterWrapper__l8591(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4185__PROF__TesterWrapper__l8591\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T28 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
	   & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
	       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
	      >> 1U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4186__PROF__TesterWrapper__l8585(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4186__PROF__TesterWrapper__l8585\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T22 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
	   & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
	       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
	      >> 1U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4187__PROF__TesterWrapper__l8588(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4187__PROF__TesterWrapper__l8588\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T25 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
	   & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state) 
	       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
	      >> 1U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4188__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4188__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T18) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__T55[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__T55[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__T55[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__T55[3U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__T55[4U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__T55[5U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] 
		= (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__T55[6U]);
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T18) 
		 & (~ ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
			 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
			& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
		       >> 1U)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T18) 
		     & ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
			  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
			 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
			>> 1U))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__T55[0U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__T55[1U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__T55[2U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__T55[3U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__T55[4U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__T55[5U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] 
			= (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__T55[6U]);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T18)) 
			       & (~ ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
				       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
				      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
				     >> 1U))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T18)) 
				   & ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
					& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
				       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
				      >> 1U)))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if ((2U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
				& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
			       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			    = ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][0U]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			    = ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][1U]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			    = ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][2U]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			    = ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][3U]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] 
			    = ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][4U]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] 
			    = ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][5U]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] 
			    = ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][6U]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
					      - (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    }
		} else {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T18) 
			 & (~ ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
				 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
				& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
			       >> 1U)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T18) 
			     & ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
				  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
				 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
				>> 1U))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
				= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][0U]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
				= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][1U]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
				= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][2U]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
				= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][3U]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] 
				= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][4U]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] 
				= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][5U]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] 
				= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][6U]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T18)) 
				       & (~ ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
					       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
					      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
					     >> 1U))))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T18)) 
					   & ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state) 
						& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state)) 
					       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state)) 
					      >> 1U)))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
					= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][0U]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
					= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][1U]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
					= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][2U]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
					= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][3U]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] 
					= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][4U]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] 
					= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][5U]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] 
					= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr][6U]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (3U & ((0U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						  ? 0U
						  : 
						 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						  - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[6U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4190__PROF__TesterWrapper__l8645(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4190__PROF__TesterWrapper__l8645\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T67 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4191__PROF__TesterWrapper__l9447(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4191__PROF__TesterWrapper__l9447\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:9447
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCCEnablePrev 
	= (1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4205__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l542(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4205__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l542\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:542
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0 = 0U;
    } else {
	if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exitcond1_reg_1855) 
	      & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage6_subdone))) 
	     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 9U))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0 = 0U;
	} else {
	    if (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
		 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		    >> 2U))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0 = 1U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4207__PROF__TesterWrapper__l1650(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4207__PROF__TesterWrapper__l1650\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R1 
	   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R0);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4209__PROF__TesterWrapper__l1650(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4209__PROF__TesterWrapper__l1650\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R1 
	   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R0);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4211__PROF__TesterWrapper__l1650(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4211__PROF__TesterWrapper__l1650\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R1 
	   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R0);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4213__PROF__TesterWrapper__l1650(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4213__PROF__TesterWrapper__l1650\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R1 
	   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R0);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4215__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4215__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at DualPortBRAM.v:33
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4220__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4220__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at DualPortBRAM.v:33
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4225__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4225__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at DualPortBRAM.v:33
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4230__PROF__DualPortBRAM__l33(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4230__PROF__DualPortBRAM__l33\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYSPOST at DualPortBRAM.v:33
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0;
    }
    if (vlTOPp->__Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem[vlTOPp->__Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1] 
	    = vlTOPp->__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4269__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4269__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T5) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[3U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[4U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[5U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T5) 
		 & (~ ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
		       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T5) 
		     & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
			& vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[0U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[1U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[2U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[3U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[4U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2[5U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T5)) 
			       & (~ ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
				     & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T5)) 
			     & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
				& vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if (((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
			 & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			    = ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][0U]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			    = ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][1U]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			    = ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][2U]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			    = ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][3U]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] 
			    = ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][4U]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] 
			    = ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][5U]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (0xfU & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				        ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						- (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    }
		} else {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T5) 
			 & (~ ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
			       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (0xfU & ((IData)(1U) 
				       + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T5) 
			     & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
				& vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
				= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][0U]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
				= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][1U]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
				= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][2U]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
				= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][3U]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] 
				= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][4U]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] 
				= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][5U]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T5)) 
				       & (~ ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
					     & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T5)) 
				     & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState)) 
					& vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
					= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][0U]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
					= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][1U]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
					= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][2U]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
					= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][3U]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] 
					= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][4U]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] 
					= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr][5U]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (0xfU & (
						   (0U 
						    == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						    ? 0U
						    : 
						   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						    - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[4U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[5U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4279__PROF__TesterWrapper__l4109(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4279__PROF__TesterWrapper__l4109\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T26 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T31));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4280__PROF__TesterWrapper__l4089(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4280__PROF__TesterWrapper__l4089\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T6 
	= (1U & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U] 
		  >> 2U) & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T31))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4281__PROF__TesterWrapper__l4119(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4281__PROF__TesterWrapper__l4119\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33 
	= (3U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
		 & ((IData)(1U) << (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U] 
					  >> 4U)))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4282__PROF__TesterWrapper__l3151(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4282__PROF__TesterWrapper__l3151\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T1 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T3) 
	   & (~ (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		 >> 0x1eU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4286__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l244(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4286__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l244\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4295__PROF__TesterWrapper__l11465(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4295__PROF__TesterWrapper__l11465\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__empty 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ptr_match) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__maybe_full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4296__PROF__TesterWrapper__l11469(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4296__PROF__TesterWrapper__l11469\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4303__PROF__ExecAddrGen__l149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4303__PROF__ExecAddrGen__l149\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4307__PROF__TesterWrapper__l2913(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4307__PROF__TesterWrapper__l2913\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_deq 
	= ((2U > (3U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
			 ? ((IData)(2U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			 : ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))
			     ? 1U : 0U)))) & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__ptr_match) 
						 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__maybe_full)))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4308__PROF__TesterWrapper__l2933(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4308__PROF__TesterWrapper__l2933\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__full 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__ptr_match) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__maybe_full));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4328__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l251(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4328__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l251\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4329__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4329__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T3) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T3) 
		 & (~ (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2 
		       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2)))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T3) 
		     & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2 
			& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2))))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T3)) 
			       & (~ (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2 
				     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2))))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T3)) 
				   & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2 
				      & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2)))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if ((1U & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2 
			       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			    = ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
			        : 0U);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (0xfU & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				        ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						- (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    }
		} else {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T3) 
			 & (~ (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2 
			       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2)))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (0xfU & ((IData)(1U) 
				       + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T3) 
			     & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2 
				& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
				= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
				    : 0U);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T3)) 
				       & (~ (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2 
					     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2))))))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T3)) 
					   & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2 
					      & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2)))))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
					= ((0xeU >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
					    : 0U);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (0xfU & (
						   (0U 
						    == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						    ? 0U
						    : 
						   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						    - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4330__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l489(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4330__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l489\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_6_reg_773 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_6_reg_773;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4332__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l486(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4332__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l486\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_s_reg_802 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_s_reg_802;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4334__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l488(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4334__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l488\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_2_reg_779 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_2_reg_779;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4336__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l490(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4336__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l490\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__phitmp_reg_792 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__phitmp_reg_792;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4339__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l487(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4339__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l487\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4340__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l347(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4340__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l347\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4345__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l594(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4345__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l594\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:594
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[0U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[0U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[1U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[2U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[3U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[3U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[4U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[4U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[4U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[5U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[5U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[5U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out[6U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B[6U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A[6U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4354__PROF__FetchInstrGen__l119(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4354__PROF__FetchInstrGen__l119\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4355__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l311(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4355__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l311\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4357__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4357__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4358__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4358__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4359__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4359__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4360__PROF__TesterWrapper__l3190(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4360__PROF__TesterWrapper__l3190\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T38 
	= ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_4__DOT__T7) 
	       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg))) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux_1__DOT__T0));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4361__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4361__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
	     | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
		  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_4__DOT__T7)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
		      | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16)) 
		     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_4__DOT__T7))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
				   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16))) 
			       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_4__DOT__T7))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if (((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25) 
				 | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16))) 
			     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_4__DOT__T7))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_4__DOT__T7) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
			    : VL_ULL(0));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
				  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
				     - (IData)(1U))
				  : 0U));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
			    ? 2U : 1U);
		} else {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4362__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4362__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4363__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4363__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if ((0xfU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
		     & ((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]))))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if ((0xfU & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
			  & ((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]))) 
			 & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__full)) 
			       & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if ((0xfU & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
			      & ((IData)(1U) << (3U 
						 & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]))) 
			     & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__full)) 
				& (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39))))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (0xfU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
					   & ((IData)(1U) 
					      << (3U 
						  & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]))))) 
			       & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__full)) 
				     & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((1U & ((~ (0xfU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
					       & ((IData)(1U) 
						  << 
						  (3U 
						   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]))))) 
				   & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__full)) 
				      & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__full)) 
			   & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr][0U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr][1U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr][2U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr][3U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
				  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
				     - (IData)(1U))
				  : 0U));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
			    ? 2U : 1U);
		} else {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4364__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4364__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if ((7U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
		   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
		      >> 1U)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if ((7U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
			& (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
			   >> 1U)) & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__full)) 
					 & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if ((7U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
			    & (((IData)(1U) << (3U 
						& vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
			       >> 1U)) & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__full)) 
					  & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39))))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (7U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
					 & (((IData)(1U) 
					     << (3U 
						 & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
					    >> 1U)))) 
			       & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__full)) 
				     & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((1U & ((~ (7U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
					     & (((IData)(1U) 
						 << 
						 (3U 
						  & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
						>> 1U)))) 
				   & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__full)) 
				      & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__full)) 
			   & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr][0U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr][1U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr][2U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr][3U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
				  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
				     - (IData)(1U))
				  : 0U));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
			    ? 2U : 1U);
		} else {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4365__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4365__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if ((3U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
		   & (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
		      >> 2U)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if ((3U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
			& (((IData)(1U) << (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
			   >> 2U)) & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__full)) 
					 & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if ((3U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
			    & (((IData)(1U) << (3U 
						& vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
			       >> 2U)) & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__full)) 
					  & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39))))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[3U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (3U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
					 & (((IData)(1U) 
					     << (3U 
						 & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
					    >> 2U)))) 
			       & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__full)) 
				     & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((1U & ((~ (3U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
					     & (((IData)(1U) 
						 << 
						 (3U 
						  & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
						>> 2U)))) 
				   & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__full)) 
				      & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__full)) 
			   & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39)))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr][0U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr][1U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr][2U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr][3U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
				  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
				     - (IData)(1U))
				  : 0U));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
			    ? 2U : 1U);
		} else {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4366__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4366__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T30) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__T62[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__T62[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__T62[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__T62[3U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T30) 
		 & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
		       | (3U <= (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T30) 
		     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
			| (3U <= (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]))))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__T62[0U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__T62[1U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__T62[2U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__T62[3U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T30)) 
			       & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
				     | (3U <= (3U & 
					       vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]))))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T30)) 
			     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
				| (3U <= (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6) 
		     | (3U <= (3U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr][0U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr][1U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr][2U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			= ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr][3U]
			    : 0U);
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
				  ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
				     - (IData)(1U))
				  : 0U));
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
			    ? 2U : 1U);
		} else {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4368__PROF__TesterWrapper__l11170(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4368__PROF__TesterWrapper__l11170\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4379__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l800(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4379__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l800\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exitcond1_reg_1855 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exitcond1_reg_1855;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4382__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4382__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R3 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4383__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4383__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R4 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_lhs_req_1_writeData;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4384__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4384__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R5 
	= (0x3ffU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4385__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4385__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R3 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4386__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4386__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R4 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_rhs_req_1_writeData;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4387__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4387__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R5 
	= (0x3ffU & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out 
			     >> 0x10U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4388__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4388__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R3 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4389__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4389__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R4 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_lhs_req_0_writeData;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4390__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4390__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R5 
	= (0x3ffU & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4391__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4391__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R3 = 0U;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4392__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4392__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R4 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_rhs_req_0_writeData;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4393__PROF__TesterWrapper__l5720(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4393__PROF__TesterWrapper__l5720\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:5720
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R5 
	= (0x3ffU & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out 
			     >> 0x10U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4394__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4394__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R23 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R0;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4395__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4395__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R19 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R2;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4396__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4396__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R23 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R6;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4397__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4397__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R19 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R8;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4398__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4398__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R23 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R12;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4399__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4399__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R19 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R14;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4400__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4400__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R23 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R18;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4401__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4401__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R19 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R20;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4402__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4402__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R22 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R23;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4403__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4403__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R11 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R1;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4404__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4404__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R11 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R7;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4405__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4405__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R11 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R13;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4406__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4406__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R11 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R19;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4407__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4407__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R27 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R5));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4408__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4408__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R27 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R11));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4409__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4409__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R27 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R17));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4410__PROF__TesterWrapper__l2022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4410__PROF__TesterWrapper__l2022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2022
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R27 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R23));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4411__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4411__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (0xeU == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4412__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4412__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_addr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_addr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4413__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4413__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_data 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_data;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4414__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4414__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_id 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_id;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4415__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4415__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_2 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4417__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4417__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R26) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[3U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R26) 
		 & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T30) 
		       | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T28) 
			  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T26)))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R26) 
		     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T30) 
			| ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T28) 
			   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T26))))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[3U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R26)) 
			       & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T30) 
				     | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T28) 
					| (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T26))))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R26)) 
			     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T30) 
				| ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T28) 
				   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T26))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T30) 
			 | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T28) 
			    | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T26)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			    [(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][0U];
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			    [(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][1U];
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			    [(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][2U];
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			    [(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][3U];
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
					      - (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    }
		} else {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R26) 
			 & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T30) 
			       | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T28) 
				  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T26)))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R26) 
			     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T30) 
				| ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T28) 
				   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T26))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][0U];
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][1U];
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][2U];
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][3U];
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R26)) 
				       & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T30) 
					     | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T28) 
						| (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T26))))))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R26)) 
				     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T30) 
					| ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T28) 
					   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T26))))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
					= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][0U];
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
					= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][1U];
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
					= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][2U];
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
					= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][3U];
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (3U & ((0U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						  ? 0U
						  : 
						 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						  - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4418__PROF__TesterWrapper__l56(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4418__PROF__TesterWrapper__l56\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState)) 
	   & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState)) 
	      | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T1)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4419__PROF__TesterWrapper__l3207(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4419__PROF__TesterWrapper__l3207\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T54 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState)) 
	   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T1));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4420__PROF__ExecAddrGen__l109(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4420__PROF__ExecAddrGen__l109\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen.v:109
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_CS_fsm 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
	    ? 1U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4421__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l142(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4421__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l142\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:142
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
	    ? 1U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_NS_fsm));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4422__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l486(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4422__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l486\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:486
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_state3_io 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300)) 
		 & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		       >> 1U))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4423__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l492(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4423__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l492\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:492
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_state4_io 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300_pp0_iter1_reg)) 
		 & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		       >> 1U))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4425__PROF__TesterWrapper__l3593(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4425__PROF__TesterWrapper__l3593\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T6 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regOutstandingRunCmds);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4426__PROF__TesterWrapper__l3597(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4426__PROF__TesterWrapper__l3597\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T10 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regOutstandingRunCmds 
	   - (IData)(1U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4427__PROF__TesterWrapper__l1271(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4427__PROF__TesterWrapper__l1271\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:1271
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T30) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState = 0U;
	} else {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T9) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState = 3U;
	    } else {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState = 2U;
		} else {
		    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState = 1U;
		    }
		}
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4428__PROF__TesterWrapper__l3635(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4428__PROF__TesterWrapper__l3635\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T47 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
	   & (0U == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regOutstandingRunCmds));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4429__PROF__TesterWrapper__l3638(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4429__PROF__TesterWrapper__l3638\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T50 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4430__PROF__TesterWrapper__l3640(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4430__PROF__TesterWrapper__l3640\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T52 
	= ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4431__PROF__TesterWrapper__l3626(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4431__PROF__TesterWrapper__l3626\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T38 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
	   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
	      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_27));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4432__PROF__TesterWrapper__l12063(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4432__PROF__TesterWrapper__l12063\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T12 = (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__R1) 
						 & (0U 
						    != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7))) 
						& ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__full)) 
						   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4433__PROF__TesterWrapper__l11455(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4433__PROF__TesterWrapper__l11455\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__do_enq 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
	   & ((1U & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
	       ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)
	       : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4434__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4434__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R10) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R10) 
		 & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
		       & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R10) 
		     & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
			& (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R10)) 
			       & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
				     & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R10)) 
				   & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
				      & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
			       & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			    [(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))];
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
					      - (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    }
		} else {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R10) 
			 & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
			       & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R10) 
			     & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
				& (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))];
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R10)) 
				       & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
					     & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R10)) 
					   & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
					      & (~ vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
					= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))];
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (3U & ((0U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						  ? 0U
						  : 
						 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						  - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4436__PROF__TesterWrapper__l3862(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4436__PROF__TesterWrapper__l3862\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T6 
	= ((IData)(1U) + vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regOutstandingRunCmds);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4437__PROF__TesterWrapper__l3866(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4437__PROF__TesterWrapper__l3866\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T10 
	= (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regOutstandingRunCmds 
	   - (IData)(1U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4438__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4438__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R32 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R33;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4439__PROF__TesterWrapper__l3904(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4439__PROF__TesterWrapper__l3904\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T47 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
	   & (0U == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regOutstandingRunCmds));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4440__PROF__TesterWrapper__l3895(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4440__PROF__TesterWrapper__l3895\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T38 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
	   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg) 
	      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_25));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4441__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4441__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if ((1U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
		   & (((IData)(1U) << (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
					     >> 4U))) 
		      >> 1U)))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if ((1U & (((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
			& (((IData)(1U) << (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						  >> 4U))) 
			   >> 1U)) & (~ (3U & ((3U 
						== (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
					       & ((IData)(1U) 
						  << 
						  (1U 
						   & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U] 
						      >> 4U))))))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if ((1U & (((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
			    & (((IData)(1U) << (1U 
						& (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						   >> 4U))) 
			       >> 1U)) & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
					  & ((IData)(1U) 
					     << (1U 
						 & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U] 
						    >> 4U))))))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (1U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
					 & (((IData)(1U) 
					     << (1U 
						 & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						    >> 4U))) 
					    >> 1U)))) 
			       & (~ (3U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
					   & ((IData)(1U) 
					      << (1U 
						  & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U] 
						     >> 4U))))))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((3U & ((~ (1U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
					     & (((IData)(1U) 
						 << 
						 (1U 
						  & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						     >> 4U))) 
						>> 1U)))) 
				   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
				      & ((IData)(1U) 
					 << (1U & (
						   vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U] 
						   >> 4U))))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if ((3U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
			       & ((IData)(1U) << (1U 
						  & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U] 
						     >> 4U)))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			    = ((6U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr)) 
			       & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr]);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (7U & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
					      - (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    }
		} else {
		    if ((1U & (((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
				& (((IData)(1U) << 
				    (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
					   >> 4U))) 
				   >> 1U)) & (~ (3U 
						 & ((3U 
						     == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
						    & ((IData)(1U) 
						       << 
						       (1U 
							& (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U] 
							   >> 4U))))))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (7U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if ((1U & (((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
				    & (((IData)(1U) 
					<< (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						  >> 4U))) 
				       >> 1U)) & ((3U 
						   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
						  & ((IData)(1U) 
						     << 
						     (1U 
						      & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U] 
							 >> 4U))))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
				= ((6U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr)) 
				   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr]);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if ((1U & ((~ (1U & ((2U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
						 & (((IData)(1U) 
						     << 
						     (1U 
						      & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
							 >> 4U))) 
						    >> 1U)))) 
				       & (~ (3U & (
						   (3U 
						    == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
						   & ((IData)(1U) 
						      << 
						      (1U 
						       & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U] 
							  >> 4U))))))))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if ((3U & ((~ (1U & 
					       ((2U 
						 == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
						& (((IData)(1U) 
						    << 
						    (1U 
						     & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
							>> 4U))) 
						   >> 1U)))) 
					   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState)) 
					      & ((IData)(1U) 
						 << 
						 (1U 
						  & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10[0U] 
						     >> 4U))))))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
					= ((6U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr)) 
					   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr]);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (7U & ((0U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						  ? 0U
						  : 
						 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						  - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4442__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4442__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if ((1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
		    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
		    : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 
		       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12)))))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
			 ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
			 : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 
			    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12)))) 
		       & (~ (1U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
				   & (((IData)(1U) 
				       << (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						 >> 4U))) 
				      >> 1U))))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
			     ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
			     : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 
				& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12)))) 
			   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
			      & (((IData)(1U) << (1U 
						  & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						     >> 4U))) 
				 >> 1U))))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
				    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
				    : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 
				       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12))))) 
			       & (~ (1U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
					   & (((IData)(1U) 
					       << (1U 
						   & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						      >> 4U))) 
					      >> 1U))))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
				        ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
				        : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 
					   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12))))) 
				   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
				      & (((IData)(1U) 
					  << (1U & 
					      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
					       >> 4U))) 
					 >> 1U))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if ((1U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
			       & (((IData)(1U) << (1U 
						   & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						      >> 4U))) 
				  >> 1U)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			    = ((6U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr)) 
			       & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr]);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (7U & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
					      - (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    }
		} else {
		    if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
				 ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
				 : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 
				    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12)))) 
			       & (~ (1U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
					   & (((IData)(1U) 
					       << (1U 
						   & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						      >> 4U))) 
					      >> 1U))))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (7U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
				     ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
				     : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 
					& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12)))) 
				   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
				      & (((IData)(1U) 
					  << (1U & 
					      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
					       >> 4U))) 
					 >> 1U))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
				= ((6U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr)) 
				   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr]);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
					    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
					    : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 
					       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12))))) 
				       & (~ (1U & (
						   (3U 
						    == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
						   & (((IData)(1U) 
						       << 
						       (1U 
							& (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
							   >> 4U))) 
						      >> 1U))))))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
					        ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33)
					        : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 
						   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12))))) 
					   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
					      & (((IData)(1U) 
						  << 
						  (1U 
						   & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						      >> 4U))) 
						 >> 1U))))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
					= ((6U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr)) 
					   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr]);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (7U & ((0U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						  ? 0U
						  : 
						 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						  - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4443__PROF__TesterWrapper__l3924(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4443__PROF__TesterWrapper__l3924\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62 
	= (3U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
		 & ((IData)(1U) << (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
					  >> 4U)))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4444__PROF__TesterWrapper__l3907(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4444__PROF__TesterWrapper__l3907\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T50 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
	   & ((0x10U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U])
	       ? (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg))
	       : (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4445__PROF__TesterWrapper__l3913(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4445__PROF__TesterWrapper__l3913\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T55 
	= ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
	   & ((0x10U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U])
	       ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)
	       : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4446__PROF__TesterWrapper__l2906(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4446__PROF__TesterWrapper__l2906\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_enq 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__full)) 
	   & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState)) 
	      | (1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4447__PROF__TesterWrapper__l2610(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4447__PROF__TesterWrapper__l2610\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T0 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4448__PROF__TesterWrapper__l2627(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4448__PROF__TesterWrapper__l2627\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T15 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__full)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4449__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4449__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T0) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_4 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_5;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4450__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4450__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T24) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_4 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_5;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4451__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4451__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T40) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_4 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_5;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4452__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4452__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T56) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_4 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_5;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4453__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4453__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T72) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_4 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_5;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4454__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4454__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T88) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_4 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_5;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4455__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4455__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T104) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_4 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_5;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4456__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4456__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_4 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T120) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_4 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_5;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4457__PROF__ResultInstrGen__l109(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4457__PROF__ResultInstrGen__l109\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen.v:109
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_CS_fsm 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
	    ? 1U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4458__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l187(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4458__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l187\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:187
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
	    ? 1U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_NS_fsm));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4459__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l552(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4459__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l552\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:552
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state2_io 
	= (((0U == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352) 
	    & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
		  >> 1U))) | ((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352) 
			      & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
				    >> 1U))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4460__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l556(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4460__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l556\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:556
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state7_io 
	= (1U & (((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
		      >> 1U)) | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382) 
				 & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
				       >> 1U)))) | 
		 ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382)) 
		  & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
			>> 1U)))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4461__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l560(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4461__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l560\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:560
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state9_io 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond7_reg_363)) 
		 & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
		       >> 1U))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4462__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4462__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (0xeU == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4466__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l788(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4466__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l788\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:788
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state2_io 
	= ((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_6_reg_694) 
	   & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
		 >> 1U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4467__PROF__FetchInstrGen__l225(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4467__PROF__FetchInstrGen__l225\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen.v:225
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_ack_out 
	= (1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_CS_fsm) 
		  >> 2U) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state) 
			    >> 1U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4468__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l283(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4468__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l283\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:283
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
	    ? 1U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_NS_fsm));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4469__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4469__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4470__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4470__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4471__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4471__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4472__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4472__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4473__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4473__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4474__PROF__TesterWrapper__l8643(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4474__PROF__TesterWrapper__l8643\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T65 
	= (1U & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCCEnablePrev))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4475__PROF__TesterWrapper__l3644(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4475__PROF__TesterWrapper__l3644\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T56 
	= (1U & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 
		 & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_27));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4476__PROF__TesterWrapper__l3920(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4476__PROF__TesterWrapper__l3920\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T61 
	= (1U & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 
		 & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_25));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4477__PROF__TesterWrapper__l4115(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4477__PROF__TesterWrapper__l4115\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T32 
	= (1U & (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 
		 & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_54));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4478__PROF__TesterWrapper__l12160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4478__PROF__TesterWrapper__l12160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->io_regFileIF_readData_bits = ((0x3cU > (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
					   ? ((0x20U 
					       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
					       ? ((0x10U 
						   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						   ? 
						  ((8U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						    ? 
						   ((2U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						     ? 
						    ((1U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_59
						      : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_58)
						     : 
						    ((1U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_57
						      : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_56))
						    : 
						   ((4U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						     ? 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_55
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_54)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_53
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_52))
						     : 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_51
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_50)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_49
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_48))))
						   : 
						  ((8U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						    ? 
						   ((4U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						     ? 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_46)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_45
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_44))
						     : 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_43
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_42)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_41
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_40)))
						    : 
						   ((4U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						     ? 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_38)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_37
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_36))
						     : 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_35
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_34)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_33
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_32)))))
					       : ((0x10U 
						   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						   ? 
						  ((8U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						    ? 
						   ((4U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						     ? 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_31
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_30)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_29
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_28))
						     : 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_27
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_26)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_25
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))
						    : 
						   ((4U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						     ? 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_23
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_22)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_21
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_20))
						     : 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_19
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_18)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_17
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16))))
						   : 
						  ((8U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						    ? 
						   ((4U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						     ? 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_14)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_13
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_12))
						     : 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_11
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_10)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_9
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_8)))
						    : 
						   ((4U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						     ? 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_7
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_6)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4))
						     : 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						      ? 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_3
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2)
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID))
						       ? vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_1
						       : vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_0))))))
					   : 0U);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4479__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l902(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4479__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l902\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:902
    if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586 
	    = VL_MULS_III(32,32,32, vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp1_reg_1569, 
			  VL_EXTENDS_II(32,15, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp2_reg_1574)));
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4534__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4534__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if ((3U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
		   & ((IData)(1U) << (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
					    >> 4U)))))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if ((3U & (((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
			& ((IData)(1U) << (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						 >> 4U)))) 
		       & (~ (3U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
				   & ((IData)(1U) << 
				      (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
					     >> 4U))))))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if ((3U & (((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
			    & ((IData)(1U) << (1U & 
					       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						>> 4U)))) 
			   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
			      & ((IData)(1U) << (1U 
						 & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						    >> 4U))))))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (3U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
					 & ((IData)(1U) 
					    << (1U 
						& (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						   >> 4U)))))) 
			       & (~ (3U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
					   & ((IData)(1U) 
					      << (1U 
						  & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						     >> 4U))))))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((3U & ((~ (3U & ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
					     & ((IData)(1U) 
						<< 
						(1U 
						 & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						    >> 4U)))))) 
				   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
				      & ((IData)(1U) 
					 << (1U & (
						   vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						   >> 4U))))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if ((3U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
			       & ((IData)(1U) << (1U 
						  & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						     >> 4U)))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			    = ((6U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)) 
			       & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr]);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (7U & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
					      - (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    }
		} else {
		    if ((3U & (((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
				& ((IData)(1U) << (1U 
						   & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						      >> 4U)))) 
			       & (~ (3U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
					   & ((IData)(1U) 
					      << (1U 
						  & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						     >> 4U))))))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (7U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if ((3U & (((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
				    & ((IData)(1U) 
				       << (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						 >> 4U)))) 
				   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
				      & ((IData)(1U) 
					 << (1U & (
						   vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						   >> 4U))))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
				= ((6U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)) 
				   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr]);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if ((1U & ((~ (3U & ((2U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
						 & ((IData)(1U) 
						    << 
						    (1U 
						     & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
							>> 4U)))))) 
				       & (~ (3U & (
						   (3U 
						    == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
						   & ((IData)(1U) 
						      << 
						      (1U 
						       & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
							  >> 4U))))))))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if ((3U & ((~ (3U & 
					       ((2U 
						 == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
						& ((IData)(1U) 
						   << 
						   (1U 
						    & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						       >> 4U)))))) 
					   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState)) 
					      & ((IData)(1U) 
						 << 
						 (1U 
						  & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
						     >> 4U))))))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
					= ((6U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr)) 
					   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr]);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (7U & ((0U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						  ? 0U
						  : 
						 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						  - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4535__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4535__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4536__PROF__TesterWrapper__l2617(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4536__PROF__TesterWrapper__l2617\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T6 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T54));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4539__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l472(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4539__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l472\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:472
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001 
	= (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter2) 
	    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_state4_io)) 
	   | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1) 
	      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_state3_io)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4540__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l476(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4540__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l476\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:476
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_subdone 
	= (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter2) 
	    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_state4_io)) 
	   | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1) 
	      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_state3_io)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4541__PROF__TesterWrapper__l4493(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4541__PROF__TesterWrapper__l4493\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__do_deq 
	= ((2U > (3U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT____Vcellout__Q_srl__count))) 
	   & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__ptr_match) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__maybe_full)))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4542__PROF__TesterWrapper__l4515(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4542__PROF__TesterWrapper__l4515\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__T33 
	= (0x3ffU & (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__maybe_full) 
			& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__ptr_match)) 
		       << 9U) | (0x1ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11) 
					   - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R14)))) 
		     + (3U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT____Vcellout__Q_srl__count))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4544__PROF__TesterWrapper__l3613(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4544__PROF__TesterWrapper__l3613\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T25 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T38) 
	   & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
	      >> 2U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4545__PROF__TesterWrapper__l11451(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4545__PROF__TesterWrapper__l11451\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__do_deq 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T12) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__empty)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4546__PROF__TesterWrapper__l11571(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4546__PROF__TesterWrapper__l11571\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__do_enq 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_16__DOT__full)) 
	   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T12) 
	      & (8U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R7))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4547__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4547__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4548__PROF__TesterWrapper__l5022(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4548__PROF__TesterWrapper__l5022\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__do_deq 
	= ((2U > (3U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT____Vcellout__Q_srl__count))) 
	   & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__ptr_match) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__maybe_full)))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4549__PROF__TesterWrapper__l5044(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4549__PROF__TesterWrapper__l5044\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__T33 
	= (0x3ffU & (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__maybe_full) 
			& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__ptr_match)) 
		       << 9U) | (0x1ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11) 
					   - (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R14)))) 
		     + (3U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT____Vcellout__Q_srl__count))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4552__PROF__TesterWrapper__l3882(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4552__PROF__TesterWrapper__l3882\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T25 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T38) 
	   & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28[0U] 
	      >> 2U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4553__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4553__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (6U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4554__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4554__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (6U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4555__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4555__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if ((1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
		    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
		    : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 
		       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15)))))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
			 ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
			 : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 
			    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15)))) 
		       & (~ (3U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
				   & ((IData)(1U) << 
				      (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
					     >> 4U))))))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if ((3U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
			     ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
			     : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 
				& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15)))) 
			   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
			      & ((IData)(1U) << (1U 
						 & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						    >> 4U))))))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
				    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
				    : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 
				       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15))))) 
			       & (~ (3U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
					   & ((IData)(1U) 
					      << (1U 
						  & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						     >> 4U))))))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((3U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
				        ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
				        : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 
					   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15))))) 
				   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
				      & ((IData)(1U) 
					 << (1U & (
						   vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						   >> 4U))))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if ((3U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
			       & ((IData)(1U) << (1U 
						  & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						     >> 4U)))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			    = ((6U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)) 
			       & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr]);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (7U & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
					      - (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    }
		} else {
		    if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
				 ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
				 : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 
				    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15)))) 
			       & (~ (3U & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
					   & ((IData)(1U) 
					      << (1U 
						  & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						     >> 4U))))))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (7U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if ((3U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
				     ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
				     : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 
					& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15)))) 
				   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
				      & ((IData)(1U) 
					 << (1U & (
						   vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						   >> 4U))))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
				= ((6U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)) 
				   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr]);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if ((1U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
					    ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
					    : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 
					       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15))))) 
				       & (~ (3U & (
						   (3U 
						    == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
						   & ((IData)(1U) 
						      << 
						      (1U 
						       & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
							  >> 4U))))))))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if ((3U & ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
					        ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62)
					        : (vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 
						   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15))))) 
					   & ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState)) 
					      & ((IData)(1U) 
						 << 
						 (1U 
						  & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28[0U] 
						     >> 4U))))))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
					= ((6U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)) 
					   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr]);
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (7U & ((0U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						  ? 0U
						  : 
						 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						  - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4556__PROF__TesterWrapper__l2626(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4556__PROF__TesterWrapper__l2626\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T14 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T15) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T54));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4575__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l784(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4575__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l784\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:784
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state12_io 
	= (1U & ((((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
		       >> 1U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_predicate_op115_write_state12)) 
		  | ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
			 >> 1U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_predicate_op114_write_state12))) 
		 | ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_9_reg_739)) 
		    & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
			  >> 1U)))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4577__PROF__TesterWrapper__l3369(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4577__PROF__TesterWrapper__l3369\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T4 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T56));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4578__PROF__TesterWrapper__l3374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4578__PROF__TesterWrapper__l3374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T8 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T56)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4579__PROF__TesterWrapper__l3369(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4579__PROF__TesterWrapper__l3369\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T4 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T61));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4580__PROF__TesterWrapper__l3374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4580__PROF__TesterWrapper__l3374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T8 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T61)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4581__PROF__TesterWrapper__l3369(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4581__PROF__TesterWrapper__l3369\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T4 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T32));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4582__PROF__TesterWrapper__l3374(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4582__PROF__TesterWrapper__l3374\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T8 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T32)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4586__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4586__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R0 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
			 >> 0x21U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4587__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4587__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R2 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
			 >> 0x23U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4588__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4588__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R6 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
			 >> 0x21U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4589__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4589__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R8 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
			 >> 0x23U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4590__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4590__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R12 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
			 >> 0x21U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4591__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4591__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R14 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
			 >> 0x23U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4592__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4592__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R18 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
			 >> 0x21U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4593__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4593__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R20 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
			 >> 0x23U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4594__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4594__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R23 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R24;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4595__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4595__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R1 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
			 >> 0x22U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4596__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4596__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R7 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
			 >> 0x22U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4597__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4597__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R13 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
			 >> 0x22U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4598__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4598__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R19 
	= (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
			 >> 0x22U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4599__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4599__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R5 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__read_complete;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4600__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4600__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R11 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__read_complete;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4601__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4601__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R17 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__read_complete;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4602__PROF__TesterWrapper__l2172(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4602__PROF__TesterWrapper__l2172\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2172
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R23 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__read_complete;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4603__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4603__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_addr 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_addr;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4604__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4604__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_data 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_data;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4605__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4605__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_id 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_id;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4606__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4606__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_1 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_0));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4607__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4607__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (6U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4608__PROF__ExecAddrGen__l225(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4608__PROF__ExecAddrGen__l225\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen.v:225
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_ack_out 
	= (1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_CS_fsm) 
		  >> 2U) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state) 
			    >> 1U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4609__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l373(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4609__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l373\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:373
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_ack_out 
	= (1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg)) 
		     | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)))) 
		 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4610__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l405(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4610__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l405\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:405
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_vld_in 
	= ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300)) 
	     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001))) 
	    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1)) 
	   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	      >> 1U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4611__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l421(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4611__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l421\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen_Templated_1ul_16ul_0ul_s.v:421
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_NS_fsm 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm))
	    ? ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg)) 
			  | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state)))) 
		      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm)))
	        ? 2U : 1U) : ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm))
			       ? ((1U & ((~ ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2) 
					       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_subdone))) 
					      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
					     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1)))) 
					 & (~ (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_subdone)) 
						& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter2)) 
					       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1))))))
				   ? 2U : ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2) 
					       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_subdone))) 
					      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
					     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1))) 
					    | (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_subdone)) 
						& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter2)) 
					       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1))))
					    ? 4U : 2U))
			       : ((4U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm))
				   ? ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
					      >> 1U) 
					     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						>> 2U)))
				       ? 1U : 4U) : 0U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4612__PROF__TesterWrapper__l1113(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4612__PROF__TesterWrapper__l1113\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T9 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T10));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4613__PROF__TesterWrapper__l1146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4613__PROF__TesterWrapper__l1146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T35 
	= ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
	   & (5U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4614__PROF__TesterWrapper__l56(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4614__PROF__TesterWrapper__l56\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState)) 
	   & (1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4615__PROF__TesterWrapper__l1111(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4615__PROF__TesterWrapper__l1111\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4616__PROF__TesterWrapper__l1140(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4616__PROF__TesterWrapper__l1140\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T30 
	= ((3U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
	   & (5U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4617__PROF__TesterWrapper__l1104(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4617__PROF__TesterWrapper__l1104\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1 
	= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T25));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4618__PROF__TesterWrapper__l3612(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4618__PROF__TesterWrapper__l3612\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T24 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T25) 
	   & (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4619__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4619__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R33 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R34;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4620__PROF__TesterWrapper__l3863(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4620__PROF__TesterWrapper__l3863\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T7 
	= ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state) 
	     >> 1U) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T25)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R32)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4621__PROF__TesterWrapper__l3881(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4621__PROF__TesterWrapper__l3881\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T24 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T25) 
	   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state) 
	      >> 1U));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4622__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4622__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (6U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4623__PROF__TesterWrapper__l2631(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4623__PROF__TesterWrapper__l2631\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T19 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T14) 
	   | (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4624__PROF__TesterWrapper__l2636(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4624__PROF__TesterWrapper__l2636\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T21 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T14) 
	   | (0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4625__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4625__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_5 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T0) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_5 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_6;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4626__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4626__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_5 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T24) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_5 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_6;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4627__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4627__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_5 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T40) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_5 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_6;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4628__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4628__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_5 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T56) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_5 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_6;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4629__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4629__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_5 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T72) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_5 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_6;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4630__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4630__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_5 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T88) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_5 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_6;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4631__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4631__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_5 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T104) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_5 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_6;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4632__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4632__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_5 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T120) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_5 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_6;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4633__PROF__ResultInstrGen__l225(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4633__PROF__ResultInstrGen__l225\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen.v:225
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_ack_out 
	= (1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_CS_fsm) 
		  >> 2U) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state) 
			    >> 1U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4634__PROF__ResultInstrGen__l291(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4634__PROF__ResultInstrGen__l291\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_out_V_V_TREADY 
	= (1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state) 
		  >> 1U) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_CS_fsm) 
			    >> 2U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4635__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l388(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4635__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l388\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:388
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_ack_out 
	= (1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state)) 
		     | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_start_reg)))) 
		 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4636__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l434(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4636__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l434\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:434
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_vld_in 
	= (1U & ((((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
		       >> 5U) | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
				 >> 4U)) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
					    >> 1U)) 
		    | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382) 
			& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state7_io))) 
		       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
			  >> 6U))) | (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382)) 
				       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state7_io))) 
				      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
					 >> 6U))) | 
		  (((0U == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352) 
		    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state2_io))) 
		   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
		      >> 1U))) | (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352) 
				   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state2_io))) 
				  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
				     >> 1U))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4637__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l412(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4637__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l412\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIGW(__Vtemp432,127,0,4);
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:412
    __Vtemp432[2U] = ((0x10U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
		       ? (IData)((((QData)((IData)(
						   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_12_reg_347) 
						    << 3U))) 
				   << 0x20U) | (QData)((IData)(
							       (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ins_in_dram_res_reg_342 
								+ 
								(0xfffffffcU 
								 & ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_reg2mem_reg_92) 
								      << 1U) 
								     + 
								     (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_7_reg_367 
								      << 2U)) 
								    << 2U)))))))
		       : ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382) 
			    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
			       >> 6U)) | ((0U == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352) 
					  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
					     >> 1U)))
			   ? 0U : 0U));
    __Vtemp432[3U] = ((0x10U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
		       ? (IData)(((((QData)((IData)(
						    ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_12_reg_347) 
						     << 3U))) 
				    << 0x20U) | (QData)((IData)(
								(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ins_in_dram_res_reg_342 
								 + 
								 (0xfffffffcU 
								  & ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_reg2mem_reg_92) 
								       << 1U) 
								      + 
								      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_7_reg_367 
								       << 2U)) 
								     << 2U)))))) 
				  >> 0x20U)) : ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382) 
						  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
						     >> 6U)) 
						 | ((0U 
						     == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352) 
						    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
						       >> 1U)))
						 ? 0x10000U
						 : 0U));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_in[0U] 
	= ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
	    ? 0xaU : ((0x10U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
		       ? (IData)((VL_ULL(6) | ((QData)((IData)(
							       (1U 
								& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__val_assign_reg2mem_reg_126)))) 
					       << 0x3fU)))
		       : ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382) 
			    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
			       >> 6U)) | ((0U == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352) 
					  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
					     >> 1U)))
			   ? 6U : ((1U & (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382)) 
					   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
					      >> 6U)) 
					  | ((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352) 
					     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
						>> 1U))))
				    ? 2U : 0U))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_in[1U] 
	= ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
	    ? 0U : ((0x10U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
		     ? (IData)(((VL_ULL(6) | ((QData)((IData)(
							      (1U 
							       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__val_assign_reg2mem_reg_126)))) 
					      << 0x3fU)) 
				>> 0x20U)) : ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382) 
						& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
						   >> 6U)) 
					       | ((0U 
						   == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352) 
						  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
						     >> 1U)))
					       ? 0x40000000U
					       : 0U)));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_in[2U] 
	= ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
	    ? 0U : __Vtemp432[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_in[3U] 
	= ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
	    ? 0U : __Vtemp432[3U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4638__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l450(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4638__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l450\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v:450
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_NS_fsm 
	= ((0x200U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
	    ? ((0x100U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
	        ? 0U : ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
			 ? 0U : ((0x40U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
				  ? 0U : ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					   ? 0U : (
						   (0x10U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 0U
						    : 
						   ((8U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						     ? 0U
						     : 
						    ((4U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						      ? 0U
						      : 
						     ((2U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						       ? 0U
						       : 
						      ((1U 
							& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						        ? 0U
						        : 
						       ((1U 
							 & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
							     >> 9U) 
							    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
							       >> 1U)))
							 ? 0x100U
							 : 0x200U))))))))))
	    : ((0x100U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
	        ? ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
		    ? 0U : ((0x40U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
			     ? 0U : ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
				      ? 0U : ((0x10U 
					       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					       ? 0U
					       : ((8U 
						   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						   ? 0U
						   : 
						  ((4U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 0U
						    : 
						   ((2U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						     ? 0U
						     : 
						    ((1U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						      ? 0U
						      : 
						     ((1U 
						       & ((~ 
							   ((~ 
							     ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
							      >> 1U)) 
							    | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state9_io))) 
							  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
							     >> 8U)))
						       ? 1U
						       : 0x100U)))))))))
	        : ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
		    ? ((0x40U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
		        ? 0U : ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
				 ? 0U : ((0x10U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					  ? 0U : ((8U 
						   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						   ? 0U
						   : 
						  ((4U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 0U
						    : 
						   ((2U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						     ? 0U
						     : 
						    ((1U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						      ? 0U
						      : 
						     ((1U 
						       & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
							   >> 7U) 
							  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
							     >> 1U)))
						       ? 8U
						       : 0x80U))))))))
		    : ((0x40U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
		        ? ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
			    ? 0U : ((0x10U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
				     ? 0U : ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					      ? 0U : 
					     ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					       ? 0U
					       : ((2U 
						   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						   ? 0U
						   : 
						  ((1U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 0U
						    : 
						   ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382) 
						      & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state7_io))) 
						     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
							>> 6U))
						     ? 0x100U
						     : 
						    ((1U 
						      & (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382)) 
							  & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state7_io))) 
							 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
							    >> 6U)))
						      ? 0x80U
						      : 0x40U))))))))
		        : ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
			    ? ((0x10U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
			        ? 0U : ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					 ? 0U : ((4U 
						  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						  ? 0U
						  : 
						 ((2U 
						   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						   ? 0U
						   : 
						  ((1U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 0U
						    : 
						   ((1U 
						     & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
							 >> 5U) 
							& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
							   >> 1U)))
						     ? 0x40U
						     : 0x20U))))))
			    : ((0x10U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
			        ? ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
				    ? 0U : ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					     ? 0U : 
					    ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					      ? 0U : 
					     ((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					       ? 0U
					       : ((1U 
						   & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
						       >> 4U) 
						      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
							 >> 1U)))
						   ? 0x20U
						   : 0x10U)))))
			        : ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
				    ? ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
				        ? 0U : ((2U 
						 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						 ? 0U
						 : 
						((1U 
						  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
						  ? 0U
						  : 0x10U)))
				    : ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
				        ? ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					    ? 0U : 
					   ((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					     ? 0U : 
					    ((1U & 
					      (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
						>> 2U) 
					       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
						  >> 1U)))
					      ? 8U : 4U)))
				        : ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					    ? ((1U 
						& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					        ? 0U
					        : (
						   (((0U 
						      == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352) 
						     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state2_io))) 
						    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
						       >> 1U))
						    ? 0x200U
						    : 
						   ((((0U 
						       != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352) 
						      & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state2_io))) 
						     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
							>> 1U))
						     ? 4U
						     : 2U)))
					    : ((1U 
						& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm))
					        ? (
						   (1U 
						    & ((~ 
							((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state)) 
							 | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_start_reg)))) 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm)))
						    ? 2U
						    : 1U)
					        : 0U))))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4639__PROF__ResultInstrGen__l249(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4639__PROF__ResultInstrGen__l249\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ResultInstrGen.v:249
    vlTOPp->__Vtableidx18 = ((0x200U & ((0xfffffe00U 
					 & (((~ ((~ 
						  ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state) 
						   >> 1U)) 
						 | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state9_io))) 
					     << 9U) 
					    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm) 
					       << 1U))) 
					| (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_start_reg)) 
					    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm)) 
					   << 9U))) 
			     | ((0x100U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_CS_fsm) 
					   << 6U)) 
				| ((0x80U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_CS_fsm) 
					     << 4U)) 
				   | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state) 
				       << 5U) | ((0x10U 
						  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state) 
						     << 3U)) 
						 | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_CS_fsm))))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm 
	= vlTOPp->__Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm
	[vlTOPp->__Vtableidx18];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4640__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l586(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4640__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l586\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:586
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_ack_out 
	= (1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state)) 
		     | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg)))) 
		 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4641__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l632(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4641__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l632\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:632
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_vld_in 
	= (1U & ((((((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
			 >> 0xaU) | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
				     >> 9U)) | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
						>> 6U)) 
		      | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
			 >> 5U)) | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
				    >> 4U)) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
					       >> 1U)) 
		   | (((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_6_reg_694) 
		       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state2_io))) 
		      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
			 >> 1U))) | (((~ ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
					      >> 1U)) 
					  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state12_io))) 
				      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_predicate_op115_write_state12)) 
				     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
					>> 0xbU))) 
		 | (((~ ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
			     >> 1U)) | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state12_io))) 
		     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_predicate_op114_write_state12)) 
		    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
		       >> 0xbU))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4642__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l648(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4642__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l648\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:648
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_NS_fsm 
	= (((((((((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm)) 
		  | (2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) 
		 | (4U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) 
		| (8U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) 
	       | (0x10U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) 
	      | (0x20U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) 
	     | (0x40U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))) 
	    | (0x80U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm)))
	    ? ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
	        ? ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state)) 
			      | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg)))) 
			  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm)))
		    ? 2U : 1U) : ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
				   ? ((((0U == vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_6_reg_694) 
					& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state2_io))) 
				       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
					  >> 1U)) ? 0x800U
				       : ((((0U != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_6_reg_694) 
					    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state2_io))) 
					   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
					      >> 1U))
					   ? 4U : 2U))
				   : ((4U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
				       ? ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
						  >> 2U) 
						 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
						    >> 1U)))
					   ? 8U : 4U)
				       : ((8U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
					   ? 0x10U : 
					  ((0x10U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
					    ? ((1U 
						& (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
						    >> 4U) 
						   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
						      >> 1U)))
					        ? 0x20U
					        : 0x10U)
					    : ((0x20U 
						== (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
					        ? (
						   (1U 
						    & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
							>> 5U) 
						       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
							  >> 1U)))
						    ? 0x40U
						    : 0x20U)
					        : (
						   (0x40U 
						    == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 
						   ((1U 
						     & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
							 >> 6U) 
							& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
							   >> 1U)))
						     ? 0x80U
						     : 0x40U)
						    : 
						   ((1U 
						     & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
							 >> 7U) 
							& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
							   >> 1U)))
						     ? 0x100U
						     : 0x80U))))))))
	    : ((0x100U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
	        ? 0x200U : ((0x200U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
			     ? ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
					>> 9U) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
						  >> 1U)))
				 ? 0x400U : 0x200U)
			     : ((0x400U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
				 ? ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
					    >> 0xaU) 
					   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
					      >> 1U)))
				     ? 0x800U : 0x400U)
				 : ((0x800U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
				     ? ((1U & (((~ 
						 ((~ 
						   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
						    >> 1U)) 
						  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state12_io))) 
						& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
						   >> 0xbU)) 
					       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_9_reg_739) 
						  | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_20_reg_798)))))
					 ? 1U : (((
						   (((~ 
						      ((~ 
							((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
							 >> 1U)) 
						       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state12_io))) 
						     & (0U 
							== (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785))) 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_20_reg_798)) 
						   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_9_reg_739))) 
						  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
						     >> 0xbU))
						  ? 0x2000U
						  : 
						 ((((((~ 
						       ((~ 
							 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
							  >> 1U)) 
							| (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state12_io))) 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_20_reg_798)) 
						     & (0U 
							!= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785))) 
						    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_9_reg_739))) 
						   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
						      >> 0xbU))
						   ? 0x1000U
						   : 0x800U)))
				     : ((0x1000U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
					 ? ((1U & (
						   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
						    >> 0xcU) 
						   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
						      >> 1U)))
					     ? 0x100U
					     : 0x1000U)
					 : ((0x2000U 
					     == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
					     ? ((1U 
						 & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
						     >> 0xdU) 
						    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
						       >> 1U)))
						 ? 8U
						 : 0x2000U)
					     : 0U)))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4643__PROF__FetchInstrGen__l249(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4643__PROF__FetchInstrGen__l249\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at FetchInstrGen.v:249
    vlTOPp->__Vtableidx13 = ((0x200U & ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg)) 
					  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm)) 
					 << 9U) | (0x3ffffe00U 
						   & ((((~ 
							 ((~ 
							   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state) 
							    >> 1U)) 
							  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state12_io))) 
							<< 9U) 
						       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
							  >> 2U)) 
						      & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_9_reg_739) 
							  | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_20_reg_798))) 
							 << 9U))))) 
			     | ((0x100U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_CS_fsm) 
					   << 6U)) 
				| ((0x80U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_CS_fsm) 
					     << 4U)) 
				   | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state) 
				       << 5U) | ((0x10U 
						  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state) 
						     << 3U)) 
						 | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_CS_fsm))))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm 
	= vlTOPp->__Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm
	[vlTOPp->__Vtableidx13];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4644__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l610(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4644__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l610\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIGW(__Vtemp446,127,0,4);
    // Body
    // ALWAYS at FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v:610
    __Vtemp446[2U] = ((0x200U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
		       ? (IData)((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_tiles_per_row_V_reg_644)) 
				   << 0x30U) | (((QData)((IData)(
								 (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_dram_block_count_V_1_reg_658) 
								   << 0x18U) 
								  | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_9_reg_734 
								     << 4U)))) 
						 << 0x10U) 
						| (QData)((IData)(
								  ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_reg_700) 
								   << 4U))))))
		       : ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
				  >> 0xaU) | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
					      >> 5U)))
			   ? 0U : ((0x10U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
				    ? (IData)((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_tiles_per_row_V_reg_644)) 
						<< 0x30U) 
					       | (((QData)((IData)(
								   (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_dram_block_count_V_reg_706) 
								     << 0x18U) 
								    | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_1_reg_723 
								       << 4U)))) 
						   << 0x10U) 
						  | (QData)((IData)(
								    ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_reg_700) 
								     << 4U))))))
				    : 0U)));
    __Vtemp446[3U] = ((0x200U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
		       ? (IData)(((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_tiles_per_row_V_reg_644)) 
				    << 0x30U) | (((QData)((IData)(
								  (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_dram_block_count_V_1_reg_658) 
								    << 0x18U) 
								   | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_9_reg_734 
								      << 4U)))) 
						  << 0x10U) 
						 | (QData)((IData)(
								   ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_reg_700) 
								    << 4U))))) 
				  >> 0x20U)) : ((1U 
						 & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
						     >> 0xaU) 
						    | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
						       >> 5U)))
						 ? 0U
						 : 
						((0x10U 
						  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
						  ? (IData)(
							    ((((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_tiles_per_row_V_reg_644)) 
							       << 0x30U) 
							      | (((QData)((IData)(
										(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_dram_block_count_V_reg_706) 
										<< 0x18U) 
										| (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_1_reg_723 
										<< 4U)))) 
								  << 0x10U) 
								 | (QData)((IData)(
										((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_reg_700) 
										<< 4U))))) 
							     >> 0x20U))
						  : 0U)));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_in[0U] 
	= ((0x200U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
	    ? (4U | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_bram_addr_base_V_1_reg_768) 
		     << 0x10U)) : ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
					   >> 0xaU) 
					  | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
					     >> 5U)))
				    ? 8U : ((0x10U 
					     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
					     ? (0x8084U 
						| (0xffff0000U 
						   & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_base_r_reg_673) 
						       + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_offset_reg2mem_reg_142)) 
						      << 0x10U)))
					     : 0U)));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_in[1U] 
	= ((0x200U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
	    ? (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_dram_lhs_reg_684 
	       + (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_15_reg_763 
		  << 4U)) : ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
				     >> 0xaU) | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm) 
						 >> 5U)))
			      ? 0U : ((0x10U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm))
				       ? (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_dram_rhs_reg_689 
					  + (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_11_reg_743 
					     << 4U))
				       : 0U)));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_in[2U] 
	= __Vtemp446[2U];
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_in[3U] 
	= __Vtemp446[3U];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4645__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4645__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:760
    if ((1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
		   | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg)))) 
	       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm)))) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506 
	    = (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
			   << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[0U] 
					>> 0x10U)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_l_reg_1549 
	    = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U]);
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_r_reg_1556 
	    = (0xffffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
			   << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
					>> 0x10U)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519 
	    = (0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
			 << 0x10U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
				      >> 0x10U)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_1563 
	    = (0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[4U] 
			 << 0x18U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
				      >> 8U)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_l_reg_1535 
	    = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
		     >> 0x1eU));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_r_reg_1542 
	    = (1U & (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
		     >> 0x1fU));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_tiles_m_reg_1500 
	    = (0xffffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[0U]);
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527 
	    = (0x3fU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
			 << 8U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
				   >> 0x18U)));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp1_reg_1569 
	    = VL_MULS_III(32,32,32, VL_EXTENDS_II(32,16, 
						  (0xffffU 
						   & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U])), 
			  VL_EXTENDS_II(32,16, (0xffffU 
						& vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[0U])));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp2_reg_1574 
	    = (0x3fffU & ((0x3fU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
				     << 8U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
					       >> 0x18U))) 
			  * (0xffU & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
				       << 0x10U) | 
				      (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
				       >> 0x10U)))));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_21_reg_1579 
	    = (1U & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U]);
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4674__PROF__TesterWrapper__l588(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4674__PROF__TesterWrapper__l588\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T10 
	= (0x3ffU & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7)
		      ? (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_addr_base)
		      : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4675__PROF__TesterWrapper__l3594(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4675__PROF__TesterWrapper__l3594\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T7 
	= (((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
	    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T25)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T30)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4676__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4676__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R32) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[3U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R32) 
		 & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T52) 
		       | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T50) 
			  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T24)))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R32) 
		     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T52) 
			| ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T50) 
			   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T24))))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[3U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R32)) 
			       & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T52) 
				     | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T50) 
					| (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T24))))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R32)) 
			     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T52) 
				| ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T50) 
				   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T24))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T52) 
			 | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T50) 
			    | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T24)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			    [(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][0U];
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			    [(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][1U];
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			    [(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][2U];
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			    [(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][3U];
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
					      - (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    }
		} else {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R32) 
			 & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T52) 
			       | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T50) 
				  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T24)))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R32) 
			     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T52) 
				| ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T50) 
				   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T24))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][0U];
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][1U];
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][2U];
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][3U];
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R32)) 
				       & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T52) 
					     | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T50) 
						| (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T24))))))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R32)) 
				     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T52) 
					| ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T50) 
					   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T24))))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
					= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][0U];
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
					= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][1U];
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
					= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][2U];
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
					= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][3U];
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (3U & ((0U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						  ? 0U
						  : 
						 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						  - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4679__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4679__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R32) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[3U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R32) 
		 & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T55) 
		       | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T50) 
			  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T24)))))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R32) 
		     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T55) 
			| ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T50) 
			   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T24))))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[3U];
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R32)) 
			       & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T55) 
				     | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T50) 
					| (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T24))))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R32)) 
			     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T55) 
				| ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T50) 
				   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T24))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T55) 
			 | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T50) 
			    | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T24)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			    [(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][0U];
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			    [(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][1U];
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			    [(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][2U];
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			    [(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][3U];
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
					      - (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    }
		} else {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R32) 
			 & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T55) 
			       | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T50) 
				  | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T24)))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R32) 
			     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T55) 
				| ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T50) 
				   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T24))))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][0U];
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][1U];
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][2U];
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][3U];
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R32)) 
				       & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T55) 
					     | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T50) 
						| (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T24))))))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R32)) 
				     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T55) 
					| ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T50) 
					   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T24))))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
					= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][0U];
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
					= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][1U];
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
					= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][2U];
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] 
					= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					[(1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))][3U];
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (3U & ((0U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						  ? 0U
						  : 
						 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						  - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[3U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4680__PROF__TesterWrapper__l2541(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4680__PROF__TesterWrapper__l2541\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__T6 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T19)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T0));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4681__PROF__TesterWrapper__l3165(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4681__PROF__TesterWrapper__l3165\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T14 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T21) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4682__PROF__TesterWrapper__l3169(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4682__PROF__TesterWrapper__l3169\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T18 
	= (1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T21)) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4683__PROF__TesterWrapper__l3177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4683__PROF__TesterWrapper__l3177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T26 
	= ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T21));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4707__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l956(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4707__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l956\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:956
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[0U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[0U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[1U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[1U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[2U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[2U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[3U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[3U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[3U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[4U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[4U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[4U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[5U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[5U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[5U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out[6U] 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B[6U]
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A[6U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4713__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l586(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4713__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l586\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4715__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4715__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R24 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R25;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4716__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4716__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R13;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4717__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4717__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__read_complete 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R17;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4718__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4718__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_addr 
	= (0x3ffU & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4719__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4719__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_data 
	= (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U])) 
	    << 0x34U) | (((QData)((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U])) 
			  << 0x14U) | ((QData)((IData)(
						       vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U])) 
				       >> 0xcU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4720__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4720__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_id 
	= (3U & ((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		  << 0x16U) | (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
			       >> 0xaU)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4721__PROF__TesterWrapper__l753(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4721__PROF__TesterWrapper__l753\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:753
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_0 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4722__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4722__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4723__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4723__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R34 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R35;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4724__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4724__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4725__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4725__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_6 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T0) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_6 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_7;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4726__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4726__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_6 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T24) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_6 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_7;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4727__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4727__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_6 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T40) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_6 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_7;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4728__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4728__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_6 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T56) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_6 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_7;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4729__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4729__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_6 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T72) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_6 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_7;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4730__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4730__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_6 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T88) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_6 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_7;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4731__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4731__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_6 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T104) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_6 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_7;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4732__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4732__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_6 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T120) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_6 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_7;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4735__PROF__ExecInstrGen__l117(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4735__PROF__ExecInstrGen__l117\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen.v:117
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg = 0U;
    } else {
	if ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_CS_fsm))) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg = 1U;
	} else {
	    if ((1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			>> 0xaU) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
				    >> 1U)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4776__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l622(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4776__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l622\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4777__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4777__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R25 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R26;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4778__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4778__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R13 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R14;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4779__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4779__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R17 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R18;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4780__PROF__Q_srl__l177(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4780__PROF__Q_srl__l177\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:177
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U];
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4781__PROF__Q_srl__l160(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4781__PROF__Q_srl__l160\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:160
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = 0U;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = 1U;
    } else {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg 
	    = (0U != (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_));
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg 
	    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_;
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4782__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4782__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R35 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R36;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4783__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4783__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_7 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T0) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_7 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T1;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4784__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4784__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_7 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T24) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_7 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T25;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4785__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4785__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_7 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T40) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_7 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T41;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4786__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4786__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_7 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T56) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_7 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T57;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4787__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4787__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_7 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T72) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_7 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T73;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4788__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4788__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_7 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T88) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_7 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T89;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4789__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4789__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_7 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T104) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_7 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T105;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4790__PROF__TesterWrapper__l6598(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4790__PROF__TesterWrapper__l6598\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:6598
    if (vlTOPp->VerilatedTesterWrapper__DOT__T95) {
	vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_7 = 0U;
    } else {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T120) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_7 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T121;
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4791__PROF__ExecInstrGen__l109(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4791__PROF__ExecInstrGen__l109\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen.v:109
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_CS_fsm 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
	    ? 1U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4792__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l534(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4792__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l534\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:534
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T95)
	    ? 1U : (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_NS_fsm));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4793__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1241(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4793__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1241\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1241
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state7_io 
	= ((((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		 >> 1U)) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
			    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777))) 
	    | ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		   >> 1U)) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
			      & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763))))) 
	   | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
	      & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		    >> 1U))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4794__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1209(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4794__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1209\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1209
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state10_io 
	= (((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		>> 1U)) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
			   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770)))) 
	   | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
	      & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		    >> 1U))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4795__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1247(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4795__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1247\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1247
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state8_io 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
	   & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		 >> 1U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4796__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1215(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4796__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1215\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1215
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state11_io 
	= (((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		>> 1U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op365_write_state11)) 
	   | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
	      & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		    >> 1U))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4797__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1253(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4797__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1253\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1253
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state9_io 
	= ((((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		 >> 1U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op356_write_state9)) 
	    | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
	       & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		     >> 1U)))) | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				  & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
					>> 1U))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4798__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1235(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4798__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1235\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1235
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state6_io 
	= (1U & ((((((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
			 >> 1U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op329_write_state6)) 
		    | ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
			   >> 1U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op328_write_state6))) 
		   | ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
			  >> 1U)) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777))))) 
		  | ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
			 >> 1U)) & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763)) 
				    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777))))) 
		 | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
		    & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
			  >> 1U)))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4799__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1221(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4799__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1221\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1221
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state12_io 
	= ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
	       >> 1U)) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781_pp0_iter1_reg) 
			  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770_pp0_iter1_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4800__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1229(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4800__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1229\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1229
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state5_io 
	= ((((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		 >> 1U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op284_write_state5)) 
	    | ((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		   >> 1U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op283_write_state5))) 
	   | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
	      & (~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		    >> 1U))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4815__PROF__TesterWrapper__l6839(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4815__PROF__TesterWrapper__l6839\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T1 
	= (((0x80U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x3fU)) << 7U)) | 
	    (0x40U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x37U)) << 6U))) 
	   | (((0x20U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				  >> 0x2fU)) << 5U)) 
	       | (0x10U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x27U)) << 4U))) 
	      | ((8U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				 >> 0x1fU)) << 3U)) 
		 | ((4U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x17U)) << 2U)) 
		    | ((2U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				       >> 0xfU)) << 1U)) 
		       | (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
					>> 7U))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4816__PROF__TesterWrapper__l6838(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4816__PROF__TesterWrapper__l6838\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T0 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4818__PROF__TesterWrapper__l6863(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4818__PROF__TesterWrapper__l6863\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T25 
	= (((0x80U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x3eU)) << 7U)) | 
	    (0x40U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x36U)) << 6U))) 
	   | (((0x20U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				  >> 0x2eU)) << 5U)) 
	       | (0x10U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x26U)) << 4U))) 
	      | ((8U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				 >> 0x1eU)) << 3U)) 
		 | ((4U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x16U)) << 2U)) 
		    | ((2U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				       >> 0xeU)) << 1U)) 
		       | (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
					>> 6U))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4819__PROF__TesterWrapper__l6862(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4819__PROF__TesterWrapper__l6862\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T24 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4821__PROF__TesterWrapper__l6879(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4821__PROF__TesterWrapper__l6879\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T41 
	= (((0x80U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x3dU)) << 7U)) | 
	    (0x40U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x35U)) << 6U))) 
	   | (((0x20U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				  >> 0x2dU)) << 5U)) 
	       | (0x10U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x25U)) << 4U))) 
	      | ((8U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				 >> 0x1dU)) << 3U)) 
		 | ((4U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x15U)) << 2U)) 
		    | ((2U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				       >> 0xdU)) << 1U)) 
		       | (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
					>> 5U))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4822__PROF__TesterWrapper__l6878(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4822__PROF__TesterWrapper__l6878\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T40 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4824__PROF__TesterWrapper__l6895(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4824__PROF__TesterWrapper__l6895\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T57 
	= (((0x80U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x3cU)) << 7U)) | 
	    (0x40U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x34U)) << 6U))) 
	   | (((0x20U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				  >> 0x2cU)) << 5U)) 
	       | (0x10U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x24U)) << 4U))) 
	      | ((8U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				 >> 0x1cU)) << 3U)) 
		 | ((4U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x14U)) << 2U)) 
		    | ((2U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				       >> 0xcU)) << 1U)) 
		       | (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
					>> 4U))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4825__PROF__TesterWrapper__l6894(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4825__PROF__TesterWrapper__l6894\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T56 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4827__PROF__TesterWrapper__l6911(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4827__PROF__TesterWrapper__l6911\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T73 
	= (((0x80U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x3bU)) << 7U)) | 
	    (0x40U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x33U)) << 6U))) 
	   | (((0x20U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				  >> 0x2bU)) << 5U)) 
	       | (0x10U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x23U)) << 4U))) 
	      | ((8U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				 >> 0x1bU)) << 3U)) 
		 | ((4U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x13U)) << 2U)) 
		    | ((2U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				       >> 0xbU)) << 1U)) 
		       | (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
					>> 3U))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4828__PROF__TesterWrapper__l6910(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4828__PROF__TesterWrapper__l6910\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T72 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4830__PROF__TesterWrapper__l6927(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4830__PROF__TesterWrapper__l6927\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T89 
	= (((0x80U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x3aU)) << 7U)) | 
	    (0x40U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x32U)) << 6U))) 
	   | (((0x20U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				  >> 0x2aU)) << 5U)) 
	       | (0x10U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x22U)) << 4U))) 
	      | ((8U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				 >> 0x1aU)) << 3U)) 
		 | ((4U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x12U)) << 2U)) 
		    | ((2U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				       >> 0xaU)) << 1U)) 
		       | (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
					>> 2U))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4831__PROF__TesterWrapper__l6926(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4831__PROF__TesterWrapper__l6926\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T88 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4833__PROF__TesterWrapper__l6943(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4833__PROF__TesterWrapper__l6943\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T105 
	= (((0x80U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x39U)) << 7U)) | 
	    (0x40U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x31U)) << 6U))) 
	   | (((0x20U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				  >> 0x29U)) << 5U)) 
	       | (0x10U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x21U)) << 4U))) 
	      | ((8U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				 >> 0x19U)) << 3U)) 
		 | ((4U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x11U)) << 2U)) 
		    | ((2U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				       >> 9U)) << 1U)) 
		       | (1U & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
					>> 1U))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4834__PROF__TesterWrapper__l6942(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4834__PROF__TesterWrapper__l6942\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T104 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4836__PROF__TesterWrapper__l6959(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4836__PROF__TesterWrapper__l6959\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T121 
	= (((0x80U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x38U)) << 7U)) | 
	    (0x40U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
			       >> 0x30U)) << 6U))) 
	   | (((0x20U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				  >> 0x28U)) << 5U)) 
	       | (0x10U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x20U)) << 4U))) 
	      | ((8U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				 >> 0x18U)) << 3U)) 
		 | ((4U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				    >> 0x10U)) << 2U)) 
		    | ((2U & ((IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 
				       >> 8U)) << 1U)) 
		       | (1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0)))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4837__PROF__TesterWrapper__l6958(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4837__PROF__TesterWrapper__l6958\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T120 
	= ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4841__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1201(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4841__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1201\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1201
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage6_subdone 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state10_io));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4842__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1173(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4842__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1173\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1173
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage4_11001 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state8_io));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4843__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1125(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4843__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1125\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1125
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state11_io));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4844__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4844__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1185\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1185
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage5_11001 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state9_io));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4845__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1149(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4845__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1149\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1149
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage2_11001 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state6_io));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4846__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1141(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4846__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1141\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1141
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_subdone 
	= (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1) 
	    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state12_io)) 
	   | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
	      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state5_io)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4847__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1137(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4847__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1137\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1137
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001 
	= (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1) 
	    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state12_io)) 
	   | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
	      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state5_io)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4848__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4848__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R26 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R27;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4849__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4849__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R14 
	= (VL_ULL(0x3ffffffffff) & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4850__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4850__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R18 
	= (1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4851__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4851__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux__DOT__T0) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U];
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux__DOT__T0) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[0U];
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[1U];
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
		    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2[2U];
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	    } else {
		if ((1U & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux__DOT__T0)))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] 
		    = ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
		        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
		       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr][0U]
		        : 0U);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] 
		    = ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
		        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
		       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr][1U]
		        : 0U);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] 
		    = ((0U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
		        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl
		       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr][2U]
		        : 0U);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
		    = (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
			      ? ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
				 - (IData)(1U)) : 0U));
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
		    = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr)
		        ? 2U : 1U);
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[0U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[1U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_[2U] = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4852__PROF__TesterWrapper__l583(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4852__PROF__TesterWrapper__l583\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T8 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux__DOT__T0) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4853__PROF__TesterWrapper__l1135(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4853__PROF__TesterWrapper__l1135\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T25 
	= (((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState)) 
	    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T10))) 
	   & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg)) 
	      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux__DOT__T0)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4854__PROF__TesterWrapper__l12092(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4854__PROF__TesterWrapper__l12092\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T41 = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T42) 
						& ((1U 
						    & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)
						    ? 
						   (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg))
						    : 
						   (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4855__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4855__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R36 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R37;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4856__PROF__TesterWrapper__l6987(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4856__PROF__TesterWrapper__l6987\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T147 
	= ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount))
	    ? ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount))
	        ? ((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount))
		    ? (((QData)((IData)((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_7) 
					  << 0x18U) 
					 | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_6) 
					     << 0x10U) 
					    | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_5) 
						<< 8U) 
					       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_4)))))) 
			<< 0x20U) | (QData)((IData)(
						    (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_3) 
						      << 0x18U) 
						     | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_2) 
							 << 0x10U) 
							| (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_1) 
							    << 8U) 
							   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_0)))))))
		    : (((QData)((IData)((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_7) 
					  << 0x18U) 
					 | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_6) 
					     << 0x10U) 
					    | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_5) 
						<< 8U) 
					       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_4)))))) 
			<< 0x20U) | (QData)((IData)(
						    (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_3) 
						      << 0x18U) 
						     | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_2) 
							 << 0x10U) 
							| (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_1) 
							    << 8U) 
							   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_0))))))))
	        : ((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount))
		    ? (((QData)((IData)((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_7) 
					  << 0x18U) 
					 | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_6) 
					     << 0x10U) 
					    | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_5) 
						<< 8U) 
					       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_4)))))) 
			<< 0x20U) | (QData)((IData)(
						    (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_3) 
						      << 0x18U) 
						     | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_2) 
							 << 0x10U) 
							| (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_1) 
							    << 8U) 
							   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_0)))))))
		    : (((QData)((IData)((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_7) 
					  << 0x18U) 
					 | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_6) 
					     << 0x10U) 
					    | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_5) 
						<< 8U) 
					       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_4)))))) 
			<< 0x20U) | (QData)((IData)(
						    (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_3) 
						      << 0x18U) 
						     | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_2) 
							 << 0x10U) 
							| (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_1) 
							    << 8U) 
							   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_0)))))))))
	    : ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount))
	        ? ((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount))
		    ? (((QData)((IData)((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_7) 
					  << 0x18U) 
					 | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_6) 
					     << 0x10U) 
					    | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_5) 
						<< 8U) 
					       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_4)))))) 
			<< 0x20U) | (QData)((IData)(
						    (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_3) 
						      << 0x18U) 
						     | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_2) 
							 << 0x10U) 
							| (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_1) 
							    << 8U) 
							   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_0)))))))
		    : (((QData)((IData)((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_7) 
					  << 0x18U) 
					 | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_6) 
					     << 0x10U) 
					    | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_5) 
						<< 8U) 
					       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_4)))))) 
			<< 0x20U) | (QData)((IData)(
						    (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_3) 
						      << 0x18U) 
						     | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_2) 
							 << 0x10U) 
							| (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_1) 
							    << 8U) 
							   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_0))))))))
	        : ((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount))
		    ? (((QData)((IData)((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_7) 
					  << 0x18U) 
					 | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_6) 
					     << 0x10U) 
					    | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_5) 
						<< 8U) 
					       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_4)))))) 
			<< 0x20U) | (QData)((IData)(
						    (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_3) 
						      << 0x18U) 
						     | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_2) 
							 << 0x10U) 
							| (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_1) 
							    << 8U) 
							   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_0)))))))
		    : (((QData)((IData)((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_7) 
					  << 0x18U) 
					 | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_6) 
					     << 0x10U) 
					    | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_5) 
						<< 8U) 
					       | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_4)))))) 
			<< 0x20U) | (QData)((IData)(
						    (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_3) 
						      << 0x18U) 
						     | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_2) 
							 << 0x10U) 
							| (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_1) 
							    << 8U) 
							   | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_0))))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4857__PROF__ExecInstrGen__l225(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4857__PROF__ExecInstrGen__l225\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen.v:225
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_ack_out 
	= (1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_CS_fsm) 
		  >> 2U) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state) 
			    >> 1U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4858__PROF__ExecInstrGen__l291(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4858__PROF__ExecInstrGen__l291\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_out_V_V_TREADY 
	= (1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state) 
		  >> 1U) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_CS_fsm) 
			    >> 2U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4859__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l948(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4859__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l948\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:948
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_ack_out 
	= (1U & ((~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
		     | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg)))) 
		 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4860__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l932(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4860__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l932\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:932
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_phi_mux_i_1_reg2mem_phi_fu_187_p4 
	= ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exitcond1_reg_1855)) 
	     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1)) 
	    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
	       >> 3U)) ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__i_s_reg_1859
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__i_1_reg2mem_reg_183);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4861__PROF__ExecInstrGen__l249(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4861__PROF__ExecInstrGen__l249\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen.v:249
    vlTOPp->__Vtableidx8 = ((0x200U & ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg)) 
					 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm)) 
					<< 9U) | (0x7ffffe00U 
						  & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						      >> 1U) 
						     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
							<< 8U))))) 
			    | ((0x100U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_CS_fsm) 
					  << 6U)) | 
			       ((0x80U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_CS_fsm) 
					  << 4U)) | 
				(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state) 
				  << 5U) | ((0x10U 
					     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state) 
						<< 3U)) 
					    | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_CS_fsm))))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm 
	= vlTOPp->__Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm
	[vlTOPp->__Vtableidx8];
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4862__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1008(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4862__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1008\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1008
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_TDATA_blk_n 
	= (1U & ((~ (((((((((((((((((((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
					  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770)) 
					 | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770)) 
					& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1)) 
				       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					  >> 3U)) | 
				      ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
					 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770))) 
					& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					   >> 9U)) 
				       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
				     | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
					 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					    >> 9U)) 
					& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
				    | ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
					 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770))) 
					& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					   >> 8U)) 
				       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
				   | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
				       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					  >> 8U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
				  | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					 >> 8U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
				 | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					>> 7U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
				| (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				       >> 6U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
			       | ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763)) 
				    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777))) 
				   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				      >> 5U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
			      | ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777))) 
				  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				     >> 5U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
			     | ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
				  & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763))) 
				 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				    >> 6U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
			    | ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777)) 
				& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				   >> 6U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
			   | ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
				& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763))) 
			       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				  >> 5U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
			  | ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
			       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777)) 
			      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				 >> 5U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
			 | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
			     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				>> 5U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
			| ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781_pp0_iter1_reg) 
			     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770_pp0_iter1_reg)) 
			    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1)) 
			   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			      >> 4U))) | ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763)) 
					    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777))) 
					   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
					  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					     >> 4U))) 
		      | ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
			   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777))) 
			  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
			 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			    >> 4U))) | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
					 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
					& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					   >> 4U)))) 
		 | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
		    >> 1U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4863__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l972(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4863__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l972\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIGW(__Vtemp467,127,0,4);
    VL_SIGW(__Vtemp468,127,0,4);
    VL_SIGW(__Vtemp477,127,0,4);
    VL_SIGW(__Vtemp478,127,0,4);
    VL_SIGW(__Vtemp485,127,0,4);
    VL_SIGW(__Vtemp487,127,0,4);
    VL_SIGW(__Vtemp488,127,0,4);
    VL_SIGW(__Vtemp501,127,0,4);
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:972
    __Vtemp467[0U] = 5U;
    __Vtemp467[1U] = 0U;
    __Vtemp467[2U] = ((0xff800000U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_rhsOffset_V2_reg_1884) 
				      << 0x17U)) | 
		      (0xffffff80U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_lhsOffset_V2_reg_1879) 
				      << 7U)));
    __Vtemp467[3U] = ((0x8000000U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__offset_res_reg2mem_0_fu_162) 
				      ^ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_21_reg_1579)) 
				     << 0x1bU)) | (
						   (0xfc000000U 
						    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
						       << 0x1aU)) 
						   | ((0xfe000000U 
						       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
							  << 0x19U)) 
						      | ((0xff000000U 
							  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__negate2_reg_1815) 
							     << 0x18U)) 
							 | ((0xff800000U 
							     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_shiftAmount_V2_reg_1825) 
								<< 0x17U)) 
							    | (0x7fffffU 
							       & ((0x7fff80U 
								   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506) 
								      << 7U)) 
								  | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_rhsOffset_V2_reg_1884) 
								     >> 9U))))))));
    VL_EXTEND_WW(128,124, __Vtemp468, __Vtemp467);
    __Vtemp477[0U] = 5U;
    __Vtemp477[1U] = 0U;
    __Vtemp477[2U] = ((0xff800000U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_rhsOffset_V_reg_1874) 
				      << 0x17U)) | 
		      (0xffffff80U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_lhsOffset_V_reg_1869) 
				      << 7U)));
    __Vtemp477[3U] = ((0x8000000U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__offset_res_reg2mem_0_fu_162) 
				      ^ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_21_reg_1579)) 
				     << 0x1bU)) | (
						   (0xfc000000U 
						    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
						       << 0x1aU)) 
						   | ((0xfe000000U 
						       & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
							  << 0x19U)) 
						      | ((0xff000000U 
							  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__negate_reg_1800) 
							     << 0x18U)) 
							 | ((0xff800000U 
							     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_shiftAmount_V_reg_1810) 
								<< 0x17U)) 
							    | (0x7fffffU 
							       & ((0x7fff80U 
								   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506) 
								      << 7U)) 
								  | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_rhsOffset_V_reg_1874) 
								     >> 9U))))))));
    VL_EXTEND_WW(128,124, __Vtemp478, __Vtemp477);
    __Vtemp485[3U] = ((0xfe000000U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				      << 0x19U)) | 
		      ((0xff000000U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__negate1_reg_1785) 
				       << 0x18U)) | 
		       ((0xff800000U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_shiftAmount_V1_reg_1795) 
					<< 0x17U)) 
			| (0x7fffffU & ((0x7fff80U 
					 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506) 
					    << 7U)) 
					| (0x7fU & 
					   ((((IData)(
						      (VL_ULL(0xffffffffffff) 
						       & VL_EXTENDS_QQ(48,45, 
								       (VL_ULL(0x1fffffffffff) 
									& VL_MULS_QQQ(45,45,45, 
										(VL_ULL(0x1fffffffffff) 
										& VL_EXTENDS_QI(45,27, 
										(0x7ffffffU 
										& ((0xffffU 
										& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_load_reg_1751))) 
										+ 
										VL_EXTENDS_II(27,9, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_reg_1756)))))), 
										(VL_ULL(0x1fffffffffff) 
										& VL_EXTENDS_QI(45,16, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506)))))))) 
					      + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_r_reg_1556)) 
					     + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_offset_reg2mem_0_fu_146)) 
					    >> 9U)))))));
    __Vtemp487[0U] = 5U;
    __Vtemp487[1U] = 0U;
    __Vtemp487[2U] = ((0xff800000U & ((((IData)((VL_ULL(0xffffffffffff) 
						 & VL_EXTENDS_QQ(48,45, 
								 (VL_ULL(0x1fffffffffff) 
								  & VL_MULS_QQQ(45,45,45, 
										(VL_ULL(0x1fffffffffff) 
										& VL_EXTENDS_QI(45,27, 
										(0x7ffffffU 
										& ((0xffffU 
										& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_load_reg_1751))) 
										+ 
										VL_EXTENDS_II(27,9, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_reg_1756)))))), 
										(VL_ULL(0x1fffffffffff) 
										& VL_EXTENDS_QI(45,16, (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506)))))))) 
					+ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_r_reg_1556)) 
				       + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_offset_reg2mem_0_fu_146)) 
				      << 0x17U)) | 
		      (0x7fff80U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp27_reg_1790) 
				     + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_fu_154)) 
				    << 7U)));
    __Vtemp487[3U] = ((0x8000000U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__offset_res_reg2mem_0_fu_162) 
				      ^ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_21_reg_1579)) 
				     << 0x1bU)) | (
						   (0xfc000000U 
						    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
						       << 0x1aU)) 
						   | __Vtemp485[3U]));
    VL_EXTEND_WW(128,124, __Vtemp488, __Vtemp487);
    __Vtemp501[0U] = ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1) 
			  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op365_write_state11)) 
			| (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
			    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			       >> 9U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
		       | ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
			    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770))) 
			   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			      >> 8U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)))
		       ? 9U : ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				    >> 7U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))
			        ? __Vtemp468[0U] : 
			       ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				     >> 6U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))
				 ? 0x11U : (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					       >> 5U) 
					      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
					     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op328_write_state6))
					     ? __Vtemp478[0U]
					     : ((((
						   (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						     >> 5U) 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
						   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op329_write_state6)) 
						  | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
						      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
							 >> 4U)) 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op284_write_state5))) 
						 | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
						    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						       >> 4U)))
						 ? 1U
						 : 
						((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
						   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						      >> 4U)) 
						  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op283_write_state5))
						  ? 
						 __Vtemp488[0U]
						  : 0U))))));
    __Vtemp501[1U] = ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1) 
			  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op365_write_state11)) 
			| (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
			    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			       >> 9U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
		       | ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
			    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770))) 
			   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			      >> 8U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)))
		       ? 0U : ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				    >> 7U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))
			        ? __Vtemp468[1U] : 
			       ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				     >> 6U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))
				 ? 0U : (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					    >> 5U) 
					   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
					  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op328_write_state6))
					  ? __Vtemp478[1U]
					  : (((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						  >> 5U) 
						 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
						& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op329_write_state6)) 
					       | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
						   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						      >> 4U)) 
						  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op284_write_state5))) 
					      | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
						  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
						 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						    >> 4U)))
					      ? 0U : 
					     ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
						& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						   >> 4U)) 
					       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op283_write_state5))
					       ? __Vtemp488[1U]
					       : 0U))))));
    __Vtemp501[2U] = ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1) 
			  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op365_write_state11)) 
			| (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
			    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			       >> 9U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
		       | ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
			    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770))) 
			   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			      >> 8U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)))
		       ? 0U : ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				    >> 7U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))
			        ? __Vtemp468[2U] : 
			       ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				     >> 6U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))
				 ? 0U : (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					    >> 5U) 
					   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
					  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op328_write_state6))
					  ? __Vtemp478[2U]
					  : (((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						  >> 5U) 
						 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
						& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op329_write_state6)) 
					       | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
						   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						      >> 4U)) 
						  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op284_write_state5))) 
					      | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
						  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
						 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						    >> 4U)))
					      ? 0U : 
					     ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
						& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						   >> 4U)) 
					       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op283_write_state5))
					       ? __Vtemp488[2U]
					       : 0U))))));
    __Vtemp501[3U] = ((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1) 
			  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			     >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op365_write_state11)) 
			| (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
			    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			       >> 9U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
		       | ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781) 
			    & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770))) 
			   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			      >> 8U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)))
		       ? 0U : ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				    >> 7U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))
			        ? __Vtemp468[3U] : 
			       ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
				  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
				     >> 6U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))
				 ? 0U : (((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					    >> 5U) 
					   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
					  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op328_write_state6))
					  ? __Vtemp478[3U]
					  : (((((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						  >> 5U) 
						 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
						& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op329_write_state6)) 
					       | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
						   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						      >> 4U)) 
						  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op284_write_state5))) 
					      | (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
						  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
						 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						    >> 4U)))
					      ? 0U : 
					     ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
						& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
						   >> 4U)) 
					       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op283_write_state5))
					       ? __Vtemp488[3U]
					       : 0U))))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_in[0U] 
	= ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
	     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 8U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))
	    ? 0x19U : __Vtemp501[0U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_in[1U] 
	= ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
	     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 8U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))
	    ? 0U : __Vtemp501[1U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_in[2U] 
	= ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
	     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 8U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))
	    ? 0U : __Vtemp501[2U]);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_in[3U] 
	= ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770) 
	     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		>> 8U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))
	    ? 0U : __Vtemp501[3U]);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4864__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1016(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4864__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1016\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1016
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_NS_fsm 
	= ((0x400U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
	    ? ((0x200U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
	        ? 0U : ((0x100U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
			 ? 0U : ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
				  ? 0U : ((0x40U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					   ? 0U : (
						   (0x20U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 0U
						    : 
						   ((0x10U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						     ? 0U
						     : 
						    ((8U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						      ? 0U
						      : 
						     ((4U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						       ? 0U
						       : 
						      ((2U 
							& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						        ? 0U
						        : 
						       ((1U 
							 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
							 ? 0U
							 : 
							((1U 
							  & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
							      >> 0xaU) 
							     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
								>> 1U)))
							  ? 1U
							  : 0x400U)))))))))))
	    : ((0x200U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
	        ? ((0x100U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
		    ? 0U : ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
			     ? 0U : ((0x40U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
				      ? 0U : ((0x20U 
					       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					       ? 0U
					       : ((0x10U 
						   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						   ? 0U
						   : 
						  ((8U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 0U
						    : 
						   ((4U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						     ? 0U
						     : 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						      ? 0U
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						       ? 0U
						       : 
						      ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage6_subdone)
						        ? 0x200U
						        : 8U))))))))))
	        : ((0x100U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
		    ? ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
		        ? 0U : ((0x40U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
				 ? 0U : ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					  ? 0U : ((0x10U 
						   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						   ? 0U
						   : 
						  ((8U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 0U
						    : 
						   ((4U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						     ? 0U
						     : 
						    ((2U 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						      ? 0U
						      : 
						     ((1U 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						       ? 0U
						       : 
						      (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
							& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state9_io))
						        ? 0x100U
						        : 0x200U)))))))))
		    : ((0x80U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
		        ? ((0x40U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
			    ? 0U : ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
				     ? 0U : ((0x10U 
					      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					      ? 0U : 
					     ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					       ? 0U
					       : ((4U 
						   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						   ? 0U
						   : 
						  ((2U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 0U
						    : 
						   ((1U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						     ? 0U
						     : 
						    (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state8_io))
						      ? 0x80U
						      : 0x100U))))))))
		        : ((0x40U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
			    ? ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
			        ? 0U : ((0x10U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					 ? 0U : ((8U 
						  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						  ? 0U
						  : 
						 ((4U 
						   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						   ? 0U
						   : 
						  ((2U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 0U
						    : 
						   ((1U 
						     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						     ? 0U
						     : 
						    (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
						      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state7_io))
						      ? 0x40U
						      : 0x80U)))))))
			    : ((0x20U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
			        ? ((0x10U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
				    ? 0U : ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					     ? 0U : 
					    ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					      ? 0U : 
					     ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					       ? 0U
					       : ((1U 
						   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						   ? 0U
						   : 
						  (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state6_io))
						    ? 0x20U
						    : 0x40U))))))
			        : ((0x10U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
				    ? ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
				        ? 0U : ((4U 
						 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						 ? 0U
						 : 
						((2U 
						  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						  ? 0U
						  : 
						 ((1U 
						   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						   ? 0U
						   : 
						  ((1U 
						    & ((~ 
							((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_subdone)) 
							   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1)) 
							  & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
							     >> 4U)) 
							 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)))) 
						       & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_subdone))))
						    ? 0x20U
						    : 
						   (((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_subdone)) 
						       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1)) 
						      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
							 >> 4U)) 
						     & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)))
						     ? 0x400U
						     : 0x10U))))))
				    : ((8U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
				        ? ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					    ? 0U : 
					   ((2U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					     ? 0U : 
					    ((1U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					      ? 0U : 
					     (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1) 
					       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state11_io))
					       ? 8U
					       : 0x10U))))
				        : ((4U & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					    ? ((2U 
						& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					        ? 0U
					        : (
						   (1U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 0U
						    : 
						   (((0U 
						      != vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586) 
						     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
							>> 2U))
						     ? 8U
						     : 0x400U)))
					    : ((2U 
						& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
					        ? (
						   (1U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 0U
						    : 4U)
					        : (
						   (1U 
						    & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm))
						    ? 
						   ((1U 
						     & ((~ 
							 ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state)) 
							  | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg)))) 
							& (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm)))
						     ? 2U
						     : 1U)
						    : 0U)))))))))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4865__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1000(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4865__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1000\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v:1000
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_vld_in 
	= ((((((((((((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001)) 
		       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1)) 
		      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			 >> 3U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op365_write_state11)) 
		    | ((((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
			     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state10_io))) 
			 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770)) 
			& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			   >> 9U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
		   | ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage5_11001)) 
			& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			   >> 8U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
		      & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op356_write_state9))) 
		  | ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage5_11001)) 
		       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770)) 
		      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			 >> 8U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
		 | ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763) 
		      & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage4_11001))) 
		     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
			>> 7U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
		| ((((~ ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0) 
			 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state7_io))) 
		     & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763)) 
		    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		       >> 6U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0))) 
	       | ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage2_11001)) 
		    & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		       >> 5U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
		  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op329_write_state6))) 
	      | ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage2_11001)) 
		   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		      >> 5U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
		 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op328_write_state6))) 
	     | ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001)) 
		  & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
		 & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		    >> 4U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op284_write_state5))) 
	    | ((((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001)) 
		 & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
		& ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		   >> 4U)) & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op283_write_state5))) 
	   | ((((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777) 
		& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001))) 
	       & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0)) 
	      & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
		 >> 4U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4870__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4870__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4871__PROF__TesterWrapper__l1122(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4871__PROF__TesterWrapper__l1122\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T15 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T25) 
	   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T16));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4872__PROF__TesterWrapper__l12097(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4872__PROF__TesterWrapper__l12097\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T46 = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T41) 
						& (8U 
						   == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R33)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4875__PROF__Q_srl__l202(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4875__PROF__Q_srl__l202\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at Q_srl.v:202
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
    if ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState) {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
		= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T147;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
	} else {
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
	    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	}
    } else {
	if ((1U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
	    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState) 
		 & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
		       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
	    } else {
		if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState) 
		     & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
			& vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T147;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		} else {
		    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
			       & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
				     & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 1U;
		    } else {
			if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
				   & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
				      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state))) {
		if (vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full) {
		    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
			       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
			    = ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
			       [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
			        : VL_ULL(0));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				      ? 0U : ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
					      - (IData)(1U))));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
			    = ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
			        ? 1U : 2U);
		    } else {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    }
		} else {
		    if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState) 
			 & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
			       & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
			    = (3U & ((IData)(1U) + (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr)));
			vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
		    } else {
			if (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState) 
			     & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
				& vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))) {
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
				= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
				    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
				   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
				    : VL_ULL(0));
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 1U;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
			    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			} else {
			    if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
				       & (~ ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
					     & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24))))) {
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
				    = vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr;
				vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 2U;
			    } else {
				if ((1U & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState)) 
					   & ((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_15__DOT__full)) 
					      & vlTOPp->VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24)))) {
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ 
					= ((2U >= (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl
					   [vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr]
					    : VL_ULL(0));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 1U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ 
					= (3U & ((0U 
						  == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
						  ? 0U
						  : 
						 ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr) 
						  - (IData)(1U))));
				    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ 
					= ((0U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr))
					    ? 1U : 2U);
				}
			    }
			}
		    }
		}
	    } else {
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_ULL(0);
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = 0U;
		vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = 0U;
	    }
	}
    }
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4876__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4876__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R27 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R28;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4877__PROF__TesterWrapper__l12095(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4877__PROF__TesterWrapper__l12095\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T44 = ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T46) 
						& (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__empty)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4878__PROF__TesterWrapper__l11339(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4878__PROF__TesterWrapper__l11339\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__do_deq 
	= (1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T46) 
		  | ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__T31) 
		     | (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__R25)))) 
		 & (~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__Queue_14__DOT__empty))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4879__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4879__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R37 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R38;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4880__PROF__Q_srl__l146(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4880__PROF__Q_srl__l146\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ 
	= ((2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_)) 
	   & (2U == (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4885__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4885__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R28 
	= (VL_ULL(0x3ffffffffff) & vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4886__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4886__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R38 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R39;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4890__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4890__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R39 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R40;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4893__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4893__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R40 
	= vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R41;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4896__PROF__TesterWrapper__l2471(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4896__PROF__TesterWrapper__l2471\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at TesterWrapper.v:2471
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R41 
	= (1U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state) 
		 & (IData)((vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out 
			    >> 0x20U))));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4898__PROF__ExecAddrGen__l241(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4898__PROF__ExecAddrGen__l241\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen.v:241
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out 
	= ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_rd)
	    ? vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_payload_B
	    : vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_payload_A);
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4899__PROF__ExecAddrGen__l185(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4899__PROF__ExecAddrGen__l185\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state 
	= vlTOPp->__Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state;
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4900__PROF__ExecAddrGen__l291(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4900__PROF__ExecAddrGen__l291\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_out_V_V_TREADY 
	= (1U & (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state) 
		  >> 1U) & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_CS_fsm) 
			    >> 2U)));
}

VL_INLINE_OPT void VTesterWrapper::_sequent__TOP__4901__PROF__ExecAddrGen__l249(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_sequent__TOP__4901__PROF__ExecAddrGen__l249\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ExecAddrGen.v:249
    vlTOPp->__Vtableidx3 = ((0x200U & ((0xfffffe00U 
					& (((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state) 
					    << 8U) 
					   & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm) 
					      << 7U))) 
				       | (((~ (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg)) 
					   & (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm)) 
					  << 9U))) 
			    | ((0x100U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_CS_fsm) 
					  << 6U)) | 
			       ((0x80U & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_CS_fsm) 
					  << 4U)) | 
				(((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state) 
				  << 5U) | ((0x10U 
					     & ((IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state) 
						<< 3U)) 
					    | (IData)(vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_CS_fsm))))));
    vlTOPp->VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm 
	= vlTOPp->__Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm
	[vlTOPp->__Vtableidx3];
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__5081__PROF__TesterWrapper__l12044(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__5081__PROF__TesterWrapper__l12044\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->VerilatedTesterWrapper__DOT__T95 = ((IData)(vlTOPp->reset) 
						| (IData)(vlTOPp->VerilatedTesterWrapper__DOT__regWrapperReset));
}

VL_INLINE_OPT void VTesterWrapper::_settle__TOP__5088__PROF__TesterWrapper__l12156(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_settle__TOP__5088__PROF__TesterWrapper__l12156\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->io_memReadData = vlTOPp->VerilatedTesterWrapper__DOT__mem
	[(0x3ffffffU & (IData)((VL_ULL(0xffffffffffff) 
				& (vlTOPp->io_memAddr 
				   >> 3U))))];
}

void VTesterWrapper::_eval(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_eval\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((IData)(vlTOPp->clk) & (~ (IData)(vlTOPp->__Vclklast__TOP__clk)))) {
	vlTOPp->__Vm_traceActivity = (2U | vlTOPp->__Vm_traceActivity);
	vlTOPp->_sequent__TOP__1278__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1279__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1280__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1281__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1282__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1283__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1453__PROF__ResultInstrGen__l167(vlSymsp);
	vlTOPp->_sequent__TOP__1454__PROF__ExecInstrGen__l167(vlSymsp);
	vlTOPp->_sequent__TOP__1458__PROF__ResultInstrGen__l141(vlSymsp);
	vlTOPp->_sequent__TOP__1460__PROF__ExecInstrGen__l141(vlSymsp);
	vlTOPp->_sequent__TOP__1461__PROF__ResultInstrGen__l149(vlSymsp);
	vlTOPp->_sequent__TOP__1462__PROF__FetchInstrGen__l167(vlSymsp);
	vlTOPp->_sequent__TOP__1463__PROF__ExecInstrGen__l149(vlSymsp);
	vlTOPp->_sequent__TOP__1465__PROF__FetchInstrGen__l141(vlSymsp);
	vlTOPp->_sequent__TOP__1466__PROF__FetchInstrGen__l149(vlSymsp);
	vlTOPp->_sequent__TOP__1467__PROF__ResultInstrGen__l131(vlSymsp);
	vlTOPp->_sequent__TOP__1468__PROF__ExecInstrGen__l131(vlSymsp);
	vlTOPp->_sequent__TOP__1473__PROF__FetchInstrGen__l131(vlSymsp);
	vlTOPp->_sequent__TOP__1474__PROF__ExecAddrGen__l167(vlSymsp);
	vlTOPp->_sequent__TOP__1507__PROF__ExecAddrGen__l131(vlSymsp);
	vlTOPp->_sequent__TOP__1526__PROF__TesterWrapper__l5801(vlSymsp);
	vlTOPp->_sequent__TOP__1527__PROF__TesterWrapper__l5801(vlSymsp);
	vlTOPp->_sequent__TOP__1528__PROF__TesterWrapper__l5801(vlSymsp);
	vlTOPp->_sequent__TOP__1529__PROF__TesterWrapper__l5801(vlSymsp);
	vlTOPp->_sequent__TOP__1537__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l215(vlSymsp);
	vlTOPp->_sequent__TOP__1538__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1539__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1540__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1541__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1542__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1543__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1544__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1545__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1546__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1547__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1548__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1549__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1550__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1551__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1552__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1553__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1554__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1555__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1556__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1557__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1558__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1559__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1562__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1563__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1564__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1565__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1566__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1567__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1578__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l197(vlSymsp);
	vlTOPp->_sequent__TOP__1579__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l293(vlSymsp);
	vlTOPp->_sequent__TOP__1580__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l311(vlSymsp);
	vlTOPp->_sequent__TOP__1584__PROF__ExecAddrGen__l141(vlSymsp);
	vlTOPp->_sequent__TOP__1585__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1586__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1591__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1592__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1593__PROF__ResultInstrGen__l185(vlSymsp);
	vlTOPp->_sequent__TOP__1594__PROF__FetchInstrGen__l185(vlSymsp);
	vlTOPp->_sequent__TOP__1595__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l339(vlSymsp);
	vlTOPp->_sequent__TOP__1596__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l243(vlSymsp);
	vlTOPp->_sequent__TOP__1597__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l329(vlSymsp);
	vlTOPp->_sequent__TOP__1598__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l233(vlSymsp);
	vlTOPp->_sequent__TOP__1601__PROF__ExecAddrGen__l149(vlSymsp);
	vlTOPp->_sequent__TOP__1602__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l207(vlSymsp);
	vlTOPp->_sequent__TOP__1604__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l303(vlSymsp);
	vlTOPp->_sequent__TOP__1605__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1606__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1607__PROF__ResultInstrGen__l177(vlSymsp);
	vlTOPp->_sequent__TOP__1608__PROF__FetchInstrGen__l177(vlSymsp);
	vlTOPp->_sequent__TOP__1617__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l208(vlSymsp);
	vlTOPp->_sequent__TOP__1619__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1621__PROF__ExecAddrGen__l185(vlSymsp);
	vlTOPp->_sequent__TOP__1626__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l347(vlSymsp);
	vlTOPp->_sequent__TOP__1627__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l190(vlSymsp);
	vlTOPp->_sequent__TOP__1628__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l251(vlSymsp);
	vlTOPp->_sequent__TOP__1629__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1630__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1632__PROF__ExecAddrGen__l177(vlSymsp);
	vlTOPp->_sequent__TOP__1636__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l236(vlSymsp);
	vlTOPp->_sequent__TOP__1642__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l226(vlSymsp);
	vlTOPp->_sequent__TOP__1644__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l297(vlSymsp);
	vlTOPp->_sequent__TOP__1651__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l200(vlSymsp);
	vlTOPp->_sequent__TOP__1657__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l244(vlSymsp);
	vlTOPp->_sequent__TOP__1659__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1660__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1664__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__1665__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__1666__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__1672__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1673__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1674__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1679__PROF__DualPortBRAM__l42(vlSymsp);
	vlTOPp->_sequent__TOP__1680__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__1682__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l360(vlSymsp);
	vlTOPp->_sequent__TOP__1686__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l586(vlSymsp);
	vlTOPp->_sequent__TOP__1689__PROF__DualPortBRAM__l42(vlSymsp);
	vlTOPp->_sequent__TOP__1690__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__1692__PROF__TesterWrapper__l2647(vlSymsp);
	vlTOPp->_sequent__TOP__1695__PROF__DualPortBRAM__l42(vlSymsp);
	vlTOPp->_sequent__TOP__1696__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__1709__PROF__DualPortBRAM__l42(vlSymsp);
	vlTOPp->_sequent__TOP__1710__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__1713__PROF__ExecInstrGen__l185(vlSymsp);
	vlTOPp->_sequent__TOP__1714__PROF__ExecInstrGen__l177(vlSymsp);
	vlTOPp->_sequent__TOP__1715__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1719__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1720__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l568(vlSymsp);
	vlTOPp->_sequent__TOP__1727__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l578(vlSymsp);
	vlTOPp->_sequent__TOP__1728__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1729__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1730__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1731__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1732__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1733__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1734__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1735__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1736__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1737__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1738__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1739__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1740__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1741__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1742__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1743__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1744__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1745__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1746__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1747__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1748__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1749__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1750__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1751__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1754__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l614(vlSymsp);
	vlTOPp->_sequent__TOP__1755__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l604(vlSymsp);
	vlTOPp->_sequent__TOP__1757__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__1758__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l622(vlSymsp);
	vlTOPp->_sequent__TOP__1785__PROF__TesterWrapper__l11618(vlSymsp);
	vlTOPp->_sequent__TOP__1790__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1791__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__1793__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l552(vlSymsp);
	vlTOPp->_sequent__TOP__1794__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l551(vlSymsp);
	vlTOPp->_sequent__TOP__1804__PROF__TesterWrapper__l12969(vlSymsp);
	vlTOPp->_sequent__TOP__1805__PROF__TesterWrapper__l12978(vlSymsp);
	vlTOPp->_sequent__TOP__1806__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l312(vlSymsp);
	vlTOPp->_sequent__TOP__1807__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l311(vlSymsp);
	vlTOPp->_sequent__TOP__1808__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l310(vlSymsp);
	vlTOPp->_sequent__TOP__1811__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1812__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1813__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1814__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1815__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1816__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1817__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1818__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1819__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1820__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1821__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1822__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1823__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1824__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1825__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l490(vlSymsp);
	vlTOPp->_sequent__TOP__1826__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l489(vlSymsp);
	vlTOPp->_sequent__TOP__1827__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l488(vlSymsp);
	vlTOPp->_sequent__TOP__1828__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l486(vlSymsp);
	vlTOPp->_sequent__TOP__1831__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l487(vlSymsp);
	vlTOPp->_sequent__TOP__1832__PROF__TesterWrapper__l10839(vlSymsp);
	vlTOPp->_sequent__TOP__1865__PROF__TesterWrapper__l11170(vlSymsp);
	vlTOPp->_sequent__TOP__1908__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1909__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1910__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1911__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1912__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1913__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1914__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1915__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1916__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1917__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1918__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1919__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1920__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1921__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__1922__PROF__FetchInstrGen__l119(vlSymsp);
	vlTOPp->_sequent__TOP__1924__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1925__PROF__TesterWrapper__l11488(vlSymsp);
	vlTOPp->_sequent__TOP__1926__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__1932__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l800(vlSymsp);
	vlTOPp->_sequent__TOP__1935__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l802(vlSymsp);
	vlTOPp->_sequent__TOP__1936__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l806(vlSymsp);
	vlTOPp->_sequent__TOP__1945__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l648(vlSymsp);
	vlTOPp->_sequent__TOP__1950__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__1951__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__1952__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__1953__PROF__TesterWrapper__l6508(vlSymsp);
	vlTOPp->_sequent__TOP__1954__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__1955__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__1956__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__1957__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__1958__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__1959__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__1960__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__1961__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__1962__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__1963__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__1964__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__1965__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__1966__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__1967__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__1968__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__1969__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__1970__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__1971__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__1972__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__1973__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__1974__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__1975__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__1976__PROF__TesterWrapper__l6508(vlSymsp);
	vlTOPp->_sequent__TOP__1977__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__1978__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__1979__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__1980__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__1981__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__1982__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__1983__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__1984__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__1985__PROF__ResultInstrGen__l219(vlSymsp);
	vlTOPp->_sequent__TOP__1986__PROF__ResultInstrGen__l213(vlSymsp);
	vlTOPp->_sequent__TOP__1987__PROF__ExecInstrGen__l219(vlSymsp);
	vlTOPp->_sequent__TOP__1988__PROF__ExecInstrGen__l213(vlSymsp);
	vlTOPp->_sequent__TOP__1989__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__1990__PROF__TesterWrapper__l613(vlSymsp);
	vlTOPp->_sequent__TOP__1991__PROF__FetchInstrGen__l219(vlSymsp);
	vlTOPp->_sequent__TOP__1992__PROF__FetchInstrGen__l213(vlSymsp);
	vlTOPp->_sequent__TOP__1993__PROF__TesterWrapper__l7647(vlSymsp);
	vlTOPp->_sequent__TOP__1994__PROF__TesterWrapper__l2958(vlSymsp);
	vlTOPp->_sequent__TOP__1995__PROF__TesterWrapper__l5568(vlSymsp);
	vlTOPp->_sequent__TOP__1996__PROF__TesterWrapper__l5108(vlSymsp);
	vlTOPp->_sequent__TOP__1997__PROF__TesterWrapper__l4579(vlSymsp);
	vlTOPp->_sequent__TOP__1998__PROF__ExecAddrGen__l219(vlSymsp);
	vlTOPp->_sequent__TOP__1999__PROF__ExecAddrGen__l213(vlSymsp);
	vlTOPp->_sequent__TOP__2000__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__2001__PROF__ExecAddrGen__l207(vlSymsp);
	vlTOPp->_sequent__TOP__2002__PROF__ExecAddrGen__l201(vlSymsp);
	vlTOPp->_sequent__TOP__2003__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2004__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2005__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2006__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2007__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2008__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2009__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__2010__PROF__TesterWrapper__l5798(vlSymsp);
	vlTOPp->_sequent__TOP__2011__PROF__TesterWrapper__l5798(vlSymsp);
	vlTOPp->_sequent__TOP__2012__PROF__TesterWrapper__l5798(vlSymsp);
	vlTOPp->_sequent__TOP__2013__PROF__TesterWrapper__l5798(vlSymsp);
	vlTOPp->_sequent__TOP__2014__PROF__TesterWrapper__l613(vlSymsp);
	vlTOPp->_sequent__TOP__2015__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2016__PROF__TesterWrapper__l7647(vlSymsp);
	vlTOPp->_sequent__TOP__2017__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2018__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l330(vlSymsp);
	vlTOPp->_sequent__TOP__2019__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l324(vlSymsp);
	vlTOPp->_sequent__TOP__2020__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l531(vlSymsp);
	vlTOPp->_sequent__TOP__2021__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l525(vlSymsp);
	vlTOPp->_sequent__TOP__2022__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2023__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2024__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__2025__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2026__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2027__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2028__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2029__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2030__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2031__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2032__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2033__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2034__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2035__PROF__ResultInstrGen__l165(vlSymsp);
	vlTOPp->_sequent__TOP__2036__PROF__ExecInstrGen__l165(vlSymsp);
	vlTOPp->_sequent__TOP__2037__PROF__TesterWrapper__l5568(vlSymsp);
	vlTOPp->_sequent__TOP__2038__PROF__TesterWrapper__l5108(vlSymsp);
	vlTOPp->_sequent__TOP__2039__PROF__TesterWrapper__l4579(vlSymsp);
	vlTOPp->_sequent__TOP__2040__PROF__ResultInstrGen__l139(vlSymsp);
	vlTOPp->_sequent__TOP__2041__PROF__ExecInstrGen__l139(vlSymsp);
	vlTOPp->_sequent__TOP__2042__PROF__ResultInstrGen__l149(vlSymsp);
	vlTOPp->_sequent__TOP__2043__PROF__FetchInstrGen__l165(vlSymsp);
	vlTOPp->_sequent__TOP__2044__PROF__ExecInstrGen__l149(vlSymsp);
	vlTOPp->_sequent__TOP__2045__PROF__TesterWrapper__l613(vlSymsp);
	vlTOPp->_sequent__TOP__2046__PROF__FetchInstrGen__l139(vlSymsp);
	vlTOPp->_sequent__TOP__2047__PROF__FetchInstrGen__l149(vlSymsp);
	vlTOPp->_sequent__TOP__2048__PROF__ResultInstrGen__l129(vlSymsp);
	vlTOPp->_sequent__TOP__2049__PROF__ExecInstrGen__l129(vlSymsp);
	vlTOPp->_sequent__TOP__2050__PROF__FetchInstrGen__l129(vlSymsp);
	vlTOPp->_sequent__TOP__2051__PROF__ExecAddrGen__l165(vlSymsp);
	vlTOPp->_sequent__TOP__2052__PROF__TesterWrapper__l613(vlSymsp);
	vlTOPp->_sequent__TOP__2053__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2054__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2055__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2056__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2057__PROF__TesterWrapper__l7058(vlSymsp);
	vlTOPp->_sequent__TOP__2058__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2059__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2060__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2061__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l352(vlSymsp);
	vlTOPp->_sequent__TOP__2062__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l346(vlSymsp);
	vlTOPp->_sequent__TOP__2063__PROF__ResultInstrGen__l207(vlSymsp);
	vlTOPp->_sequent__TOP__2064__PROF__ResultInstrGen__l201(vlSymsp);
	vlTOPp->_sequent__TOP__2065__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l543(vlSymsp);
	vlTOPp->_sequent__TOP__2066__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l537(vlSymsp);
	vlTOPp->_sequent__TOP__2067__PROF__ExecInstrGen__l207(vlSymsp);
	vlTOPp->_sequent__TOP__2068__PROF__ExecInstrGen__l201(vlSymsp);
	vlTOPp->_sequent__TOP__2069__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2070__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2071__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2072__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2073__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2074__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2075__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2076__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2077__PROF__ExecAddrGen__l129(vlSymsp);
	vlTOPp->_sequent__TOP__2078__PROF__FetchInstrGen__l207(vlSymsp);
	vlTOPp->_sequent__TOP__2079__PROF__FetchInstrGen__l201(vlSymsp);
	vlTOPp->_sequent__TOP__2080__PROF__TesterWrapper__l6508(vlSymsp);
	vlTOPp->_sequent__TOP__2081__PROF__TesterWrapper__l5798(vlSymsp);
	vlTOPp->_sequent__TOP__2082__PROF__TesterWrapper__l5798(vlSymsp);
	vlTOPp->_sequent__TOP__2083__PROF__TesterWrapper__l5798(vlSymsp);
	vlTOPp->_sequent__TOP__2084__PROF__TesterWrapper__l5798(vlSymsp);
	vlTOPp->_sequent__TOP__2085__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2086__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2087__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2088__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2089__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2090__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l215(vlSymsp);
	vlTOPp->_sequent__TOP__2091__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2092__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2093__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2094__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2095__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2096__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2097__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2098__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2099__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2100__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2101__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2102__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2103__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2104__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2105__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2106__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2107__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2108__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2109__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2110__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2111__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2112__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2113__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2114__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2115__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2116__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2117__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2118__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l195(vlSymsp);
	vlTOPp->_sequent__TOP__2119__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l291(vlSymsp);
	vlTOPp->_sequent__TOP__2120__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l311(vlSymsp);
	vlTOPp->_sequent__TOP__2121__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2122__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2123__PROF__ExecAddrGen__l139(vlSymsp);
	vlTOPp->_sequent__TOP__2124__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2125__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l308(vlSymsp);
	vlTOPp->_sequent__TOP__2126__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l302(vlSymsp);
	vlTOPp->_sequent__TOP__2127__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2128__PROF__ResultInstrGen__l185(vlSymsp);
	vlTOPp->_sequent__TOP__2129__PROF__FetchInstrGen__l185(vlSymsp);
	vlTOPp->_sequent__TOP__2130__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l337(vlSymsp);
	vlTOPp->_sequent__TOP__2131__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l241(vlSymsp);
	vlTOPp->_sequent__TOP__2132__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l327(vlSymsp);
	vlTOPp->_sequent__TOP__2133__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l231(vlSymsp);
	vlTOPp->_sequent__TOP__2134__PROF__TesterWrapper__l6508(vlSymsp);
	vlTOPp->_sequent__TOP__2135__PROF__ExecAddrGen__l149(vlSymsp);
	vlTOPp->_sequent__TOP__2136__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l205(vlSymsp);
	vlTOPp->_sequent__TOP__2137__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l301(vlSymsp);
	vlTOPp->_sequent__TOP__2138__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2139__PROF__ResultInstrGen__l175(vlSymsp);
	vlTOPp->_sequent__TOP__2140__PROF__FetchInstrGen__l175(vlSymsp);
	vlTOPp->_sequent__TOP__2141__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2142__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2143__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2144__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l208(vlSymsp);
	vlTOPp->_sequent__TOP__2145__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2146__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2147__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__2148__PROF__ExecAddrGen__l185(vlSymsp);
	vlTOPp->_sequent__TOP__2149__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2150__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2151__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2152__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2153__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l347(vlSymsp);
	vlTOPp->_sequent__TOP__2154__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l188(vlSymsp);
	vlTOPp->_sequent__TOP__2155__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l251(vlSymsp);
	vlTOPp->_sequent__TOP__2156__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2157__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2158__PROF__ExecAddrGen__l175(vlSymsp);
	vlTOPp->_sequent__TOP__2159__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2160__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2161__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2162__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l234(vlSymsp);
	vlTOPp->_sequent__TOP__2163__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2164__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2165__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2166__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2167__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l224(vlSymsp);
	vlTOPp->_sequent__TOP__2168__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l295(vlSymsp);
	vlTOPp->_sequent__TOP__2169__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2170__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2171__PROF__TesterWrapper__l3261(vlSymsp);
	vlTOPp->_sequent__TOP__2172__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2173__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2174__PROF__TesterWrapper__l2958(vlSymsp);
	vlTOPp->_sequent__TOP__2175__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l244(vlSymsp);
	vlTOPp->_sequent__TOP__2176__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2177__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2178__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2179__PROF__DualPortBRAM__l29(vlSymsp);
	vlTOPp->_sequent__TOP__2180__PROF__DualPortBRAM__l29(vlSymsp);
	vlTOPp->_sequent__TOP__2181__PROF__DualPortBRAM__l29(vlSymsp);
	vlTOPp->_sequent__TOP__2182__PROF__DualPortBRAM__l38(vlSymsp);
	vlTOPp->_sequent__TOP__2183__PROF__DualPortBRAM__l38(vlSymsp);
	vlTOPp->_sequent__TOP__2184__PROF__DualPortBRAM__l38(vlSymsp);
	vlTOPp->_sequent__TOP__2185__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2186__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2187__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2188__PROF__TesterWrapper__l5984(vlSymsp);
	vlTOPp->_sequent__TOP__2189__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l320(vlSymsp);
	vlTOPp->_sequent__TOP__2190__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l314(vlSymsp);
	vlTOPp->_sequent__TOP__2191__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__2192__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l358(vlSymsp);
	vlTOPp->_sequent__TOP__2193__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__2194__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__2195__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__2196__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l586(vlSymsp);
	vlTOPp->_sequent__TOP__2197__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__2198__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l896(vlSymsp);
	vlTOPp->_sequent__TOP__2199__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2200__PROF__TesterWrapper__l2646(vlSymsp);
	vlTOPp->_sequent__TOP__2201__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__2202__PROF__TesterWrapper__l613(vlSymsp);
	vlTOPp->_sequent__TOP__2203__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2204__PROF__TesterWrapper__l5798(vlSymsp);
	vlTOPp->_sequent__TOP__2205__PROF__TesterWrapper__l5798(vlSymsp);
	vlTOPp->_sequent__TOP__2206__PROF__TesterWrapper__l5798(vlSymsp);
	vlTOPp->_sequent__TOP__2207__PROF__TesterWrapper__l5798(vlSymsp);
	vlTOPp->_sequent__TOP__2208__PROF__TesterWrapper__l613(vlSymsp);
	vlTOPp->_sequent__TOP__2209__PROF__TesterWrapper__l613(vlSymsp);
	vlTOPp->_sequent__TOP__2210__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__2211__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2212__PROF__TesterWrapper__l223(vlSymsp);
	vlTOPp->_sequent__TOP__2213__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2214__PROF__ExecInstrGen__l185(vlSymsp);
	vlTOPp->_sequent__TOP__2215__PROF__ExecInstrGen__l175(vlSymsp);
	vlTOPp->_sequent__TOP__2216__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2217__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l824(vlSymsp);
	vlTOPp->_sequent__TOP__2218__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l818(vlSymsp);
	vlTOPp->_sequent__TOP__2219__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__2220__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2221__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l566(vlSymsp);
	vlTOPp->_sequent__TOP__2222__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l561(vlSymsp);
	vlTOPp->_sequent__TOP__2223__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l284(vlSymsp);
	vlTOPp->_sequent__TOP__2224__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l576(vlSymsp);
	vlTOPp->_sequent__TOP__2225__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2226__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2227__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2228__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2229__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l872(vlSymsp);
	vlTOPp->_sequent__TOP__2230__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l866(vlSymsp);
	vlTOPp->_sequent__TOP__2231__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l612(vlSymsp);
	vlTOPp->_sequent__TOP__2232__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l602(vlSymsp);
	vlTOPp->_sequent__TOP__2233__PROF__DualPortBRAM__l29(vlSymsp);
	vlTOPp->_sequent__TOP__2234__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l622(vlSymsp);
	vlTOPp->_sequent__TOP__2235__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__2236__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__2237__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__2238__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__2239__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l276(vlSymsp);
	vlTOPp->_sequent__TOP__2240__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l260(vlSymsp);
	vlTOPp->_sequent__TOP__2241__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l268(vlSymsp);
	vlTOPp->_sequent__TOP__2242__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l176(vlSymsp);
	vlTOPp->_sequent__TOP__2243__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l945(vlSymsp);
	vlTOPp->_sequent__TOP__2244__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__2245__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__2246__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__2247__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__2248__PROF__TesterWrapper__l11602(vlSymsp);
	vlTOPp->_sequent__TOP__2249__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__2250__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__2251__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__2252__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__2253__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2254__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l556(vlSymsp);
	vlTOPp->_sequent__TOP__2255__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l549(vlSymsp);
	vlTOPp->_sequent__TOP__2256__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__2257__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__2258__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__2259__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__2260__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__2261__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__2262__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__2263__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__2264__PROF__TesterWrapper__l3261(vlSymsp);
	vlTOPp->_sequent__TOP__2265__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l307(vlSymsp);
	vlTOPp->_sequent__TOP__2266__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2267__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704(vlSymsp);
	vlTOPp->_sequent__TOP__2268__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704(vlSymsp);
	vlTOPp->_sequent__TOP__2269__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704(vlSymsp);
	vlTOPp->_sequent__TOP__2270__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704(vlSymsp);
	vlTOPp->_sequent__TOP__2271__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704(vlSymsp);
	vlTOPp->_sequent__TOP__2272__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1704(vlSymsp);
	vlTOPp->_sequent__TOP__2273__PROF__TesterWrapper__l9447(vlSymsp);
	vlTOPp->_sequent__TOP__2274__PROF__TesterWrapper__l9447(vlSymsp);
	vlTOPp->_sequent__TOP__2275__PROF__TesterWrapper__l9447(vlSymsp);
	vlTOPp->_sequent__TOP__2276__PROF__TesterWrapper__l9447(vlSymsp);
	vlTOPp->_sequent__TOP__2277__PROF__TesterWrapper__l9447(vlSymsp);
	vlTOPp->_sequent__TOP__2278__PROF__TesterWrapper__l9447(vlSymsp);
	vlTOPp->_sequent__TOP__2279__PROF__Q_srl__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2280__PROF__FetchInstrGen__l117(vlSymsp);
	vlTOPp->_sequent__TOP__2281__PROF__TesterWrapper__l7647(vlSymsp);
	vlTOPp->_sequent__TOP__2282__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2283__PROF__TesterWrapper__l11472(vlSymsp);
	vlTOPp->_sequent__TOP__2284__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2285__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l702(vlSymsp);
	vlTOPp->_sequent__TOP__2286__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l658(vlSymsp);
	vlTOPp->_sequent__TOP__2287__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l674(vlSymsp);
	vlTOPp->_sequent__TOP__2288__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l686(vlSymsp);
	vlTOPp->_sequent__TOP__2289__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l722(vlSymsp);
	vlTOPp->_sequent__TOP__2290__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l884(vlSymsp);
	vlTOPp->_sequent__TOP__2291__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l638(vlSymsp);
	vlTOPp->_sequent__TOP__2292__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l784(vlSymsp);
	vlTOPp->_sequent__TOP__2293__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l791(vlSymsp);
	vlTOPp->_sequent__TOP__2294__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l777(vlSymsp);
	vlTOPp->_sequent__TOP__2295__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l646(vlSymsp);
	vlTOPp->_sequent__TOP__2296__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l746(vlSymsp);
	vlTOPp->_sequent__TOP__2297__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l753(vlSymsp);
	vlTOPp->_sequent__TOP__2326__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2327__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2328__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2329__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2330__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2331__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2435__PROF__ResultInstrGen__l167(vlSymsp);
	vlTOPp->_sequent__TOP__2436__PROF__ExecInstrGen__l167(vlSymsp);
	vlTOPp->_sequent__TOP__2440__PROF__FetchInstrGen__l167(vlSymsp);
	vlTOPp->_sequent__TOP__2442__PROF__ResultInstrGen__l131(vlSymsp);
	vlTOPp->_sequent__TOP__2443__PROF__ExecInstrGen__l131(vlSymsp);
	vlTOPp->_sequent__TOP__2444__PROF__FetchInstrGen__l131(vlSymsp);
	vlTOPp->_sequent__TOP__2445__PROF__ExecAddrGen__l167(vlSymsp);
	vlTOPp->_sequent__TOP__2471__PROF__ResultInstrGen__l141(vlSymsp);
	vlTOPp->_sequent__TOP__2476__PROF__ExecInstrGen__l141(vlSymsp);
	vlTOPp->_sequent__TOP__2493__PROF__ExecAddrGen__l131(vlSymsp);
	vlTOPp->_sequent__TOP__2496__PROF__FetchInstrGen__l141(vlSymsp);
	vlTOPp->_sequent__TOP__2499__PROF__TesterWrapper__l5801(vlSymsp);
	vlTOPp->_sequent__TOP__2501__PROF__TesterWrapper__l5801(vlSymsp);
	vlTOPp->_sequent__TOP__2503__PROF__TesterWrapper__l5801(vlSymsp);
	vlTOPp->_sequent__TOP__2505__PROF__TesterWrapper__l5801(vlSymsp);
	vlTOPp->_sequent__TOP__2517__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2519__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2521__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2523__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2525__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2527__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2529__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2531__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2533__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2535__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2537__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2539__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2541__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2543__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2545__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2547__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2549__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2551__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2553__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2555__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2557__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2559__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2561__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2562__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2563__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2574__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l197(vlSymsp);
	vlTOPp->_sequent__TOP__2575__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l293(vlSymsp);
	vlTOPp->_sequent__TOP__2586__PROF__ExecAddrGen__l141(vlSymsp);
	vlTOPp->_sequent__TOP__2587__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2590__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2591__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l339(vlSymsp);
	vlTOPp->_sequent__TOP__2592__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l243(vlSymsp);
	vlTOPp->_sequent__TOP__2593__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l329(vlSymsp);
	vlTOPp->_sequent__TOP__2594__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l233(vlSymsp);
	vlTOPp->_sequent__TOP__2596__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l207(vlSymsp);
	vlTOPp->_sequent__TOP__2597__PROF__ResultInstrGen__l149(vlSymsp);
	vlTOPp->_sequent__TOP__2598__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l303(vlSymsp);
	vlTOPp->_sequent__TOP__2599__PROF__FetchInstrGen__l149(vlSymsp);
	vlTOPp->_sequent__TOP__2600__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2601__PROF__ResultInstrGen__l177(vlSymsp);
	vlTOPp->_sequent__TOP__2602__PROF__ResultInstrGen__l185(vlSymsp);
	vlTOPp->_sequent__TOP__2603__PROF__FetchInstrGen__l177(vlSymsp);
	vlTOPp->_sequent__TOP__2604__PROF__FetchInstrGen__l185(vlSymsp);
	vlTOPp->_sequent__TOP__2609__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2620__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2621__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2623__PROF__ExecAddrGen__l177(vlSymsp);
	vlTOPp->_sequent__TOP__2644__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l226(vlSymsp);
	vlTOPp->_sequent__TOP__2646__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l297(vlSymsp);
	vlTOPp->_sequent__TOP__2648__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l200(vlSymsp);
	vlTOPp->_sequent__TOP__2657__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2659__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2667__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__2670__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__2673__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__2676__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2677__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2678__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2683__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l236(vlSymsp);
	vlTOPp->_sequent__TOP__2716__PROF__ExecInstrGen__l177(vlSymsp);
	vlTOPp->_sequent__TOP__2717__PROF__ExecInstrGen__l185(vlSymsp);
	vlTOPp->_sequent__TOP__2718__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2723__PROF__Q_srl__l198(vlSymsp);
	vlTOPp->_sequent__TOP__2725__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l568(vlSymsp);
	vlTOPp->_sequent__TOP__2732__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l578(vlSymsp);
	vlTOPp->_sequent__TOP__2733__PROF__ExecInstrGen__l149(vlSymsp);
	vlTOPp->_sequent__TOP__2734__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2735__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2736__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2737__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2740__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l614(vlSymsp);
	vlTOPp->_sequent__TOP__2741__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l604(vlSymsp);
	vlTOPp->_sequent__TOP__2762__PROF__TesterWrapper__l11618(vlSymsp);
	vlTOPp->_sequent__TOP__2771__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2801__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2814__PROF__Q_srl__l196(vlSymsp);
	vlTOPp->_sequent__TOP__2820__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2827__PROF__TesterWrapper__l11390(vlSymsp);
	vlTOPp->_sequent__TOP__2866__PROF__TesterWrapper__l1893(vlSymsp);
	vlTOPp->_sequent__TOP__2867__PROF__TesterWrapper__l1893(vlSymsp);
	vlTOPp->_sequent__TOP__2868__PROF__TesterWrapper__l1893(vlSymsp);
	vlTOPp->_sequent__TOP__2869__PROF__TesterWrapper__l1893(vlSymsp);
	vlTOPp->_sequent__TOP__2870__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__2871__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__2872__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__2873__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__2874__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__2875__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__2876__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__2877__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__2878__PROF__TesterWrapper__l6499(vlSymsp);
	vlTOPp->_sequent__TOP__2879__PROF__TesterWrapper__l1145(vlSymsp);
	vlTOPp->_sequent__TOP__2880__PROF__TesterWrapper__l1132(vlSymsp);
	vlTOPp->_sequent__TOP__2881__PROF__TesterWrapper__l1121(vlSymsp);
	vlTOPp->_settle__TOP__49__PROF__TesterWrapper__l7227(vlSymsp);
	vlTOPp->_sequent__TOP__2883__PROF__TesterWrapper__l66(vlSymsp);
	vlTOPp->_sequent__TOP__2884__PROF__TesterWrapper__l62(vlSymsp);
	vlTOPp->_sequent__TOP__2885__PROF__TesterWrapper__l66(vlSymsp);
	vlTOPp->_sequent__TOP__2886__PROF__TesterWrapper__l66(vlSymsp);
	vlTOPp->_sequent__TOP__2887__PROF__TesterWrapper__l66(vlSymsp);
	vlTOPp->_sequent__TOP__2888__PROF__TesterWrapper__l62(vlSymsp);
	vlTOPp->_sequent__TOP__2889__PROF__TesterWrapper__l594(vlSymsp);
	vlTOPp->_sequent__TOP__2890__PROF__TesterWrapper__l216(vlSymsp);
	vlTOPp->_sequent__TOP__2891__PROF__TesterWrapper__l217(vlSymsp);
	vlTOPp->_sequent__TOP__2892__PROF__TesterWrapper__l351(vlSymsp);
	vlTOPp->_sequent__TOP__2893__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__2894__PROF__TesterWrapper__l216(vlSymsp);
	vlTOPp->_sequent__TOP__2895__PROF__TesterWrapper__l217(vlSymsp);
	vlTOPp->_sequent__TOP__2896__PROF__TesterWrapper__l351(vlSymsp);
	vlTOPp->_sequent__TOP__2897__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__2898__PROF__TesterWrapper__l216(vlSymsp);
	vlTOPp->_sequent__TOP__2899__PROF__TesterWrapper__l217(vlSymsp);
	vlTOPp->_sequent__TOP__2900__PROF__TesterWrapper__l351(vlSymsp);
	vlTOPp->_sequent__TOP__2901__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__2902__PROF__TesterWrapper__l216(vlSymsp);
	vlTOPp->_sequent__TOP__2903__PROF__TesterWrapper__l217(vlSymsp);
	vlTOPp->_sequent__TOP__2904__PROF__TesterWrapper__l351(vlSymsp);
	vlTOPp->_sequent__TOP__2905__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__2906__PROF__TesterWrapper__l6984(vlSymsp);
	vlTOPp->_settle__TOP__48__PROF__Q_srl__l155(vlSymsp);
	vlTOPp->_sequent__TOP__2908__PROF__TesterWrapper__l6974(vlSymsp);
	vlTOPp->_sequent__TOP__2909__PROF__ResultInstrGen__l233(vlSymsp);
	vlTOPp->_sequent__TOP__2910__PROF__ExecInstrGen__l233(vlSymsp);
	vlTOPp->_sequent__TOP__2911__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2912__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2913__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2914__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2915__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2916__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2917__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2918__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2919__PROF__ExecAddrGen__l233(vlSymsp);
	vlTOPp->_sequent__TOP__2920__PROF__FetchInstrGen__l233(vlSymsp);
	vlTOPp->_sequent__TOP__2921__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__2922__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2923__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2924__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2925__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2926__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__2927__PROF__TesterWrapper__l1997(vlSymsp);
	vlTOPp->_sequent__TOP__2928__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2929__PROF__TesterWrapper__l1997(vlSymsp);
	vlTOPp->_sequent__TOP__2930__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2931__PROF__TesterWrapper__l1997(vlSymsp);
	vlTOPp->_sequent__TOP__2932__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2933__PROF__TesterWrapper__l1997(vlSymsp);
	vlTOPp->_sequent__TOP__2934__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2935__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2936__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2937__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2938__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2939__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2940__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2941__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2942__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2943__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2944__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2945__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2946__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2947__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2948__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2949__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2950__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2951__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2952__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2953__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2954__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2955__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2956__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2957__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l624(vlSymsp);
	vlTOPp->_sequent__TOP__2958__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l426(vlSymsp);
	vlTOPp->_sequent__TOP__2959__PROF__TesterWrapper__l6499(vlSymsp);
	vlTOPp->_sequent__TOP__2960__PROF__TesterWrapper__l183(vlSymsp);
	vlTOPp->_sequent__TOP__2961__PROF__TesterWrapper__l183(vlSymsp);
	vlTOPp->_sequent__TOP__2962__PROF__TesterWrapper__l183(vlSymsp);
	vlTOPp->_sequent__TOP__2963__PROF__TesterWrapper__l183(vlSymsp);
	vlTOPp->_sequent__TOP__2964__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__2965__PROF__TesterWrapper__l1190(vlSymsp);
	vlTOPp->_sequent__TOP__2966__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2967__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2968__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2969__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__2970__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l381(vlSymsp);
	vlTOPp->_sequent__TOP__2971__PROF__TesterWrapper__l195(vlSymsp);
	vlTOPp->_sequent__TOP__2972__PROF__TesterWrapper__l204(vlSymsp);
	vlTOPp->_sequent__TOP__2973__PROF__TesterWrapper__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2974__PROF__TesterWrapper__l199(vlSymsp);
	vlTOPp->_sequent__TOP__2975__PROF__TesterWrapper__l195(vlSymsp);
	vlTOPp->_sequent__TOP__2976__PROF__TesterWrapper__l204(vlSymsp);
	vlTOPp->_sequent__TOP__2977__PROF__TesterWrapper__l195(vlSymsp);
	vlTOPp->_sequent__TOP__2978__PROF__TesterWrapper__l204(vlSymsp);
	vlTOPp->_sequent__TOP__2979__PROF__TesterWrapper__l195(vlSymsp);
	vlTOPp->_sequent__TOP__2980__PROF__TesterWrapper__l204(vlSymsp);
	vlTOPp->_sequent__TOP__2981__PROF__TesterWrapper__l62(vlSymsp);
	vlTOPp->_sequent__TOP__2982__PROF__TesterWrapper__l7647(vlSymsp);
	vlTOPp->_sequent__TOP__2983__PROF__TesterWrapper__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2984__PROF__TesterWrapper__l3189(vlSymsp);
	vlTOPp->_sequent__TOP__2985__PROF__TesterWrapper__l3194(vlSymsp);
	vlTOPp->_sequent__TOP__2986__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__2987__PROF__TesterWrapper__l199(vlSymsp);
	vlTOPp->_sequent__TOP__2988__PROF__TesterWrapper__l7647(vlSymsp);
	vlTOPp->_sequent__TOP__2989__PROF__TesterWrapper__l190(vlSymsp);
	vlTOPp->_sequent__TOP__2990__PROF__TesterWrapper__l199(vlSymsp);
	vlTOPp->_sequent__TOP__2991__PROF__TesterWrapper__l7647(vlSymsp);
	vlTOPp->_sequent__TOP__2992__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2993__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__2994__PROF__TesterWrapper__l5568(vlSymsp);
	vlTOPp->_sequent__TOP__2995__PROF__TesterWrapper__l5108(vlSymsp);
	vlTOPp->_sequent__TOP__2996__PROF__TesterWrapper__l4579(vlSymsp);
	vlTOPp->_settle__TOP__52__PROF__TesterWrapper__l5272(vlSymsp);
	vlTOPp->_sequent__TOP__2998__PROF__TesterWrapper__l5568(vlSymsp);
	vlTOPp->_settle__TOP__51__PROF__TesterWrapper__l4755(vlSymsp);
	vlTOPp->_sequent__TOP__3000__PROF__TesterWrapper__l5108(vlSymsp);
	vlTOPp->_settle__TOP__50__PROF__TesterWrapper__l4226(vlSymsp);
	vlTOPp->_sequent__TOP__3002__PROF__TesterWrapper__l4579(vlSymsp);
	vlTOPp->_sequent__TOP__3003__PROF__TesterWrapper__l5957(vlSymsp);
	vlTOPp->_sequent__TOP__3004__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__3005__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l397(vlSymsp);
	vlTOPp->_sequent__TOP__3006__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l561(vlSymsp);
	vlTOPp->_sequent__TOP__3007__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l326(vlSymsp);
	vlTOPp->_sequent__TOP__3008__PROF__DualPortBRAM__l29(vlSymsp);
	vlTOPp->_sequent__TOP__3009__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l297(vlSymsp);
	vlTOPp->_sequent__TOP__3010__PROF__TesterWrapper__l1101(vlSymsp);
	vlTOPp->_sequent__TOP__3011__PROF__TesterWrapper__l1123(vlSymsp);
	vlTOPp->_sequent__TOP__3012__PROF__DualPortBRAM__l29(vlSymsp);
	vlTOPp->_sequent__TOP__3013__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__3014__PROF__TesterWrapper__l2646(vlSymsp);
	vlTOPp->_sequent__TOP__3015__PROF__DualPortBRAM__l29(vlSymsp);
	vlTOPp->_sequent__TOP__3016__PROF__TesterWrapper__l578(vlSymsp);
	vlTOPp->_sequent__TOP__3017__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__3018__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__3019__PROF__DualPortBRAM__l29(vlSymsp);
	vlTOPp->_sequent__TOP__3020__PROF__TesterWrapper__l190(vlSymsp);
	vlTOPp->_sequent__TOP__3021__PROF__TesterWrapper__l199(vlSymsp);
	vlTOPp->_sequent__TOP__3022__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__3023__PROF__TesterWrapper__l62(vlSymsp);
	vlTOPp->_sequent__TOP__3024__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__3025__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_settle__TOP__43__PROF__TesterWrapper__l2375(vlSymsp);
	vlTOPp->_sequent__TOP__3027__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__3028__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l992(vlSymsp);
	vlTOPp->_sequent__TOP__3029__PROF__TesterWrapper__l2545(vlSymsp);
	vlTOPp->_sequent__TOP__3030__PROF__TesterWrapper__l2958(vlSymsp);
	vlTOPp->_sequent__TOP__3031__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__3032__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_settle__TOP__46__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l504(vlSymsp);
	vlTOPp->_settle__TOP__44__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l454(vlSymsp);
	vlTOPp->_settle__TOP__45__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l456(vlSymsp);
	vlTOPp->_sequent__TOP__3036__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l162(vlSymsp);
	vlTOPp->_sequent__TOP__3037__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__3038__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__3039__PROF__TesterWrapper__l11602(vlSymsp);
	vlTOPp->_sequent__TOP__3040__PROF__TesterWrapper__l12925(vlSymsp);
	vlTOPp->_sequent__TOP__3041__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__3042__PROF__TesterWrapper__l3412(vlSymsp);
	vlTOPp->_sequent__TOP__3043__PROF__DualPortBRAM__l38(vlSymsp);
	vlTOPp->_sequent__TOP__3044__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l473(vlSymsp);
	vlTOPp->_sequent__TOP__3045__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l463(vlSymsp);
	vlTOPp->_sequent__TOP__3046__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3047__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3048__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3049__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3050__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3051__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3052__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3053__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3054__PROF__TesterWrapper__l77(vlSymsp);
	vlTOPp->_sequent__TOP__3055__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l267(vlSymsp);
	vlTOPp->_sequent__TOP__3056__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l287(vlSymsp);
	vlTOPp->_sequent__TOP__3057__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l277(vlSymsp);
	vlTOPp->_sequent__TOP__3058__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l662(vlSymsp);
	vlTOPp->_sequent__TOP__3059__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l317(vlSymsp);
	vlTOPp->_sequent__TOP__3060__PROF__TesterWrapper__l7647(vlSymsp);
	vlTOPp->_sequent__TOP__3061__PROF__FetchInstrGen__l109(vlSymsp);
	vlTOPp->_sequent__TOP__3062__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l483(vlSymsp);
	vlTOPp->_sequent__TOP__3063__PROF__TesterWrapper__l7498(vlSymsp);
	vlTOPp->_sequent__TOP__3064__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__3065__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__3066__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__3067__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__3068__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__3069__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__3070__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__3071__PROF__TesterWrapper__l11374(vlSymsp);
	vlTOPp->_sequent__TOP__3072__PROF__TesterWrapper__l10831(vlSymsp);
	vlTOPp->_settle__TOP__47__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1469(vlSymsp);
	vlTOPp->_sequent__TOP__3074__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l812(vlSymsp);
	vlTOPp->_sequent__TOP__3075__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l554(vlSymsp);
	vlTOPp->_sequent__TOP__3076__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l734(vlSymsp);
	vlTOPp->_sequent__TOP__3077__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l847(vlSymsp);
	vlTOPp->_sequent__TOP__3078__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l854(vlSymsp);
	vlTOPp->_sequent__TOP__3079__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l860(vlSymsp);
	vlTOPp->_sequent__TOP__3080__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l890(vlSymsp);
	vlTOPp->_sequent__TOP__3081__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l694(vlSymsp);
	vlTOPp->_sequent__TOP__3082__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l666(vlSymsp);
	vlTOPp->_sequent__TOP__3083__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l798(vlSymsp);
	vlTOPp->_sequent__TOP__3084__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l878(vlSymsp);
	vlTOPp->_sequent__TOP__3105__PROF__TesterWrapper__l6503(vlSymsp);
	vlTOPp->_sequent__TOP__3106__PROF__TesterWrapper__l61(vlSymsp);
	vlTOPp->_sequent__TOP__3107__PROF__TesterWrapper__l71(vlSymsp);
	vlTOPp->_sequent__TOP__3209__PROF__TesterWrapper__l6503(vlSymsp);
	vlTOPp->_sequent__TOP__3221__PROF__TesterWrapper__l189(vlSymsp);
	vlTOPp->_sequent__TOP__3222__PROF__TesterWrapper__l206(vlSymsp);
	vlTOPp->_sequent__TOP__3223__PROF__TesterWrapper__l211(vlSymsp);
	vlTOPp->_sequent__TOP__3224__PROF__TesterWrapper__l197(vlSymsp);
	vlTOPp->_sequent__TOP__3225__PROF__TesterWrapper__l61(vlSymsp);
	vlTOPp->_sequent__TOP__3226__PROF__TesterWrapper__l71(vlSymsp);
	vlTOPp->_sequent__TOP__3228__PROF__TesterWrapper__l189(vlSymsp);
	vlTOPp->_sequent__TOP__3229__PROF__TesterWrapper__l206(vlSymsp);
	vlTOPp->_sequent__TOP__3235__PROF__TesterWrapper__l211(vlSymsp);
	vlTOPp->_sequent__TOP__3236__PROF__TesterWrapper__l197(vlSymsp);
	vlTOPp->_sequent__TOP__3238__PROF__TesterWrapper__l189(vlSymsp);
	vlTOPp->_sequent__TOP__3239__PROF__TesterWrapper__l206(vlSymsp);
	vlTOPp->_sequent__TOP__3240__PROF__TesterWrapper__l211(vlSymsp);
	vlTOPp->_sequent__TOP__3241__PROF__TesterWrapper__l197(vlSymsp);
	vlTOPp->_settle__TOP__57__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l544(vlSymsp);
	vlTOPp->_sequent__TOP__3260__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l360(vlSymsp);
	vlTOPp->_sequent__TOP__3268__PROF__TesterWrapper__l2647(vlSymsp);
	vlTOPp->_sequent__TOP__3273__PROF__TesterWrapper__l576(vlSymsp);
	vlTOPp->_sequent__TOP__3274__PROF__TesterWrapper__l600(vlSymsp);
	vlTOPp->_sequent__TOP__3275__PROF__TesterWrapper__l589(vlSymsp);
	vlTOPp->_sequent__TOP__3282__PROF__TesterWrapper__l189(vlSymsp);
	vlTOPp->_sequent__TOP__3283__PROF__TesterWrapper__l206(vlSymsp);
	vlTOPp->_sequent__TOP__3284__PROF__TesterWrapper__l211(vlSymsp);
	vlTOPp->_sequent__TOP__3285__PROF__TesterWrapper__l197(vlSymsp);
	vlTOPp->_sequent__TOP__3287__PROF__TesterWrapper__l61(vlSymsp);
	vlTOPp->_sequent__TOP__3288__PROF__TesterWrapper__l71(vlSymsp);
	vlTOPp->_sequent__TOP__3315__PROF__TesterWrapper__l12969(vlSymsp);
	vlTOPp->_sequent__TOP__3318__PROF__TesterWrapper__l11488(vlSymsp);
	vlTOPp->_sequent__TOP__3323__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__3326__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l552(vlSymsp);
	vlTOPp->_sequent__TOP__3328__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l551(vlSymsp);
	vlTOPp->_sequent__TOP__3347__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l310(vlSymsp);
	vlTOPp->_sequent__TOP__3349__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l312(vlSymsp);
	vlTOPp->_sequent__TOP__3351__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l311(vlSymsp);
	vlTOPp->_sequent__TOP__3383__PROF__TesterWrapper__l10839(vlSymsp);
	vlTOPp->_settle__TOP__53__PROF__Q_srl__l155(vlSymsp);
	vlTOPp->_settle__TOP__56__PROF__Q_srl__l155(vlSymsp);
	vlTOPp->_settle__TOP__54__PROF__Q_srl__l155(vlSymsp);
	vlTOPp->_settle__TOP__55__PROF__Q_srl__l155(vlSymsp);
	vlTOPp->_sequent__TOP__3464__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l648(vlSymsp);
	vlTOPp->_sequent__TOP__3473__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l802(vlSymsp);
	vlTOPp->_sequent__TOP__3474__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l806(vlSymsp);
	vlTOPp->_sequent__TOP__3481__PROF__TesterWrapper__l1893(vlSymsp);
	vlTOPp->_sequent__TOP__3482__PROF__TesterWrapper__l1893(vlSymsp);
	vlTOPp->_sequent__TOP__3483__PROF__TesterWrapper__l1893(vlSymsp);
	vlTOPp->_sequent__TOP__3484__PROF__TesterWrapper__l1893(vlSymsp);
	vlTOPp->_sequent__TOP__3485__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3486__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3487__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3488__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3489__PROF__TesterWrapper__l70(vlSymsp);
	vlTOPp->_sequent__TOP__3490__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3491__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3492__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3493__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3494__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3495__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3496__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3497__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3498__PROF__TesterWrapper__l1993(vlSymsp);
	vlTOPp->_sequent__TOP__3499__PROF__TesterWrapper__l1993(vlSymsp);
	vlTOPp->_sequent__TOP__3500__PROF__TesterWrapper__l1993(vlSymsp);
	vlTOPp->_sequent__TOP__3501__PROF__TesterWrapper__l1993(vlSymsp);
	vlTOPp->_sequent__TOP__3502__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__3503__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3504__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3505__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3506__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3507__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3508__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3509__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3510__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3511__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3512__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3513__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3514__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3515__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3516__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3517__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3518__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3519__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3520__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3521__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3522__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3523__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3524__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3525__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3526__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3527__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3528__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3529__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3530__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3531__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3532__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3533__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3534__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3535__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3536__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3537__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3538__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3539__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3540__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3541__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3542__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3543__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3544__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3545__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3546__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3547__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3548__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3549__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3550__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3551__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3552__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3553__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3554__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3555__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3556__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3557__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3558__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3559__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3560__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3561__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3562__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3563__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3564__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3565__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3566__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3567__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3568__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3569__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3570__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3571__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3572__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3573__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3574__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3575__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3576__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3577__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3578__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3579__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3580__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3581__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3582__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3583__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3584__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3585__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3586__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3587__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3588__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3589__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3590__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3591__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3592__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3593__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3594__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3595__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3596__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3597__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3598__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3599__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3600__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3601__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3602__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__3603__PROF__TesterWrapper__l179(vlSymsp);
	vlTOPp->_sequent__TOP__3604__PROF__TesterWrapper__l70(vlSymsp);
	vlTOPp->_sequent__TOP__3605__PROF__TesterWrapper__l205(vlSymsp);
	vlTOPp->_sequent__TOP__3606__PROF__TesterWrapper__l196(vlSymsp);
	vlTOPp->_sequent__TOP__3607__PROF__TesterWrapper__l205(vlSymsp);
	vlTOPp->_sequent__TOP__3608__PROF__TesterWrapper__l179(vlSymsp);
	vlTOPp->_sequent__TOP__3609__PROF__TesterWrapper__l196(vlSymsp);
	vlTOPp->_sequent__TOP__3610__PROF__TesterWrapper__l7505(vlSymsp);
	vlTOPp->_sequent__TOP__3611__PROF__TesterWrapper__l205(vlSymsp);
	vlTOPp->_sequent__TOP__3612__PROF__TesterWrapper__l179(vlSymsp);
	vlTOPp->_sequent__TOP__3613__PROF__TesterWrapper__l196(vlSymsp);
	vlTOPp->_sequent__TOP__3614__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__3615__PROF__TesterWrapper__l7090(vlSymsp);
	vlTOPp->_sequent__TOP__3616__PROF__TesterWrapper__l68(vlSymsp);
	vlTOPp->_sequent__TOP__3617__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__3618__PROF__TesterWrapper__l7647(vlSymsp);
	vlTOPp->_sequent__TOP__3619__PROF__TesterWrapper__l68(vlSymsp);
	vlTOPp->_sequent__TOP__3620__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__3621__PROF__TesterWrapper__l7647(vlSymsp);
	vlTOPp->_sequent__TOP__3622__PROF__TesterWrapper__l5490(vlSymsp);
	vlTOPp->_sequent__TOP__3623__PROF__TesterWrapper__l5018(vlSymsp);
	vlTOPp->_sequent__TOP__3624__PROF__TesterWrapper__l4489(vlSymsp);
	vlTOPp->_sequent__TOP__3625__PROF__TesterWrapper__l5493(vlSymsp);
	vlTOPp->_sequent__TOP__3626__PROF__TesterWrapper__l5501(vlSymsp);
	vlTOPp->_sequent__TOP__3627__PROF__TesterWrapper__l5021(vlSymsp);
	vlTOPp->_sequent__TOP__3628__PROF__TesterWrapper__l5029(vlSymsp);
	vlTOPp->_sequent__TOP__3629__PROF__TesterWrapper__l4492(vlSymsp);
	vlTOPp->_sequent__TOP__3630__PROF__TesterWrapper__l4500(vlSymsp);
	vlTOPp->_sequent__TOP__3631__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3632__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3633__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3634__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3635__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3636__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3637__PROF__TesterWrapper__l2625(vlSymsp);
	vlTOPp->_sequent__TOP__3638__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3639__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3640__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3641__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3642__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3643__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__3644__PROF__TesterWrapper__l205(vlSymsp);
	vlTOPp->_sequent__TOP__3645__PROF__TesterWrapper__l179(vlSymsp);
	vlTOPp->_sequent__TOP__3646__PROF__TesterWrapper__l196(vlSymsp);
	vlTOPp->_sequent__TOP__3647__PROF__TesterWrapper__l70(vlSymsp);
	vlTOPp->_sequent__TOP__3648__PROF__TesterWrapper__l1114(vlSymsp);
	vlTOPp->_sequent__TOP__3649__PROF__TesterWrapper__l68(vlSymsp);
	vlTOPp->_sequent__TOP__3650__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__3651__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__3652__PROF__TesterWrapper__l68(vlSymsp);
	vlTOPp->_sequent__TOP__3653__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__3654__PROF__TesterWrapper__l2545(vlSymsp);
	vlTOPp->_sequent__TOP__3655__PROF__TesterWrapper__l2909(vlSymsp);
	vlTOPp->_sequent__TOP__3656__PROF__TesterWrapper__l3378(vlSymsp);
	vlTOPp->_sequent__TOP__3657__PROF__TesterWrapper__l4147(vlSymsp);
	vlTOPp->_sequent__TOP__3658__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l150(vlSymsp);
	vlTOPp->_sequent__TOP__3659__PROF__TesterWrapper__l3378(vlSymsp);
	vlTOPp->_sequent__TOP__3660__PROF__TesterWrapper__l3680(vlSymsp);
	vlTOPp->_sequent__TOP__3661__PROF__TesterWrapper__l11566(vlSymsp);
	vlTOPp->_sequent__TOP__3662__PROF__TesterWrapper__l11570(vlSymsp);
	vlTOPp->_sequent__TOP__3663__PROF__TesterWrapper__l11573(vlSymsp);
	vlTOPp->_sequent__TOP__3664__PROF__TesterWrapper__l12133(vlSymsp);
	vlTOPp->_sequent__TOP__3665__PROF__TesterWrapper__l12139(vlSymsp);
	vlTOPp->_sequent__TOP__3666__PROF__TesterWrapper__l12062(vlSymsp);
	vlTOPp->_sequent__TOP__3667__PROF__TesterWrapper__l12056(vlSymsp);
	vlTOPp->_sequent__TOP__3668__PROF__TesterWrapper__l12150(vlSymsp);
	vlTOPp->_sequent__TOP__3669__PROF__TesterWrapper__l12132(vlSymsp);
	vlTOPp->_sequent__TOP__3670__PROF__TesterWrapper__l12091(vlSymsp);
	vlTOPp->_sequent__TOP__3671__PROF__TesterWrapper__l12082(vlSymsp);
	vlTOPp->_sequent__TOP__3672__PROF__TesterWrapper__l12093(vlSymsp);
	vlTOPp->_sequent__TOP__3673__PROF__TesterWrapper__l11472(vlSymsp);
	vlTOPp->_sequent__TOP__3674__PROF__TesterWrapper__l3378(vlSymsp);
	vlTOPp->_sequent__TOP__3675__PROF__TesterWrapper__l3958(vlSymsp);
	vlTOPp->_sequent__TOP__3676__PROF__TesterWrapper__l2958(vlSymsp);
	vlTOPp->_sequent__TOP__3677__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3678__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3679__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3680__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3681__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3682__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3683__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3684__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__3685__PROF__TesterWrapper__l3179(vlSymsp);
	vlTOPp->_sequent__TOP__3686__PROF__TesterWrapper__l61(vlSymsp);
	vlTOPp->_sequent__TOP__3687__PROF__TesterWrapper__l71(vlSymsp);
	vlTOPp->_sequent__TOP__3688__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l336(vlSymsp);
	vlTOPp->_sequent__TOP__3689__PROF__TesterWrapper__l7523(vlSymsp);
	vlTOPp->_sequent__TOP__3690__PROF__TesterWrapper__l7647(vlSymsp);
	vlTOPp->_sequent__TOP__3691__PROF__FetchInstrGen__l291(vlSymsp);
	vlTOPp->_sequent__TOP__3692__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l383(vlSymsp);
	vlTOPp->_sequent__TOP__3693__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l363(vlSymsp);
	vlTOPp->_sequent__TOP__3694__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l443(vlSymsp);
	vlTOPp->_sequent__TOP__3695__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l403(vlSymsp);
	vlTOPp->_sequent__TOP__3696__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l423(vlSymsp);
	vlTOPp->_sequent__TOP__3697__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l945(vlSymsp);
	vlTOPp->_sequent__TOP__3698__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l945(vlSymsp);
	vlTOPp->_sequent__TOP__3699__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l513(vlSymsp);
	vlTOPp->_sequent__TOP__3700__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3701__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3702__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3703__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3704__PROF__TesterWrapper__l11342(vlSymsp);
	vlTOPp->_sequent__TOP__3705__PROF__TesterWrapper__l11338(vlSymsp);
	vlTOPp->_sequent__TOP__3706__PROF__TesterWrapper__l11351(vlSymsp);
	vlTOPp->_sequent__TOP__3707__PROF__TesterWrapper__l11345(vlSymsp);
	vlTOPp->_sequent__TOP__3708__PROF__TesterWrapper__l3364(vlSymsp);
	vlTOPp->_sequent__TOP__3709__PROF__TesterWrapper__l3364(vlSymsp);
	vlTOPp->_sequent__TOP__3710__PROF__TesterWrapper__l3364(vlSymsp);
	vlTOPp->_sequent__TOP__3711__PROF__TesterWrapper__l8593(vlSymsp);
	vlTOPp->_sequent__TOP__3712__PROF__TesterWrapper__l8570(vlSymsp);
	vlTOPp->_sequent__TOP__3713__PROF__TesterWrapper__l12122(vlSymsp);
	vlTOPp->_sequent__TOP__3714__PROF__TesterWrapper__l8582(vlSymsp);
	vlTOPp->_sequent__TOP__3715__PROF__TesterWrapper__l7744(vlSymsp);
	vlTOPp->_sequent__TOP__3716__PROF__TesterWrapper__l12115(vlSymsp);
	vlTOPp->_sequent__TOP__3717__PROF__TesterWrapper__l6253(vlSymsp);
	vlTOPp->_sequent__TOP__3718__PROF__TesterWrapper__l6253(vlSymsp);
	vlTOPp->_sequent__TOP__3719__PROF__TesterWrapper__l6253(vlSymsp);
	vlTOPp->_sequent__TOP__3720__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__3721__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__3722__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__3723__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__3724__PROF__TesterWrapper__l12161(vlSymsp);
	vlTOPp->_sequent__TOP__3725__PROF__TesterWrapper__l10289(vlSymsp);
	vlTOPp->_sequent__TOP__3726__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__3727__PROF__TesterWrapper__l9447(vlSymsp);
	vlTOPp->_settle__TOP__58__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1597(vlSymsp);
	vlTOPp->_settle__TOP__59__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1609(vlSymsp);
	vlTOPp->_settle__TOP__60__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1629(vlSymsp);
	vlTOPp->_sequent__TOP__3731__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l830(vlSymsp);
	vlTOPp->_settle__TOP__61__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1293(vlSymsp);
	vlTOPp->_settle__TOP__62__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1301(vlSymsp);
	vlTOPp->_settle__TOP__63__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1277(vlSymsp);
	vlTOPp->_settle__TOP__64__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1281(vlSymsp);
	vlTOPp->_settle__TOP__65__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1261(vlSymsp);
	vlTOPp->_settle__TOP__66__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1265(vlSymsp);
	vlTOPp->_sequent__TOP__3738__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l710(vlSymsp);
	vlTOPp->_sequent__TOP__3781__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3782__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3783__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3784__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3785__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3786__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3787__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3788__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3789__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3790__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3791__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3792__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3793__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3794__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3795__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3796__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3797__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3798__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3799__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3800__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3801__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3802__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3803__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3804__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3805__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3806__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3807__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3808__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3809__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3810__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3811__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3812__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3813__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3814__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3815__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3816__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3817__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3818__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3819__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3820__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3821__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3822__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3823__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3824__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3825__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3826__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3835__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__3836__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__3838__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__3841__PROF__TesterWrapper__l5494(vlSymsp);
	vlTOPp->_sequent__TOP__3842__PROF__TesterWrapper__l5513(vlSymsp);
	vlTOPp->_sequent__TOP__3843__PROF__TesterWrapper__l5529(vlSymsp);
	vlTOPp->_sequent__TOP__3844__PROF__TesterWrapper__l5063(vlSymsp);
	vlTOPp->_sequent__TOP__3845__PROF__TesterWrapper__l4534(vlSymsp);
	vlTOPp->_sequent__TOP__3862__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__3867__PROF__TesterWrapper__l3204(vlSymsp);
	vlTOPp->_settle__TOP__67__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l502(vlSymsp);
	vlTOPp->_sequent__TOP__3871__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l208(vlSymsp);
	vlTOPp->_sequent__TOP__3877__PROF__TesterWrapper__l11595(vlSymsp);
	vlTOPp->_sequent__TOP__3878__PROF__TesterWrapper__l11599(vlSymsp);
	vlTOPp->_sequent__TOP__3879__PROF__TesterWrapper__l837(vlSymsp);
	vlTOPp->_sequent__TOP__3880__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__3881__PROF__TesterWrapper__l8051(vlSymsp);
	vlTOPp->_sequent__TOP__3906__PROF__TesterWrapper__l70(vlSymsp);
	vlTOPp->_sequent__TOP__3907__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__3909__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l396(vlSymsp);
	vlTOPp->_sequent__TOP__3914__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l215(vlSymsp);
	vlTOPp->_sequent__TOP__3940__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3941__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3942__PROF__TesterWrapper__l11367(vlSymsp);
	vlTOPp->_sequent__TOP__3943__PROF__TesterWrapper__l11371(vlSymsp);
	vlTOPp->_sequent__TOP__3960__PROF__TesterWrapper__l10285(vlSymsp);
	vlTOPp->_sequent__TOP__3961__PROF__TesterWrapper__l10297(vlSymsp);
	vlTOPp->_sequent__TOP__3962__PROF__TesterWrapper__l10304(vlSymsp);
	vlTOPp->_sequent__TOP__3963__PROF__TesterWrapper__l10311(vlSymsp);
	vlTOPp->_sequent__TOP__3964__PROF__TesterWrapper__l10318(vlSymsp);
	vlTOPp->_sequent__TOP__3965__PROF__TesterWrapper__l10325(vlSymsp);
	vlTOPp->_sequent__TOP__3966__PROF__TesterWrapper__l10332(vlSymsp);
	vlTOPp->_sequent__TOP__3967__PROF__TesterWrapper__l10339(vlSymsp);
	vlTOPp->_sequent__TOP__3968__PROF__TesterWrapper__l10346(vlSymsp);
	vlTOPp->_sequent__TOP__3969__PROF__TesterWrapper__l10353(vlSymsp);
	vlTOPp->_sequent__TOP__3970__PROF__TesterWrapper__l10360(vlSymsp);
	vlTOPp->_sequent__TOP__3971__PROF__TesterWrapper__l10367(vlSymsp);
	vlTOPp->_sequent__TOP__3972__PROF__TesterWrapper__l10374(vlSymsp);
	vlTOPp->_sequent__TOP__3973__PROF__TesterWrapper__l10381(vlSymsp);
	vlTOPp->_sequent__TOP__3974__PROF__TesterWrapper__l10388(vlSymsp);
	vlTOPp->_sequent__TOP__3975__PROF__TesterWrapper__l10395(vlSymsp);
	vlTOPp->_sequent__TOP__3976__PROF__TesterWrapper__l10402(vlSymsp);
	vlTOPp->_sequent__TOP__3977__PROF__TesterWrapper__l10409(vlSymsp);
	vlTOPp->_sequent__TOP__3978__PROF__TesterWrapper__l10416(vlSymsp);
	vlTOPp->_sequent__TOP__3979__PROF__TesterWrapper__l10423(vlSymsp);
	vlTOPp->_sequent__TOP__3980__PROF__TesterWrapper__l10430(vlSymsp);
	vlTOPp->_sequent__TOP__3981__PROF__TesterWrapper__l10437(vlSymsp);
	vlTOPp->_sequent__TOP__3982__PROF__TesterWrapper__l10444(vlSymsp);
	vlTOPp->_sequent__TOP__3983__PROF__TesterWrapper__l10451(vlSymsp);
	vlTOPp->_sequent__TOP__3984__PROF__TesterWrapper__l10458(vlSymsp);
	vlTOPp->_sequent__TOP__3985__PROF__TesterWrapper__l10465(vlSymsp);
	vlTOPp->_sequent__TOP__3986__PROF__TesterWrapper__l10472(vlSymsp);
	vlTOPp->_sequent__TOP__3987__PROF__TesterWrapper__l10479(vlSymsp);
	vlTOPp->_sequent__TOP__3988__PROF__TesterWrapper__l10486(vlSymsp);
	vlTOPp->_sequent__TOP__3989__PROF__TesterWrapper__l10493(vlSymsp);
	vlTOPp->_sequent__TOP__3990__PROF__TesterWrapper__l10500(vlSymsp);
	vlTOPp->_sequent__TOP__3991__PROF__TesterWrapper__l10507(vlSymsp);
	vlTOPp->_sequent__TOP__3992__PROF__TesterWrapper__l10514(vlSymsp);
	vlTOPp->_sequent__TOP__3993__PROF__TesterWrapper__l10521(vlSymsp);
	vlTOPp->_sequent__TOP__3994__PROF__TesterWrapper__l10528(vlSymsp);
	vlTOPp->_sequent__TOP__3995__PROF__TesterWrapper__l10535(vlSymsp);
	vlTOPp->_sequent__TOP__3996__PROF__TesterWrapper__l10542(vlSymsp);
	vlTOPp->_sequent__TOP__3997__PROF__TesterWrapper__l10549(vlSymsp);
	vlTOPp->_sequent__TOP__3998__PROF__TesterWrapper__l10556(vlSymsp);
	vlTOPp->_sequent__TOP__3999__PROF__TesterWrapper__l10563(vlSymsp);
	vlTOPp->_sequent__TOP__4000__PROF__TesterWrapper__l10570(vlSymsp);
	vlTOPp->_sequent__TOP__4001__PROF__TesterWrapper__l10577(vlSymsp);
	vlTOPp->_sequent__TOP__4002__PROF__TesterWrapper__l10584(vlSymsp);
	vlTOPp->_sequent__TOP__4003__PROF__TesterWrapper__l10591(vlSymsp);
	vlTOPp->_sequent__TOP__4004__PROF__TesterWrapper__l10598(vlSymsp);
	vlTOPp->_sequent__TOP__4005__PROF__TesterWrapper__l10605(vlSymsp);
	vlTOPp->_sequent__TOP__4006__PROF__TesterWrapper__l10612(vlSymsp);
	vlTOPp->_sequent__TOP__4007__PROF__TesterWrapper__l10619(vlSymsp);
	vlTOPp->_sequent__TOP__4008__PROF__TesterWrapper__l10626(vlSymsp);
	vlTOPp->_sequent__TOP__4009__PROF__TesterWrapper__l10633(vlSymsp);
	vlTOPp->_sequent__TOP__4010__PROF__TesterWrapper__l10640(vlSymsp);
	vlTOPp->_sequent__TOP__4011__PROF__TesterWrapper__l10647(vlSymsp);
	vlTOPp->_sequent__TOP__4012__PROF__TesterWrapper__l10654(vlSymsp);
	vlTOPp->_sequent__TOP__4013__PROF__TesterWrapper__l10661(vlSymsp);
	vlTOPp->_sequent__TOP__4014__PROF__TesterWrapper__l10668(vlSymsp);
	vlTOPp->_sequent__TOP__4015__PROF__TesterWrapper__l10675(vlSymsp);
	vlTOPp->_sequent__TOP__4016__PROF__TesterWrapper__l10682(vlSymsp);
	vlTOPp->_sequent__TOP__4017__PROF__TesterWrapper__l10689(vlSymsp);
	vlTOPp->_sequent__TOP__4018__PROF__TesterWrapper__l10696(vlSymsp);
	vlTOPp->_sequent__TOP__4019__PROF__TesterWrapper__l10703(vlSymsp);
	vlTOPp->_sequent__TOP__4045__PROF__TesterWrapper__l1893(vlSymsp);
	vlTOPp->_sequent__TOP__4046__PROF__TesterWrapper__l1893(vlSymsp);
	vlTOPp->_sequent__TOP__4047__PROF__TesterWrapper__l1893(vlSymsp);
	vlTOPp->_sequent__TOP__4048__PROF__TesterWrapper__l1893(vlSymsp);
	vlTOPp->_sequent__TOP__4049__PROF__DualPortBRAM__l38(vlSymsp);
	vlTOPp->_sequent__TOP__4050__PROF__DualPortBRAM__l38(vlSymsp);
	vlTOPp->_sequent__TOP__4051__PROF__DualPortBRAM__l38(vlSymsp);
	vlTOPp->_sequent__TOP__4052__PROF__DualPortBRAM__l38(vlSymsp);
	vlTOPp->_sequent__TOP__4053__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4054__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4055__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4056__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4057__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4058__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4059__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4060__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4061__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4062__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4063__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4064__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4065__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4066__PROF__TesterWrapper__l12055(vlSymsp);
	vlTOPp->_sequent__TOP__4067__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4068__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4069__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4070__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4071__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4072__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4073__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4074__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4075__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4076__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4077__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4078__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4079__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4080__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4081__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4082__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4083__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4084__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4085__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4086__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4087__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4088__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4089__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4090__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4091__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4092__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4093__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4094__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4095__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4096__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4097__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4098__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4099__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4100__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4101__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4102__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4103__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4104__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4105__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4106__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4107__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4108__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4109__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4110__PROF__TesterWrapper__l12079(vlSymsp);
	vlTOPp->_sequent__TOP__4111__PROF__TesterWrapper__l12090(vlSymsp);
	vlTOPp->_sequent__TOP__4112__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4113__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4114__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4115__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4116__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__4117__PROF__TesterWrapper__l6261(vlSymsp);
	vlTOPp->_sequent__TOP__4118__PROF__TesterWrapper__l5479(vlSymsp);
	vlTOPp->_sequent__TOP__4119__PROF__TesterWrapper__l6261(vlSymsp);
	vlTOPp->_sequent__TOP__4120__PROF__TesterWrapper__l5004(vlSymsp);
	vlTOPp->_sequent__TOP__4121__PROF__TesterWrapper__l6261(vlSymsp);
	vlTOPp->_sequent__TOP__4122__PROF__TesterWrapper__l4475(vlSymsp);
	vlTOPp->_sequent__TOP__4123__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4124__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4125__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4126__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4127__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__4128__PROF__TesterWrapper__l3182(vlSymsp);
	vlTOPp->_settle__TOP__81__PROF__TesterWrapper__l4093(vlSymsp);
	vlTOPp->_sequent__TOP__4130__PROF__TesterWrapper__l4111(vlSymsp);
	vlTOPp->_sequent__TOP__4131__PROF__TesterWrapper__l4113(vlSymsp);
	vlTOPp->_sequent__TOP__4132__PROF__TesterWrapper__l3153(vlSymsp);
	vlTOPp->_sequent__TOP__4133__PROF__TesterWrapper__l4100(vlSymsp);
	vlTOPp->_sequent__TOP__4134__PROF__ExecAddrGen__l117(vlSymsp);
	vlTOPp->_sequent__TOP__4135__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__4136__PROF__TesterWrapper__l3680(vlSymsp);
	vlTOPp->_sequent__TOP__4137__PROF__TesterWrapper__l3680(vlSymsp);
	vlTOPp->_sequent__TOP__4138__PROF__TesterWrapper__l8051(vlSymsp);
	vlTOPp->_sequent__TOP__4139__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4140__PROF__TesterWrapper__l11450(vlSymsp);
	vlTOPp->_sequent__TOP__4141__PROF__TesterWrapper__l11454(vlSymsp);
	vlTOPp->_sequent__TOP__4142__PROF__TesterWrapper__l11457(vlSymsp);
	vlTOPp->_sequent__TOP__4143__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__4144__PROF__TesterWrapper__l3958(vlSymsp);
	vlTOPp->_sequent__TOP__4145__PROF__TesterWrapper__l3958(vlSymsp);
	vlTOPp->_sequent__TOP__4146__PROF__TesterWrapper__l2912(vlSymsp);
	vlTOPp->_sequent__TOP__4147__PROF__TesterWrapper__l2920(vlSymsp);
	vlTOPp->_sequent__TOP__4148__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4149__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4150__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4151__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4152__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4153__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4154__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4155__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4156__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_settle__TOP__72__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l658(vlSymsp);
	vlTOPp->_sequent__TOP__4158__PROF__ResultInstrGen__l117(vlSymsp);
	vlTOPp->_sequent__TOP__4159__PROF__TesterWrapper__l7488(vlSymsp);
	vlTOPp->_sequent__TOP__4160__PROF__TesterWrapper__l7490(vlSymsp);
	vlTOPp->_sequent__TOP__4161__PROF__TesterWrapper__l56(vlSymsp);
	vlTOPp->_sequent__TOP__4162__PROF__TesterWrapper__l56(vlSymsp);
	vlTOPp->_sequent__TOP__4163__PROF__TesterWrapper__l7492(vlSymsp);
	vlTOPp->_sequent__TOP__4164__PROF__TesterWrapper__l8568(vlSymsp);
	vlTOPp->_sequent__TOP__4165__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l393(vlSymsp);
	vlTOPp->_sequent__TOP__4166__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l373(vlSymsp);
	vlTOPp->_sequent__TOP__4167__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l453(vlSymsp);
	vlTOPp->_sequent__TOP__4168__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l413(vlSymsp);
	vlTOPp->_sequent__TOP__4169__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l433(vlSymsp);
	vlTOPp->_settle__TOP__70__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l904(vlSymsp);
	vlTOPp->_settle__TOP__71__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l914(vlSymsp);
	vlTOPp->_sequent__TOP__4172__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l496(vlSymsp);
	vlTOPp->_sequent__TOP__4173__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4174__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4175__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4176__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4177__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4178__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4179__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4180__PROF__TesterWrapper__l11343(vlSymsp);
	vlTOPp->_sequent__TOP__4181__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4182__PROF__TesterWrapper__l7970(vlSymsp);
	vlTOPp->_sequent__TOP__4183__PROF__TesterWrapper__l7501(vlSymsp);
	vlTOPp->_sequent__TOP__4184__PROF__TesterWrapper__l7480(vlSymsp);
	vlTOPp->_sequent__TOP__4185__PROF__TesterWrapper__l8591(vlSymsp);
	vlTOPp->_sequent__TOP__4186__PROF__TesterWrapper__l8585(vlSymsp);
	vlTOPp->_sequent__TOP__4187__PROF__TesterWrapper__l8588(vlSymsp);
	vlTOPp->_sequent__TOP__4188__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_settle__TOP__82__PROF__TesterWrapper__l5966(vlSymsp);
	vlTOPp->_sequent__TOP__4190__PROF__TesterWrapper__l8645(vlSymsp);
	vlTOPp->_sequent__TOP__4191__PROF__TesterWrapper__l9447(vlSymsp);
	vlTOPp->_settle__TOP__69__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1541(vlSymsp);
	vlTOPp->_settle__TOP__73__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1425(vlSymsp);
	vlTOPp->_settle__TOP__74__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1473(vlSymsp);
	vlTOPp->_settle__TOP__78__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1539(vlSymsp);
	vlTOPp->_settle__TOP__75__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1571(vlSymsp);
	vlTOPp->_settle__TOP__76__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1573(vlSymsp);
	vlTOPp->_settle__TOP__68__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1485(vlSymsp);
	vlTOPp->_settle__TOP__77__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1513(vlSymsp);
	vlTOPp->_settle__TOP__79__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1355(vlSymsp);
	vlTOPp->_settle__TOP__80__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1359(vlSymsp);
	vlTOPp->_settle__TOP__101__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1493(vlSymsp);
	vlTOPp->_settle__TOP__102__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1495(vlSymsp);
	vlTOPp->_settle__TOP__100__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1497(vlSymsp);
	vlTOPp->_sequent__TOP__4205__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l542(vlSymsp);
	vlTOPp->_sequent__TOP__4207__PROF__TesterWrapper__l1650(vlSymsp);
	vlTOPp->_sequent__TOP__4209__PROF__TesterWrapper__l1650(vlSymsp);
	vlTOPp->_sequent__TOP__4211__PROF__TesterWrapper__l1650(vlSymsp);
	vlTOPp->_sequent__TOP__4213__PROF__TesterWrapper__l1650(vlSymsp);
	vlTOPp->_sequent__TOP__4215__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__4220__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__4225__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__4230__PROF__DualPortBRAM__l33(vlSymsp);
	vlTOPp->_sequent__TOP__4269__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4279__PROF__TesterWrapper__l4109(vlSymsp);
	vlTOPp->_sequent__TOP__4280__PROF__TesterWrapper__l4089(vlSymsp);
	vlTOPp->_sequent__TOP__4281__PROF__TesterWrapper__l4119(vlSymsp);
	vlTOPp->_sequent__TOP__4282__PROF__TesterWrapper__l3151(vlSymsp);
	vlTOPp->_sequent__TOP__4286__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l244(vlSymsp);
	vlTOPp->_sequent__TOP__4295__PROF__TesterWrapper__l11465(vlSymsp);
	vlTOPp->_sequent__TOP__4296__PROF__TesterWrapper__l11469(vlSymsp);
	vlTOPp->_sequent__TOP__4303__PROF__ExecAddrGen__l149(vlSymsp);
	vlTOPp->_settle__TOP__83__PROF__TesterWrapper__l3885(vlSymsp);
	vlTOPp->_sequent__TOP__4307__PROF__TesterWrapper__l2913(vlSymsp);
	vlTOPp->_sequent__TOP__4308__PROF__TesterWrapper__l2933(vlSymsp);
	vlTOPp->_sequent__TOP__4328__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l251(vlSymsp);
	vlTOPp->_sequent__TOP__4329__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4330__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l489(vlSymsp);
	vlTOPp->_sequent__TOP__4332__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l486(vlSymsp);
	vlTOPp->_sequent__TOP__4334__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l488(vlSymsp);
	vlTOPp->_sequent__TOP__4336__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l490(vlSymsp);
	vlTOPp->_sequent__TOP__4339__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l487(vlSymsp);
	vlTOPp->_sequent__TOP__4340__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l347(vlSymsp);
	vlTOPp->_sequent__TOP__4345__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l594(vlSymsp);
	vlTOPp->_sequent__TOP__4354__PROF__FetchInstrGen__l119(vlSymsp);
	vlTOPp->_sequent__TOP__4355__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l311(vlSymsp);
	vlTOPp->_sequent__TOP__4357__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4358__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4359__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4360__PROF__TesterWrapper__l3190(vlSymsp);
	vlTOPp->_sequent__TOP__4361__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4362__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4363__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4364__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4365__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4366__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4368__PROF__TesterWrapper__l11170(vlSymsp);
	vlTOPp->_settle__TOP__106__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1347(vlSymsp);
	vlTOPp->_settle__TOP__103__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1421(vlSymsp);
	vlTOPp->_settle__TOP__104__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1471(vlSymsp);
	vlTOPp->_settle__TOP__105__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1487(vlSymsp);
	vlTOPp->_settle__TOP__112__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1505(vlSymsp);
	vlTOPp->_settle__TOP__113__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1677(vlSymsp);
	vlTOPp->_settle__TOP__116__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1509(vlSymsp);
	vlTOPp->_settle__TOP__117__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1683(vlSymsp);
	vlTOPp->_settle__TOP__108__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1501(vlSymsp);
	vlTOPp->_settle__TOP__109__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1671(vlSymsp);
	vlTOPp->_sequent__TOP__4379__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l800(vlSymsp);
	vlTOPp->_sequent__TOP__4382__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__4383__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__4384__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__4385__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__4386__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__4387__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__4388__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__4389__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__4390__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__4391__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__4392__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__4393__PROF__TesterWrapper__l5720(vlSymsp);
	vlTOPp->_sequent__TOP__4394__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4395__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4396__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4397__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4398__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4399__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4400__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4401__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4402__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4403__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4404__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4405__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4406__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4407__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4408__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4409__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4410__PROF__TesterWrapper__l2022(vlSymsp);
	vlTOPp->_sequent__TOP__4411__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4412__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4413__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4414__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4415__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_settle__TOP__89__PROF__TesterWrapper__l3616(vlSymsp);
	vlTOPp->_sequent__TOP__4417__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4418__PROF__TesterWrapper__l56(vlSymsp);
	vlTOPp->_sequent__TOP__4419__PROF__TesterWrapper__l3207(vlSymsp);
	vlTOPp->_sequent__TOP__4420__PROF__ExecAddrGen__l109(vlSymsp);
	vlTOPp->_sequent__TOP__4421__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l142(vlSymsp);
	vlTOPp->_sequent__TOP__4422__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l486(vlSymsp);
	vlTOPp->_sequent__TOP__4423__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l492(vlSymsp);
	vlTOPp->_settle__TOP__85__PROF__Q_srl__l155(vlSymsp);
	vlTOPp->_sequent__TOP__4425__PROF__TesterWrapper__l3593(vlSymsp);
	vlTOPp->_sequent__TOP__4426__PROF__TesterWrapper__l3597(vlSymsp);
	vlTOPp->_sequent__TOP__4427__PROF__TesterWrapper__l1271(vlSymsp);
	vlTOPp->_sequent__TOP__4428__PROF__TesterWrapper__l3635(vlSymsp);
	vlTOPp->_sequent__TOP__4429__PROF__TesterWrapper__l3638(vlSymsp);
	vlTOPp->_sequent__TOP__4430__PROF__TesterWrapper__l3640(vlSymsp);
	vlTOPp->_sequent__TOP__4431__PROF__TesterWrapper__l3626(vlSymsp);
	vlTOPp->_sequent__TOP__4432__PROF__TesterWrapper__l12063(vlSymsp);
	vlTOPp->_sequent__TOP__4433__PROF__TesterWrapper__l11455(vlSymsp);
	vlTOPp->_sequent__TOP__4434__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_settle__TOP__86__PROF__Q_srl__l155(vlSymsp);
	vlTOPp->_sequent__TOP__4436__PROF__TesterWrapper__l3862(vlSymsp);
	vlTOPp->_sequent__TOP__4437__PROF__TesterWrapper__l3866(vlSymsp);
	vlTOPp->_sequent__TOP__4438__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4439__PROF__TesterWrapper__l3904(vlSymsp);
	vlTOPp->_sequent__TOP__4440__PROF__TesterWrapper__l3895(vlSymsp);
	vlTOPp->_sequent__TOP__4441__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4442__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4443__PROF__TesterWrapper__l3924(vlSymsp);
	vlTOPp->_sequent__TOP__4444__PROF__TesterWrapper__l3907(vlSymsp);
	vlTOPp->_sequent__TOP__4445__PROF__TesterWrapper__l3913(vlSymsp);
	vlTOPp->_sequent__TOP__4446__PROF__TesterWrapper__l2906(vlSymsp);
	vlTOPp->_sequent__TOP__4447__PROF__TesterWrapper__l2610(vlSymsp);
	vlTOPp->_sequent__TOP__4448__PROF__TesterWrapper__l2627(vlSymsp);
	vlTOPp->_sequent__TOP__4449__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4450__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4451__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4452__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4453__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4454__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4455__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4456__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4457__PROF__ResultInstrGen__l109(vlSymsp);
	vlTOPp->_sequent__TOP__4458__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l187(vlSymsp);
	vlTOPp->_sequent__TOP__4459__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l552(vlSymsp);
	vlTOPp->_sequent__TOP__4460__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l556(vlSymsp);
	vlTOPp->_sequent__TOP__4461__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l560(vlSymsp);
	vlTOPp->_sequent__TOP__4462__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_settle__TOP__87__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l792(vlSymsp);
	vlTOPp->_settle__TOP__88__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l796(vlSymsp);
	vlTOPp->_settle__TOP__84__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l916(vlSymsp);
	vlTOPp->_sequent__TOP__4466__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l788(vlSymsp);
	vlTOPp->_sequent__TOP__4467__PROF__FetchInstrGen__l225(vlSymsp);
	vlTOPp->_sequent__TOP__4468__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l283(vlSymsp);
	vlTOPp->_sequent__TOP__4469__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4470__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4471__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4472__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4473__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4474__PROF__TesterWrapper__l8643(vlSymsp);
	vlTOPp->_sequent__TOP__4475__PROF__TesterWrapper__l3644(vlSymsp);
	vlTOPp->_sequent__TOP__4476__PROF__TesterWrapper__l3920(vlSymsp);
	vlTOPp->_sequent__TOP__4477__PROF__TesterWrapper__l4115(vlSymsp);
	vlTOPp->_sequent__TOP__4478__PROF__TesterWrapper__l12160(vlSymsp);
	vlTOPp->_sequent__TOP__4479__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l902(vlSymsp);
	vlTOPp->_sequent__TOP__4534__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4535__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4536__PROF__TesterWrapper__l2617(vlSymsp);
	vlTOPp->_sequent__TOP__4539__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l472(vlSymsp);
	vlTOPp->_sequent__TOP__4540__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l476(vlSymsp);
	vlTOPp->_sequent__TOP__4541__PROF__TesterWrapper__l4493(vlSymsp);
	vlTOPp->_sequent__TOP__4542__PROF__TesterWrapper__l4515(vlSymsp);
	vlTOPp->_sequent__TOP__4544__PROF__TesterWrapper__l3613(vlSymsp);
	vlTOPp->_sequent__TOP__4545__PROF__TesterWrapper__l11451(vlSymsp);
	vlTOPp->_sequent__TOP__4546__PROF__TesterWrapper__l11571(vlSymsp);
	vlTOPp->_sequent__TOP__4547__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4548__PROF__TesterWrapper__l5022(vlSymsp);
	vlTOPp->_sequent__TOP__4549__PROF__TesterWrapper__l5044(vlSymsp);
	vlTOPp->_sequent__TOP__4552__PROF__TesterWrapper__l3882(vlSymsp);
	vlTOPp->_sequent__TOP__4553__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4554__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4555__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4556__PROF__TesterWrapper__l2626(vlSymsp);
	vlTOPp->_sequent__TOP__4575__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l784(vlSymsp);
	vlTOPp->_sequent__TOP__4577__PROF__TesterWrapper__l3369(vlSymsp);
	vlTOPp->_sequent__TOP__4578__PROF__TesterWrapper__l3374(vlSymsp);
	vlTOPp->_sequent__TOP__4579__PROF__TesterWrapper__l3369(vlSymsp);
	vlTOPp->_sequent__TOP__4580__PROF__TesterWrapper__l3374(vlSymsp);
	vlTOPp->_sequent__TOP__4581__PROF__TesterWrapper__l3369(vlSymsp);
	vlTOPp->_sequent__TOP__4582__PROF__TesterWrapper__l3374(vlSymsp);
	vlTOPp->_sequent__TOP__4586__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4587__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4588__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4589__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4590__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4591__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4592__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4593__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4594__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4595__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4596__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4597__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4598__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4599__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4600__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4601__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4602__PROF__TesterWrapper__l2172(vlSymsp);
	vlTOPp->_sequent__TOP__4603__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4604__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4605__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4606__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4607__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4608__PROF__ExecAddrGen__l225(vlSymsp);
	vlTOPp->_sequent__TOP__4609__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l373(vlSymsp);
	vlTOPp->_sequent__TOP__4610__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l405(vlSymsp);
	vlTOPp->_sequent__TOP__4611__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l421(vlSymsp);
	vlTOPp->_sequent__TOP__4612__PROF__TesterWrapper__l1113(vlSymsp);
	vlTOPp->_sequent__TOP__4613__PROF__TesterWrapper__l1146(vlSymsp);
	vlTOPp->_sequent__TOP__4614__PROF__TesterWrapper__l56(vlSymsp);
	vlTOPp->_sequent__TOP__4615__PROF__TesterWrapper__l1111(vlSymsp);
	vlTOPp->_sequent__TOP__4616__PROF__TesterWrapper__l1140(vlSymsp);
	vlTOPp->_sequent__TOP__4617__PROF__TesterWrapper__l1104(vlSymsp);
	vlTOPp->_sequent__TOP__4618__PROF__TesterWrapper__l3612(vlSymsp);
	vlTOPp->_sequent__TOP__4619__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4620__PROF__TesterWrapper__l3863(vlSymsp);
	vlTOPp->_sequent__TOP__4621__PROF__TesterWrapper__l3881(vlSymsp);
	vlTOPp->_sequent__TOP__4622__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4623__PROF__TesterWrapper__l2631(vlSymsp);
	vlTOPp->_sequent__TOP__4624__PROF__TesterWrapper__l2636(vlSymsp);
	vlTOPp->_sequent__TOP__4625__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4626__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4627__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4628__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4629__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4630__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4631__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4632__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4633__PROF__ResultInstrGen__l225(vlSymsp);
	vlTOPp->_sequent__TOP__4634__PROF__ResultInstrGen__l291(vlSymsp);
	vlTOPp->_sequent__TOP__4635__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l388(vlSymsp);
	vlTOPp->_sequent__TOP__4636__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l434(vlSymsp);
	vlTOPp->_sequent__TOP__4637__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l412(vlSymsp);
	vlTOPp->_sequent__TOP__4638__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l450(vlSymsp);
	vlTOPp->_sequent__TOP__4639__PROF__ResultInstrGen__l249(vlSymsp);
	vlTOPp->_sequent__TOP__4640__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l586(vlSymsp);
	vlTOPp->_sequent__TOP__4641__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l632(vlSymsp);
	vlTOPp->_sequent__TOP__4642__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l648(vlSymsp);
	vlTOPp->_sequent__TOP__4643__PROF__FetchInstrGen__l249(vlSymsp);
	vlTOPp->_sequent__TOP__4644__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l610(vlSymsp);
	vlTOPp->_sequent__TOP__4645__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l760(vlSymsp);
	vlTOPp->_sequent__TOP__4674__PROF__TesterWrapper__l588(vlSymsp);
	vlTOPp->_sequent__TOP__4675__PROF__TesterWrapper__l3594(vlSymsp);
	vlTOPp->_sequent__TOP__4676__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4679__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4680__PROF__TesterWrapper__l2541(vlSymsp);
	vlTOPp->_sequent__TOP__4681__PROF__TesterWrapper__l3165(vlSymsp);
	vlTOPp->_sequent__TOP__4682__PROF__TesterWrapper__l3169(vlSymsp);
	vlTOPp->_sequent__TOP__4683__PROF__TesterWrapper__l3177(vlSymsp);
	vlTOPp->_sequent__TOP__4707__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l956(vlSymsp);
	vlTOPp->_sequent__TOP__4713__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l586(vlSymsp);
	vlTOPp->_sequent__TOP__4715__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4716__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4717__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4718__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4719__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4720__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4721__PROF__TesterWrapper__l753(vlSymsp);
	vlTOPp->_sequent__TOP__4722__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4723__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4724__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4725__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4726__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4727__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4728__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4729__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4730__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4731__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4732__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_settle__TOP__98__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1371(vlSymsp);
	vlTOPp->_settle__TOP__99__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1365(vlSymsp);
	vlTOPp->_sequent__TOP__4735__PROF__ExecInstrGen__l117(vlSymsp);
	vlTOPp->_settle__TOP__110__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1431(vlSymsp);
	vlTOPp->_settle__TOP__114__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1433(vlSymsp);
	vlTOPp->_settle__TOP__118__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1435(vlSymsp);
	vlTOPp->_settle__TOP__107__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1367(vlSymsp);
	vlTOPp->_settle__TOP__111__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1691(vlSymsp);
	vlTOPp->_settle__TOP__115__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1695(vlSymsp);
	vlTOPp->_settle__TOP__119__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1699(vlSymsp);
	vlTOPp->_sequent__TOP__4776__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l622(vlSymsp);
	vlTOPp->_sequent__TOP__4777__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4778__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4779__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4780__PROF__Q_srl__l177(vlSymsp);
	vlTOPp->_sequent__TOP__4781__PROF__Q_srl__l160(vlSymsp);
	vlTOPp->_sequent__TOP__4782__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4783__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4784__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4785__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4786__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4787__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4788__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4789__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4790__PROF__TesterWrapper__l6598(vlSymsp);
	vlTOPp->_sequent__TOP__4791__PROF__ExecInstrGen__l109(vlSymsp);
	vlTOPp->_sequent__TOP__4792__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l534(vlSymsp);
	vlTOPp->_sequent__TOP__4793__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1241(vlSymsp);
	vlTOPp->_sequent__TOP__4794__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1209(vlSymsp);
	vlTOPp->_sequent__TOP__4795__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1247(vlSymsp);
	vlTOPp->_sequent__TOP__4796__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1215(vlSymsp);
	vlTOPp->_sequent__TOP__4797__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1253(vlSymsp);
	vlTOPp->_sequent__TOP__4798__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1235(vlSymsp);
	vlTOPp->_sequent__TOP__4799__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1221(vlSymsp);
	vlTOPp->_sequent__TOP__4800__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1229(vlSymsp);
	vlTOPp->_sequent__TOP__4815__PROF__TesterWrapper__l6839(vlSymsp);
	vlTOPp->_sequent__TOP__4816__PROF__TesterWrapper__l6838(vlSymsp);
	vlTOPp->_sequent__TOP__4818__PROF__TesterWrapper__l6863(vlSymsp);
	vlTOPp->_sequent__TOP__4819__PROF__TesterWrapper__l6862(vlSymsp);
	vlTOPp->_sequent__TOP__4821__PROF__TesterWrapper__l6879(vlSymsp);
	vlTOPp->_sequent__TOP__4822__PROF__TesterWrapper__l6878(vlSymsp);
	vlTOPp->_sequent__TOP__4824__PROF__TesterWrapper__l6895(vlSymsp);
	vlTOPp->_sequent__TOP__4825__PROF__TesterWrapper__l6894(vlSymsp);
	vlTOPp->_sequent__TOP__4827__PROF__TesterWrapper__l6911(vlSymsp);
	vlTOPp->_sequent__TOP__4828__PROF__TesterWrapper__l6910(vlSymsp);
	vlTOPp->_sequent__TOP__4830__PROF__TesterWrapper__l6927(vlSymsp);
	vlTOPp->_sequent__TOP__4831__PROF__TesterWrapper__l6926(vlSymsp);
	vlTOPp->_sequent__TOP__4833__PROF__TesterWrapper__l6943(vlSymsp);
	vlTOPp->_sequent__TOP__4834__PROF__TesterWrapper__l6942(vlSymsp);
	vlTOPp->_sequent__TOP__4836__PROF__TesterWrapper__l6959(vlSymsp);
	vlTOPp->_sequent__TOP__4837__PROF__TesterWrapper__l6958(vlSymsp);
	vlTOPp->_sequent__TOP__4841__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1201(vlSymsp);
	vlTOPp->_sequent__TOP__4842__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1173(vlSymsp);
	vlTOPp->_sequent__TOP__4843__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1125(vlSymsp);
	vlTOPp->_sequent__TOP__4844__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1185(vlSymsp);
	vlTOPp->_sequent__TOP__4845__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1149(vlSymsp);
	vlTOPp->_sequent__TOP__4846__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1141(vlSymsp);
	vlTOPp->_sequent__TOP__4847__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1137(vlSymsp);
	vlTOPp->_sequent__TOP__4848__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4849__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4850__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4851__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4852__PROF__TesterWrapper__l583(vlSymsp);
	vlTOPp->_sequent__TOP__4853__PROF__TesterWrapper__l1135(vlSymsp);
	vlTOPp->_sequent__TOP__4854__PROF__TesterWrapper__l12092(vlSymsp);
	vlTOPp->_sequent__TOP__4855__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4856__PROF__TesterWrapper__l6987(vlSymsp);
	vlTOPp->_sequent__TOP__4857__PROF__ExecInstrGen__l225(vlSymsp);
	vlTOPp->_sequent__TOP__4858__PROF__ExecInstrGen__l291(vlSymsp);
	vlTOPp->_sequent__TOP__4859__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l948(vlSymsp);
	vlTOPp->_sequent__TOP__4860__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l932(vlSymsp);
	vlTOPp->_sequent__TOP__4861__PROF__ExecInstrGen__l249(vlSymsp);
	vlTOPp->_sequent__TOP__4862__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1008(vlSymsp);
	vlTOPp->_sequent__TOP__4863__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l972(vlSymsp);
	vlTOPp->_sequent__TOP__4864__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1016(vlSymsp);
	vlTOPp->_sequent__TOP__4865__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1000(vlSymsp);
	vlTOPp->_sequent__TOP__4870__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4871__PROF__TesterWrapper__l1122(vlSymsp);
	vlTOPp->_sequent__TOP__4872__PROF__TesterWrapper__l12097(vlSymsp);
	vlTOPp->_sequent__TOP__4875__PROF__Q_srl__l202(vlSymsp);
	vlTOPp->_sequent__TOP__4876__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4877__PROF__TesterWrapper__l12095(vlSymsp);
	vlTOPp->_sequent__TOP__4878__PROF__TesterWrapper__l11339(vlSymsp);
	vlTOPp->_sequent__TOP__4879__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4880__PROF__Q_srl__l146(vlSymsp);
	vlTOPp->_sequent__TOP__4885__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4886__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4890__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4893__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4896__PROF__TesterWrapper__l2471(vlSymsp);
	vlTOPp->_sequent__TOP__4898__PROF__ExecAddrGen__l241(vlSymsp);
	vlTOPp->_sequent__TOP__4899__PROF__ExecAddrGen__l185(vlSymsp);
	vlTOPp->_sequent__TOP__4900__PROF__ExecAddrGen__l291(vlSymsp);
	vlTOPp->_sequent__TOP__4901__PROF__ExecAddrGen__l249(vlSymsp);
    }
    vlTOPp->_settle__TOP__5088__PROF__TesterWrapper__l12156(vlSymsp);
    vlTOPp->__Vm_traceActivity = (4U | vlTOPp->__Vm_traceActivity);
    vlTOPp->_settle__TOP__5081__PROF__TesterWrapper__l12044(vlSymsp);
    // Final
    vlTOPp->__Vclklast__TOP__clk = vlTOPp->clk;
}

void VTesterWrapper::_eval_initial(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_eval_initial\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_initial__TOP__120__PROF__TesterWrapper__l5947(vlSymsp);
    vlTOPp->__Vm_traceActivity = (1U | vlTOPp->__Vm_traceActivity);
    vlTOPp->_initial__TOP__121__PROF__TesterWrapper__l5782(vlSymsp);
    vlTOPp->_initial__TOP__122__PROF__TesterWrapper__l5782(vlSymsp);
    vlTOPp->_initial__TOP__123__PROF__TesterWrapper__l5782(vlSymsp);
    vlTOPp->_initial__TOP__124__PROF__TesterWrapper__l5782(vlSymsp);
    vlTOPp->_initial__TOP__125__PROF__TesterWrapper__l6490(vlSymsp);
    vlTOPp->_initial__TOP__126__PROF__TesterWrapper__l6831(vlSymsp);
    vlTOPp->_initial__TOP__127__PROF__TesterWrapper__l6490(vlSymsp);
    vlTOPp->_initial__TOP__128__PROF__TesterWrapper__l558(vlSymsp);
    vlTOPp->_initial__TOP__129__PROF__TesterWrapper__l165(vlSymsp);
    vlTOPp->_initial__TOP__130__PROF__TesterWrapper__l165(vlSymsp);
    vlTOPp->_initial__TOP__131__PROF__TesterWrapper__l165(vlSymsp);
    vlTOPp->_initial__TOP__132__PROF__TesterWrapper__l165(vlSymsp);
    vlTOPp->_initial__TOP__133__PROF__TesterWrapper__l3133(vlSymsp);
    vlTOPp->_initial__TOP__134__PROF__TesterWrapper__l3351(vlSymsp);
    vlTOPp->_initial__TOP__135__PROF__TesterWrapper__l3351(vlSymsp);
    vlTOPp->_initial__TOP__136__PROF__TesterWrapper__l3351(vlSymsp);
    vlTOPp->_initial__TOP__137__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__138__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__139__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__140__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__141__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__142__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__143__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__144__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__145__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__146__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__147__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__148__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__149__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__150__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__151__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__152__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__153__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__154__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__155__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__156__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__157__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__158__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__159__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__160__PROF__TesterWrapper__l42(vlSymsp);
    vlTOPp->_initial__TOP__161__PROF__TesterWrapper__l42(vlSymsp);
    vlTOPp->_initial__TOP__162__PROF__TesterWrapper__l11550(vlSymsp);
    vlTOPp->_initial__TOP__163__PROF__TesterWrapper__l42(vlSymsp);
    vlTOPp->_initial__TOP__164__PROF__TesterWrapper__l42(vlSymsp);
    vlTOPp->_initial__TOP__165__PROF__TesterWrapper__l4465(vlSymsp);
    vlTOPp->_initial__TOP__166__PROF__TesterWrapper__l4994(vlSymsp);
    vlTOPp->_initial__TOP__167__PROF__TesterWrapper__l5469(vlSymsp);
    vlTOPp->_initial__TOP__168__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__169__PROF__TesterWrapper__l11322(vlSymsp);
    vlTOPp->_initial__TOP__170__PROF__TesterWrapper__l12027(vlSymsp);
    vlTOPp->_initial__TOP__171__PROF__TesterWrapper__l2524(vlSymsp);
    vlTOPp->_initial__TOP__172__PROF__TesterWrapper__l2602(vlSymsp);
    vlTOPp->_initial__TOP__173__PROF__TesterWrapper__l7458(vlSymsp);
    vlTOPp->_initial__TOP__174__PROF__TesterWrapper__l11434(vlSymsp);
    vlTOPp->_initial__TOP__175__PROF__TesterWrapper__l4074(vlSymsp);
    vlTOPp->_initial__TOP__176__PROF__TesterWrapper__l2896(vlSymsp);
    vlTOPp->_initial__TOP__177__PROF__TesterWrapper__l1627(vlSymsp);
    vlTOPp->_initial__TOP__178__PROF__TesterWrapper__l1627(vlSymsp);
    vlTOPp->_initial__TOP__179__PROF__TesterWrapper__l1627(vlSymsp);
    vlTOPp->_initial__TOP__180__PROF__TesterWrapper__l1627(vlSymsp);
    vlTOPp->_initial__TOP__181__PROF__TesterWrapper__l8546(vlSymsp);
    vlTOPp->_initial__TOP__182__PROF__TesterWrapper__l3575(vlSymsp);
    vlTOPp->_initial__TOP__183__PROF__TesterWrapper__l3844(vlSymsp);
    vlTOPp->_initial__TOP__184__PROF__TesterWrapper__l5689(vlSymsp);
    vlTOPp->_initial__TOP__185__PROF__TesterWrapper__l5689(vlSymsp);
    vlTOPp->_initial__TOP__186__PROF__TesterWrapper__l5689(vlSymsp);
    vlTOPp->_initial__TOP__187__PROF__TesterWrapper__l5689(vlSymsp);
    vlTOPp->_initial__TOP__188__PROF__TesterWrapper__l1961(vlSymsp);
    vlTOPp->_initial__TOP__189__PROF__TesterWrapper__l1961(vlSymsp);
    vlTOPp->_initial__TOP__190__PROF__TesterWrapper__l1961(vlSymsp);
    vlTOPp->_initial__TOP__191__PROF__TesterWrapper__l1961(vlSymsp);
    vlTOPp->_initial__TOP__192__PROF__ResultInstrGen__l83(vlSymsp);
    vlTOPp->_initial__TOP__193__PROF__FetchInstrGen__l83(vlSymsp);
    vlTOPp->_initial__TOP__194__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l213(vlSymsp);
    vlTOPp->_initial__TOP__195__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l153(vlSymsp);
    vlTOPp->_initial__TOP__196__PROF__TesterWrapper__l1073(vlSymsp);
    vlTOPp->_initial__TOP__197__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l129(vlSymsp);
    vlTOPp->_initial__TOP__198__PROF__TesterWrapper__l10210(vlSymsp);
    vlTOPp->_initial__TOP__199__PROF__TesterWrapper__l2100(vlSymsp);
    vlTOPp->_initial__TOP__200__PROF__TesterWrapper__l703(vlSymsp);
    vlTOPp->_initial__TOP__201__PROF__ExecInstrGen__l83(vlSymsp);
    vlTOPp->_initial__TOP__202__PROF__TesterWrapper__l6558(vlSymsp);
    vlTOPp->_initial__TOP__203__PROF__TesterWrapper__l6558(vlSymsp);
    vlTOPp->_initial__TOP__204__PROF__TesterWrapper__l6558(vlSymsp);
    vlTOPp->_initial__TOP__205__PROF__TesterWrapper__l6558(vlSymsp);
    vlTOPp->_initial__TOP__206__PROF__TesterWrapper__l6558(vlSymsp);
    vlTOPp->_initial__TOP__207__PROF__TesterWrapper__l6558(vlSymsp);
    vlTOPp->_initial__TOP__208__PROF__TesterWrapper__l6558(vlSymsp);
    vlTOPp->_initial__TOP__209__PROF__TesterWrapper__l6558(vlSymsp);
    vlTOPp->_initial__TOP__210__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l414(vlSymsp);
    vlTOPp->_initial__TOP__211__PROF__TesterWrapper__l2331(vlSymsp);
    vlTOPp->_initial__TOP__212__PROF__ExecAddrGen__l83(vlSymsp);
}

void VTesterWrapper::final() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::final\n"); );
    // Variables
    VTesterWrapper__Syms* __restrict vlSymsp = this->__VlSymsp;
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
}

void VTesterWrapper::_eval_settle(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_eval_settle\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_settle__TOP__1__PROF__TesterWrapper__l12159(vlSymsp);
    vlTOPp->__Vm_traceActivity = (1U | vlTOPp->__Vm_traceActivity);
    vlTOPp->_settle__TOP__2__PROF__TesterWrapper__l12438(vlSymsp);
    vlTOPp->_settle__TOP__3__PROF__TesterWrapper__l12439(vlSymsp);
    vlTOPp->_settle__TOP__4__PROF__TesterWrapper__l12440(vlSymsp);
    vlTOPp->_settle__TOP__5__PROF__TesterWrapper__l12441(vlSymsp);
    vlTOPp->_settle__TOP__6__PROF__TesterWrapper__l12442(vlSymsp);
    vlTOPp->_settle__TOP__7__PROF__TesterWrapper__l12443(vlSymsp);
    vlTOPp->_settle__TOP__8__PROF__TesterWrapper__l12444(vlSymsp);
    vlTOPp->_settle__TOP__9__PROF__TesterWrapper__l12445(vlSymsp);
    vlTOPp->_settle__TOP__10__PROF__TesterWrapper__l12446(vlSymsp);
    vlTOPp->_settle__TOP__11__PROF__TesterWrapper__l12447(vlSymsp);
    vlTOPp->_settle__TOP__12__PROF__TesterWrapper__l12448(vlSymsp);
    vlTOPp->_settle__TOP__13__PROF__TesterWrapper__l12449(vlSymsp);
    vlTOPp->_settle__TOP__14__PROF__TesterWrapper__l12450(vlSymsp);
    vlTOPp->_settle__TOP__15__PROF__TesterWrapper__l12451(vlSymsp);
    vlTOPp->_settle__TOP__16__PROF__TesterWrapper__l12452(vlSymsp);
    vlTOPp->_settle__TOP__17__PROF__TesterWrapper__l12453(vlSymsp);
    vlTOPp->_settle__TOP__18__PROF__TesterWrapper__l12454(vlSymsp);
    vlTOPp->_settle__TOP__19__PROF__TesterWrapper__l12455(vlSymsp);
    vlTOPp->_settle__TOP__20__PROF__TesterWrapper__l12456(vlSymsp);
    vlTOPp->_settle__TOP__21__PROF__TesterWrapper__l12457(vlSymsp);
    vlTOPp->_settle__TOP__22__PROF__TesterWrapper__l12458(vlSymsp);
    vlTOPp->_settle__TOP__23__PROF__TesterWrapper__l12459(vlSymsp);
    vlTOPp->_settle__TOP__24__PROF__TesterWrapper__l12460(vlSymsp);
    vlTOPp->_settle__TOP__25__PROF__TesterWrapper__l12461(vlSymsp);
    vlTOPp->_settle__TOP__26__PROF__TesterWrapper__l12462(vlSymsp);
    vlTOPp->_settle__TOP__27__PROF__TesterWrapper__l12463(vlSymsp);
    vlTOPp->_settle__TOP__28__PROF__TesterWrapper__l12464(vlSymsp);
    vlTOPp->_settle__TOP__29__PROF__TesterWrapper__l12465(vlSymsp);
    vlTOPp->_settle__TOP__30__PROF__TesterWrapper__l12466(vlSymsp);
    vlTOPp->_settle__TOP__31__PROF__TesterWrapper__l12467(vlSymsp);
    vlTOPp->_settle__TOP__32__PROF__TesterWrapper__l12468(vlSymsp);
    vlTOPp->_settle__TOP__33__PROF__TesterWrapper__l12469(vlSymsp);
    vlTOPp->_settle__TOP__34__PROF__TesterWrapper__l12470(vlSymsp);
    vlTOPp->_settle__TOP__39__PROF__TesterWrapper__l3143(vlSymsp);
    vlTOPp->_settle__TOP__40__PROF__TesterWrapper__l3144(vlSymsp);
    vlTOPp->_settle__TOP__41__PROF__TesterWrapper__l3145(vlSymsp);
    vlTOPp->_settle__TOP__42__PROF__TesterWrapper__l3146(vlSymsp);
    vlTOPp->_settle__TOP__43__PROF__TesterWrapper__l2375(vlSymsp);
    vlTOPp->_settle__TOP__44__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l454(vlSymsp);
    vlTOPp->_settle__TOP__45__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l456(vlSymsp);
    vlTOPp->_settle__TOP__46__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l504(vlSymsp);
    vlTOPp->_settle__TOP__47__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1469(vlSymsp);
    vlTOPp->_settle__TOP__48__PROF__Q_srl__l155(vlSymsp);
    vlTOPp->_settle__TOP__49__PROF__TesterWrapper__l7227(vlSymsp);
    vlTOPp->_settle__TOP__50__PROF__TesterWrapper__l4226(vlSymsp);
    vlTOPp->_settle__TOP__51__PROF__TesterWrapper__l4755(vlSymsp);
    vlTOPp->_settle__TOP__52__PROF__TesterWrapper__l5272(vlSymsp);
    vlTOPp->_settle__TOP__53__PROF__Q_srl__l155(vlSymsp);
    vlTOPp->_settle__TOP__54__PROF__Q_srl__l155(vlSymsp);
    vlTOPp->_settle__TOP__55__PROF__Q_srl__l155(vlSymsp);
    vlTOPp->_settle__TOP__56__PROF__Q_srl__l155(vlSymsp);
    vlTOPp->_settle__TOP__57__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l544(vlSymsp);
    vlTOPp->_settle__TOP__58__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1597(vlSymsp);
    vlTOPp->_settle__TOP__59__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1609(vlSymsp);
    vlTOPp->_settle__TOP__60__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1629(vlSymsp);
    vlTOPp->_settle__TOP__61__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1293(vlSymsp);
    vlTOPp->_settle__TOP__62__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1301(vlSymsp);
    vlTOPp->_settle__TOP__63__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1277(vlSymsp);
    vlTOPp->_settle__TOP__64__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1281(vlSymsp);
    vlTOPp->_settle__TOP__65__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1261(vlSymsp);
    vlTOPp->_settle__TOP__66__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1265(vlSymsp);
    vlTOPp->_settle__TOP__67__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l502(vlSymsp);
    vlTOPp->_settle__TOP__68__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1485(vlSymsp);
    vlTOPp->_settle__TOP__69__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1541(vlSymsp);
    vlTOPp->_settle__TOP__70__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l904(vlSymsp);
    vlTOPp->_settle__TOP__71__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l914(vlSymsp);
    vlTOPp->_settle__TOP__72__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l658(vlSymsp);
    vlTOPp->_settle__TOP__73__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1425(vlSymsp);
    vlTOPp->_settle__TOP__74__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1473(vlSymsp);
    vlTOPp->_settle__TOP__75__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1571(vlSymsp);
    vlTOPp->_settle__TOP__76__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1573(vlSymsp);
    vlTOPp->_settle__TOP__77__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1513(vlSymsp);
    vlTOPp->_settle__TOP__78__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1539(vlSymsp);
    vlTOPp->_settle__TOP__79__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1355(vlSymsp);
    vlTOPp->_settle__TOP__80__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1359(vlSymsp);
    vlTOPp->_settle__TOP__81__PROF__TesterWrapper__l4093(vlSymsp);
    vlTOPp->_settle__TOP__82__PROF__TesterWrapper__l5966(vlSymsp);
    vlTOPp->_settle__TOP__83__PROF__TesterWrapper__l3885(vlSymsp);
    vlTOPp->_settle__TOP__84__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l916(vlSymsp);
    vlTOPp->_settle__TOP__85__PROF__Q_srl__l155(vlSymsp);
    vlTOPp->_settle__TOP__86__PROF__Q_srl__l155(vlSymsp);
    vlTOPp->_settle__TOP__87__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l792(vlSymsp);
    vlTOPp->_settle__TOP__88__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l796(vlSymsp);
    vlTOPp->_settle__TOP__89__PROF__TesterWrapper__l3616(vlSymsp);
    vlTOPp->_settle__TOP__94__PROF__TesterWrapper__l2365(vlSymsp);
    vlTOPp->_settle__TOP__95__PROF__TesterWrapper__l2366(vlSymsp);
    vlTOPp->_settle__TOP__96__PROF__TesterWrapper__l2367(vlSymsp);
    vlTOPp->_settle__TOP__97__PROF__TesterWrapper__l2368(vlSymsp);
    vlTOPp->_settle__TOP__98__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1371(vlSymsp);
    vlTOPp->_settle__TOP__99__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1365(vlSymsp);
    vlTOPp->_settle__TOP__100__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1497(vlSymsp);
    vlTOPp->_settle__TOP__101__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1493(vlSymsp);
    vlTOPp->_settle__TOP__102__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1495(vlSymsp);
    vlTOPp->_settle__TOP__103__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1421(vlSymsp);
    vlTOPp->_settle__TOP__104__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1471(vlSymsp);
    vlTOPp->_settle__TOP__105__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1487(vlSymsp);
    vlTOPp->_settle__TOP__106__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1347(vlSymsp);
    vlTOPp->_settle__TOP__107__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1367(vlSymsp);
    vlTOPp->_settle__TOP__108__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1501(vlSymsp);
    vlTOPp->_settle__TOP__109__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1671(vlSymsp);
    vlTOPp->_settle__TOP__110__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1431(vlSymsp);
    vlTOPp->_settle__TOP__111__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1691(vlSymsp);
    vlTOPp->_settle__TOP__112__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1505(vlSymsp);
    vlTOPp->_settle__TOP__113__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1677(vlSymsp);
    vlTOPp->_settle__TOP__114__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1433(vlSymsp);
    vlTOPp->_settle__TOP__115__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1695(vlSymsp);
    vlTOPp->_settle__TOP__116__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1509(vlSymsp);
    vlTOPp->_settle__TOP__117__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1683(vlSymsp);
    vlTOPp->_settle__TOP__118__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1435(vlSymsp);
    vlTOPp->_settle__TOP__119__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1699(vlSymsp);
    vlTOPp->_sequent__TOP__3003__PROF__TesterWrapper__l5957(vlSymsp);
    vlTOPp->_sequent__TOP__3867__PROF__TesterWrapper__l3204(vlSymsp);
    vlTOPp->_sequent__TOP__2878__PROF__TesterWrapper__l6499(vlSymsp);
    vlTOPp->_sequent__TOP__2908__PROF__TesterWrapper__l6974(vlSymsp);
    vlTOPp->_sequent__TOP__2906__PROF__TesterWrapper__l6984(vlSymsp);
    vlTOPp->_sequent__TOP__4816__PROF__TesterWrapper__l6838(vlSymsp);
    vlTOPp->_sequent__TOP__4819__PROF__TesterWrapper__l6862(vlSymsp);
    vlTOPp->_sequent__TOP__4822__PROF__TesterWrapper__l6878(vlSymsp);
    vlTOPp->_sequent__TOP__4825__PROF__TesterWrapper__l6894(vlSymsp);
    vlTOPp->_sequent__TOP__4828__PROF__TesterWrapper__l6910(vlSymsp);
    vlTOPp->_sequent__TOP__4831__PROF__TesterWrapper__l6926(vlSymsp);
    vlTOPp->_sequent__TOP__4834__PROF__TesterWrapper__l6942(vlSymsp);
    vlTOPp->_sequent__TOP__4837__PROF__TesterWrapper__l6958(vlSymsp);
    vlTOPp->_sequent__TOP__2959__PROF__TesterWrapper__l6499(vlSymsp);
    vlTOPp->_sequent__TOP__2889__PROF__TesterWrapper__l594(vlSymsp);
    vlTOPp->_sequent__TOP__3016__PROF__TesterWrapper__l578(vlSymsp);
    vlTOPp->_sequent__TOP__2890__PROF__TesterWrapper__l216(vlSymsp);
    vlTOPp->_sequent__TOP__2891__PROF__TesterWrapper__l217(vlSymsp);
    vlTOPp->_sequent__TOP__2892__PROF__TesterWrapper__l351(vlSymsp);
    vlTOPp->_sequent__TOP__2973__PROF__TesterWrapper__l190(vlSymsp);
    vlTOPp->_sequent__TOP__2974__PROF__TesterWrapper__l199(vlSymsp);
    vlTOPp->_sequent__TOP__2960__PROF__TesterWrapper__l183(vlSymsp);
    vlTOPp->_sequent__TOP__2971__PROF__TesterWrapper__l195(vlSymsp);
    vlTOPp->_sequent__TOP__2972__PROF__TesterWrapper__l204(vlSymsp);
    vlTOPp->_sequent__TOP__2902__PROF__TesterWrapper__l216(vlSymsp);
    vlTOPp->_sequent__TOP__2903__PROF__TesterWrapper__l217(vlSymsp);
    vlTOPp->_sequent__TOP__2904__PROF__TesterWrapper__l351(vlSymsp);
    vlTOPp->_sequent__TOP__3020__PROF__TesterWrapper__l190(vlSymsp);
    vlTOPp->_sequent__TOP__3021__PROF__TesterWrapper__l199(vlSymsp);
    vlTOPp->_sequent__TOP__2962__PROF__TesterWrapper__l183(vlSymsp);
    vlTOPp->_sequent__TOP__2977__PROF__TesterWrapper__l195(vlSymsp);
    vlTOPp->_sequent__TOP__2978__PROF__TesterWrapper__l204(vlSymsp);
    vlTOPp->_sequent__TOP__2898__PROF__TesterWrapper__l216(vlSymsp);
    vlTOPp->_sequent__TOP__2899__PROF__TesterWrapper__l217(vlSymsp);
    vlTOPp->_sequent__TOP__2900__PROF__TesterWrapper__l351(vlSymsp);
    vlTOPp->_sequent__TOP__2983__PROF__TesterWrapper__l190(vlSymsp);
    vlTOPp->_sequent__TOP__2987__PROF__TesterWrapper__l199(vlSymsp);
    vlTOPp->_sequent__TOP__2961__PROF__TesterWrapper__l183(vlSymsp);
    vlTOPp->_sequent__TOP__2975__PROF__TesterWrapper__l195(vlSymsp);
    vlTOPp->_sequent__TOP__2976__PROF__TesterWrapper__l204(vlSymsp);
    vlTOPp->_sequent__TOP__2894__PROF__TesterWrapper__l216(vlSymsp);
    vlTOPp->_sequent__TOP__2895__PROF__TesterWrapper__l217(vlSymsp);
    vlTOPp->_sequent__TOP__2896__PROF__TesterWrapper__l351(vlSymsp);
    vlTOPp->_sequent__TOP__2989__PROF__TesterWrapper__l190(vlSymsp);
    vlTOPp->_sequent__TOP__2990__PROF__TesterWrapper__l199(vlSymsp);
    vlTOPp->_sequent__TOP__2963__PROF__TesterWrapper__l183(vlSymsp);
    vlTOPp->_sequent__TOP__2979__PROF__TesterWrapper__l195(vlSymsp);
    vlTOPp->_sequent__TOP__2980__PROF__TesterWrapper__l204(vlSymsp);
    vlTOPp->_sequent__TOP__2984__PROF__TesterWrapper__l3189(vlSymsp);
    vlTOPp->_sequent__TOP__2985__PROF__TesterWrapper__l3194(vlSymsp);
    vlTOPp->_sequent__TOP__4128__PROF__TesterWrapper__l3182(vlSymsp);
    vlTOPp->_sequent__TOP__3659__PROF__TesterWrapper__l3378(vlSymsp);
    vlTOPp->_sequent__TOP__3674__PROF__TesterWrapper__l3378(vlSymsp);
    vlTOPp->_sequent__TOP__3656__PROF__TesterWrapper__l3378(vlSymsp);
    vlTOPp->_sequent__TOP__3593__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3591__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3594__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3592__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3589__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3587__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3590__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3588__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3585__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3583__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3586__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3584__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3581__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3579__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3582__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3580__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3577__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3575__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3578__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3576__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3573__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3571__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3574__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3572__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3569__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3567__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3570__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3568__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3565__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3563__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3566__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3564__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3561__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3559__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3562__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3560__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3557__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3555__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3558__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3556__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3553__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3551__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3554__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3552__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3549__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3547__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3550__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3548__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3545__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3543__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3546__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3544__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3541__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3539__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3542__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3540__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3537__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3535__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3538__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3536__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3533__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3531__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3534__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3532__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3529__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3527__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3530__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3528__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3525__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3523__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3526__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3524__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3521__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3519__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3522__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3520__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3517__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3515__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3518__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3516__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3513__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3511__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3514__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3512__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3509__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3507__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3510__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3508__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3597__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3595__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3598__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3596__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3619__PROF__TesterWrapper__l68(vlSymsp);
    vlTOPp->_sequent__TOP__2981__PROF__TesterWrapper__l62(vlSymsp);
    vlTOPp->_sequent__TOP__2885__PROF__TesterWrapper__l66(vlSymsp);
    vlTOPp->_sequent__TOP__3616__PROF__TesterWrapper__l68(vlSymsp);
    vlTOPp->_sequent__TOP__2884__PROF__TesterWrapper__l62(vlSymsp);
    vlTOPp->_sequent__TOP__2883__PROF__TesterWrapper__l66(vlSymsp);
    vlTOPp->_sequent__TOP__3661__PROF__TesterWrapper__l11566(vlSymsp);
    vlTOPp->_sequent__TOP__3663__PROF__TesterWrapper__l11573(vlSymsp);
    vlTOPp->_sequent__TOP__3662__PROF__TesterWrapper__l11570(vlSymsp);
    vlTOPp->_sequent__TOP__3652__PROF__TesterWrapper__l68(vlSymsp);
    vlTOPp->_sequent__TOP__2888__PROF__TesterWrapper__l62(vlSymsp);
    vlTOPp->_sequent__TOP__2887__PROF__TesterWrapper__l66(vlSymsp);
    vlTOPp->_sequent__TOP__3685__PROF__TesterWrapper__l3179(vlSymsp);
    vlTOPp->_sequent__TOP__3649__PROF__TesterWrapper__l68(vlSymsp);
    vlTOPp->_sequent__TOP__3023__PROF__TesterWrapper__l62(vlSymsp);
    vlTOPp->_sequent__TOP__2886__PROF__TesterWrapper__l66(vlSymsp);
    vlTOPp->_sequent__TOP__3624__PROF__TesterWrapper__l4489(vlSymsp);
    vlTOPp->_sequent__TOP__3630__PROF__TesterWrapper__l4500(vlSymsp);
    vlTOPp->_sequent__TOP__3629__PROF__TesterWrapper__l4492(vlSymsp);
    vlTOPp->_sequent__TOP__3623__PROF__TesterWrapper__l5018(vlSymsp);
    vlTOPp->_sequent__TOP__3628__PROF__TesterWrapper__l5029(vlSymsp);
    vlTOPp->_sequent__TOP__3627__PROF__TesterWrapper__l5021(vlSymsp);
    vlTOPp->_sequent__TOP__3622__PROF__TesterWrapper__l5490(vlSymsp);
    vlTOPp->_sequent__TOP__3626__PROF__TesterWrapper__l5501(vlSymsp);
    vlTOPp->_sequent__TOP__3625__PROF__TesterWrapper__l5493(vlSymsp);
    vlTOPp->_sequent__TOP__3702__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3700__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3703__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3701__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_sequent__TOP__3706__PROF__TesterWrapper__l11351(vlSymsp);
    vlTOPp->_sequent__TOP__3704__PROF__TesterWrapper__l11342(vlSymsp);
    vlTOPp->_sequent__TOP__3707__PROF__TesterWrapper__l11345(vlSymsp);
    vlTOPp->_sequent__TOP__3705__PROF__TesterWrapper__l11338(vlSymsp);
    vlTOPp->_settle__TOP__5081__PROF__TesterWrapper__l12044(vlSymsp);
    vlTOPp->_sequent__TOP__3664__PROF__TesterWrapper__l12133(vlSymsp);
    vlTOPp->_sequent__TOP__3665__PROF__TesterWrapper__l12139(vlSymsp);
    vlTOPp->_sequent__TOP__3667__PROF__TesterWrapper__l12056(vlSymsp);
    vlTOPp->_sequent__TOP__3666__PROF__TesterWrapper__l12062(vlSymsp);
    vlTOPp->_sequent__TOP__3668__PROF__TesterWrapper__l12150(vlSymsp);
    vlTOPp->_sequent__TOP__3669__PROF__TesterWrapper__l12132(vlSymsp);
    vlTOPp->_settle__TOP__5088__PROF__TesterWrapper__l12156(vlSymsp);
    vlTOPp->_sequent__TOP__3671__PROF__TesterWrapper__l12082(vlSymsp);
    vlTOPp->_sequent__TOP__3672__PROF__TesterWrapper__l12093(vlSymsp);
    vlTOPp->_sequent__TOP__3670__PROF__TesterWrapper__l12091(vlSymsp);
    vlTOPp->_sequent__TOP__3637__PROF__TesterWrapper__l2625(vlSymsp);
    vlTOPp->_sequent__TOP__4163__PROF__TesterWrapper__l7492(vlSymsp);
    vlTOPp->_sequent__TOP__3063__PROF__TesterWrapper__l7498(vlSymsp);
    vlTOPp->_sequent__TOP__3610__PROF__TesterWrapper__l7505(vlSymsp);
    vlTOPp->_sequent__TOP__3689__PROF__TesterWrapper__l7523(vlSymsp);
    vlTOPp->_sequent__TOP__3615__PROF__TesterWrapper__l7090(vlSymsp);
    vlTOPp->_sequent__TOP__4159__PROF__TesterWrapper__l7488(vlSymsp);
    vlTOPp->_sequent__TOP__4160__PROF__TesterWrapper__l7490(vlSymsp);
    vlTOPp->_sequent__TOP__4161__PROF__TesterWrapper__l56(vlSymsp);
    vlTOPp->_sequent__TOP__4162__PROF__TesterWrapper__l56(vlSymsp);
    vlTOPp->_sequent__TOP__4140__PROF__TesterWrapper__l11450(vlSymsp);
    vlTOPp->_sequent__TOP__4142__PROF__TesterWrapper__l11457(vlSymsp);
    vlTOPp->_sequent__TOP__4141__PROF__TesterWrapper__l11454(vlSymsp);
    vlTOPp->_sequent__TOP__4130__PROF__TesterWrapper__l4111(vlSymsp);
    vlTOPp->_sequent__TOP__4131__PROF__TesterWrapper__l4113(vlSymsp);
    vlTOPp->_sequent__TOP__4132__PROF__TesterWrapper__l3153(vlSymsp);
    vlTOPp->_sequent__TOP__4281__PROF__TesterWrapper__l4119(vlSymsp);
    vlTOPp->_sequent__TOP__3655__PROF__TesterWrapper__l2909(vlSymsp);
    vlTOPp->_sequent__TOP__4147__PROF__TesterWrapper__l2920(vlSymsp);
    vlTOPp->_sequent__TOP__4146__PROF__TesterWrapper__l2912(vlSymsp);
    vlTOPp->_sequent__TOP__4190__PROF__TesterWrapper__l8645(vlSymsp);
    vlTOPp->_sequent__TOP__4425__PROF__TesterWrapper__l3593(vlSymsp);
    vlTOPp->_sequent__TOP__4426__PROF__TesterWrapper__l3597(vlSymsp);
    vlTOPp->_sequent__TOP__4428__PROF__TesterWrapper__l3635(vlSymsp);
    vlTOPp->_sequent__TOP__4429__PROF__TesterWrapper__l3638(vlSymsp);
    vlTOPp->_sequent__TOP__4430__PROF__TesterWrapper__l3640(vlSymsp);
    vlTOPp->_sequent__TOP__4436__PROF__TesterWrapper__l3862(vlSymsp);
    vlTOPp->_sequent__TOP__4437__PROF__TesterWrapper__l3866(vlSymsp);
    vlTOPp->_sequent__TOP__4439__PROF__TesterWrapper__l3904(vlSymsp);
    vlTOPp->_sequent__TOP__4441__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4443__PROF__TesterWrapper__l3924(vlSymsp);
    vlTOPp->_sequent__TOP__4444__PROF__TesterWrapper__l3907(vlSymsp);
    vlTOPp->_sequent__TOP__4445__PROF__TesterWrapper__l3913(vlSymsp);
    vlTOPp->_sequent__TOP__4534__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4213__PROF__TesterWrapper__l1650(vlSymsp);
    vlTOPp->_sequent__TOP__2933__PROF__TesterWrapper__l1997(vlSymsp);
    vlTOPp->_sequent__TOP__4211__PROF__TesterWrapper__l1650(vlSymsp);
    vlTOPp->_sequent__TOP__2931__PROF__TesterWrapper__l1997(vlSymsp);
    vlTOPp->_sequent__TOP__4209__PROF__TesterWrapper__l1650(vlSymsp);
    vlTOPp->_sequent__TOP__2929__PROF__TesterWrapper__l1997(vlSymsp);
    vlTOPp->_sequent__TOP__4207__PROF__TesterWrapper__l1650(vlSymsp);
    vlTOPp->_sequent__TOP__2927__PROF__TesterWrapper__l1997(vlSymsp);
    vlTOPp->_sequent__TOP__2909__PROF__ResultInstrGen__l233(vlSymsp);
    vlTOPp->_sequent__TOP__4634__PROF__ResultInstrGen__l291(vlSymsp);
    vlTOPp->_sequent__TOP__2920__PROF__FetchInstrGen__l233(vlSymsp);
    vlTOPp->_sequent__TOP__3691__PROF__FetchInstrGen__l291(vlSymsp);
    vlTOPp->_sequent__TOP__4185__PROF__TesterWrapper__l8591(vlSymsp);
    vlTOPp->_sequent__TOP__4345__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l594(vlSymsp);
    vlTOPp->_sequent__TOP__2957__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l624(vlSymsp);
    vlTOPp->_sequent__TOP__4467__PROF__FetchInstrGen__l225(vlSymsp);
    vlTOPp->_sequent__TOP__4640__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l586(vlSymsp);
    vlTOPp->_sequent__TOP__4466__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l788(vlSymsp);
    vlTOPp->_sequent__TOP__4575__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l784(vlSymsp);
    vlTOPp->_sequent__TOP__4644__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l610(vlSymsp);
    vlTOPp->_sequent__TOP__3909__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l396(vlSymsp);
    vlTOPp->_sequent__TOP__2958__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l426(vlSymsp);
    vlTOPp->_sequent__TOP__4633__PROF__ResultInstrGen__l225(vlSymsp);
    vlTOPp->_sequent__TOP__4635__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l388(vlSymsp);
    vlTOPp->_sequent__TOP__4459__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l552(vlSymsp);
    vlTOPp->_sequent__TOP__4460__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l556(vlSymsp);
    vlTOPp->_sequent__TOP__4461__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l560(vlSymsp);
    vlTOPp->_sequent__TOP__4637__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l412(vlSymsp);
    vlTOPp->_sequent__TOP__2965__PROF__TesterWrapper__l1190(vlSymsp);
    vlTOPp->_sequent__TOP__3010__PROF__TesterWrapper__l1101(vlSymsp);
    vlTOPp->_sequent__TOP__3011__PROF__TesterWrapper__l1123(vlSymsp);
    vlTOPp->_sequent__TOP__2880__PROF__TesterWrapper__l1132(vlSymsp);
    vlTOPp->_sequent__TOP__2879__PROF__TesterWrapper__l1145(vlSymsp);
    vlTOPp->_sequent__TOP__4613__PROF__TesterWrapper__l1146(vlSymsp);
    vlTOPp->_sequent__TOP__4616__PROF__TesterWrapper__l1140(vlSymsp);
    vlTOPp->_sequent__TOP__3648__PROF__TesterWrapper__l1114(vlSymsp);
    vlTOPp->_sequent__TOP__2881__PROF__TesterWrapper__l1121(vlSymsp);
    vlTOPp->_sequent__TOP__4614__PROF__TesterWrapper__l56(vlSymsp);
    vlTOPp->_sequent__TOP__4615__PROF__TesterWrapper__l1111(vlSymsp);
    vlTOPp->_sequent__TOP__2970__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l381(vlSymsp);
    vlTOPp->_sequent__TOP__3005__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l397(vlSymsp);
    vlTOPp->_sequent__TOP__4422__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l486(vlSymsp);
    vlTOPp->_sequent__TOP__4423__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l492(vlSymsp);
    vlTOPp->_sequent__TOP__3724__PROF__TesterWrapper__l12161(vlSymsp);
    vlTOPp->_sequent__TOP__4478__PROF__TesterWrapper__l12160(vlSymsp);
    vlTOPp->_sequent__TOP__3708__PROF__TesterWrapper__l3364(vlSymsp);
    vlTOPp->_sequent__TOP__3709__PROF__TesterWrapper__l3364(vlSymsp);
    vlTOPp->_sequent__TOP__3710__PROF__TesterWrapper__l3364(vlSymsp);
    vlTOPp->_sequent__TOP__4133__PROF__TesterWrapper__l4100(vlSymsp);
    vlTOPp->_sequent__TOP__4477__PROF__TesterWrapper__l4115(vlSymsp);
    vlTOPp->_sequent__TOP__4474__PROF__TesterWrapper__l8643(vlSymsp);
    vlTOPp->_sequent__TOP__4475__PROF__TesterWrapper__l3644(vlSymsp);
    vlTOPp->_sequent__TOP__4476__PROF__TesterWrapper__l3920(vlSymsp);
    vlTOPp->_sequent__TOP__3711__PROF__TesterWrapper__l8593(vlSymsp);
    vlTOPp->_sequent__TOP__3712__PROF__TesterWrapper__l8570(vlSymsp);
    vlTOPp->_sequent__TOP__3713__PROF__TesterWrapper__l12122(vlSymsp);
    vlTOPp->_sequent__TOP__3714__PROF__TesterWrapper__l8582(vlSymsp);
    vlTOPp->_sequent__TOP__3715__PROF__TesterWrapper__l7744(vlSymsp);
    vlTOPp->_sequent__TOP__3716__PROF__TesterWrapper__l12115(vlSymsp);
    vlTOPp->_sequent__TOP__3717__PROF__TesterWrapper__l6253(vlSymsp);
    vlTOPp->_sequent__TOP__3718__PROF__TesterWrapper__l6253(vlSymsp);
    vlTOPp->_sequent__TOP__4440__PROF__TesterWrapper__l3895(vlSymsp);
    vlTOPp->_sequent__TOP__4431__PROF__TesterWrapper__l3626(vlSymsp);
    vlTOPp->_sequent__TOP__3725__PROF__TesterWrapper__l10289(vlSymsp);
    vlTOPp->_sequent__TOP__4184__PROF__TesterWrapper__l7480(vlSymsp);
    vlTOPp->_sequent__TOP__4183__PROF__TesterWrapper__l7501(vlSymsp);
    vlTOPp->_sequent__TOP__4164__PROF__TesterWrapper__l8568(vlSymsp);
    vlTOPp->_sequent__TOP__2910__PROF__ExecInstrGen__l233(vlSymsp);
    vlTOPp->_sequent__TOP__3719__PROF__TesterWrapper__l6253(vlSymsp);
    vlTOPp->_sequent__TOP__4858__PROF__ExecInstrGen__l291(vlSymsp);
    vlTOPp->_sequent__TOP__4186__PROF__TesterWrapper__l8585(vlSymsp);
    vlTOPp->_sequent__TOP__4187__PROF__TesterWrapper__l8588(vlSymsp);
    vlTOPp->_sequent__TOP__4856__PROF__TesterWrapper__l6987(vlSymsp);
    vlTOPp->_sequent__TOP__4707__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l956(vlSymsp);
    vlTOPp->_sequent__TOP__3028__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l992(vlSymsp);
    vlTOPp->_sequent__TOP__4857__PROF__ExecInstrGen__l225(vlSymsp);
    vlTOPp->_sequent__TOP__4859__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l948(vlSymsp);
    vlTOPp->_sequent__TOP__4860__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l932(vlSymsp);
    vlTOPp->_sequent__TOP__4862__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1008(vlSymsp);
    vlTOPp->_sequent__TOP__4863__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l972(vlSymsp);
    vlTOPp->_sequent__TOP__4793__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1241(vlSymsp);
    vlTOPp->_sequent__TOP__4794__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1209(vlSymsp);
    vlTOPp->_sequent__TOP__4795__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1247(vlSymsp);
    vlTOPp->_sequent__TOP__4796__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1215(vlSymsp);
    vlTOPp->_sequent__TOP__4797__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1253(vlSymsp);
    vlTOPp->_sequent__TOP__4798__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1235(vlSymsp);
    vlTOPp->_sequent__TOP__4799__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1221(vlSymsp);
    vlTOPp->_sequent__TOP__4800__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1229(vlSymsp);
    vlTOPp->_sequent__TOP__4861__PROF__ExecInstrGen__l249(vlSymsp);
    vlTOPp->_sequent__TOP__2919__PROF__ExecAddrGen__l233(vlSymsp);
    vlTOPp->_sequent__TOP__4898__PROF__ExecAddrGen__l241(vlSymsp);
    vlTOPp->_sequent__TOP__4900__PROF__ExecAddrGen__l291(vlSymsp);
    vlTOPp->_sequent__TOP__4901__PROF__ExecAddrGen__l249(vlSymsp);
    vlTOPp->_sequent__TOP__4608__PROF__ExecAddrGen__l225(vlSymsp);
    vlTOPp->_sequent__TOP__4609__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l373(vlSymsp);
    vlTOPp->_sequent__TOP__3105__PROF__TesterWrapper__l6503(vlSymsp);
    vlTOPp->_sequent__TOP__3209__PROF__TesterWrapper__l6503(vlSymsp);
    vlTOPp->_sequent__TOP__3273__PROF__TesterWrapper__l576(vlSymsp);
    vlTOPp->_sequent__TOP__3274__PROF__TesterWrapper__l600(vlSymsp);
    vlTOPp->_sequent__TOP__3275__PROF__TesterWrapper__l589(vlSymsp);
    vlTOPp->_sequent__TOP__3221__PROF__TesterWrapper__l189(vlSymsp);
    vlTOPp->_sequent__TOP__3222__PROF__TesterWrapper__l206(vlSymsp);
    vlTOPp->_sequent__TOP__3223__PROF__TesterWrapper__l211(vlSymsp);
    vlTOPp->_sequent__TOP__3224__PROF__TesterWrapper__l197(vlSymsp);
    vlTOPp->_sequent__TOP__3282__PROF__TesterWrapper__l189(vlSymsp);
    vlTOPp->_sequent__TOP__3283__PROF__TesterWrapper__l206(vlSymsp);
    vlTOPp->_sequent__TOP__3284__PROF__TesterWrapper__l211(vlSymsp);
    vlTOPp->_sequent__TOP__3285__PROF__TesterWrapper__l197(vlSymsp);
    vlTOPp->_sequent__TOP__3228__PROF__TesterWrapper__l189(vlSymsp);
    vlTOPp->_sequent__TOP__3229__PROF__TesterWrapper__l206(vlSymsp);
    vlTOPp->_sequent__TOP__3235__PROF__TesterWrapper__l211(vlSymsp);
    vlTOPp->_sequent__TOP__3236__PROF__TesterWrapper__l197(vlSymsp);
    vlTOPp->_sequent__TOP__3238__PROF__TesterWrapper__l189(vlSymsp);
    vlTOPp->_sequent__TOP__3239__PROF__TesterWrapper__l206(vlSymsp);
    vlTOPp->_sequent__TOP__3240__PROF__TesterWrapper__l211(vlSymsp);
    vlTOPp->_sequent__TOP__3241__PROF__TesterWrapper__l197(vlSymsp);
    vlTOPp->_sequent__TOP__4280__PROF__TesterWrapper__l4089(vlSymsp);
    vlTOPp->_sequent__TOP__4279__PROF__TesterWrapper__l4109(vlSymsp);
    vlTOPp->_sequent__TOP__3823__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3824__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3821__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3822__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3819__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3820__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3817__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3818__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3815__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3816__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3813__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3814__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3811__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3812__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3809__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3810__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3807__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3808__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3805__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3806__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3803__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3804__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3801__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3802__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3799__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3800__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3797__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3798__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3795__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3796__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3793__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3794__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3791__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3792__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3789__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3790__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3787__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3788__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3785__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3786__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3783__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3784__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3781__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3782__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3825__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3826__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3225__PROF__TesterWrapper__l61(vlSymsp);
    vlTOPp->_sequent__TOP__3226__PROF__TesterWrapper__l71(vlSymsp);
    vlTOPp->_sequent__TOP__3106__PROF__TesterWrapper__l61(vlSymsp);
    vlTOPp->_sequent__TOP__3107__PROF__TesterWrapper__l71(vlSymsp);
    vlTOPp->_sequent__TOP__3877__PROF__TesterWrapper__l11595(vlSymsp);
    vlTOPp->_sequent__TOP__3878__PROF__TesterWrapper__l11599(vlSymsp);
    vlTOPp->_sequent__TOP__3686__PROF__TesterWrapper__l61(vlSymsp);
    vlTOPp->_sequent__TOP__3687__PROF__TesterWrapper__l71(vlSymsp);
    vlTOPp->_sequent__TOP__3287__PROF__TesterWrapper__l61(vlSymsp);
    vlTOPp->_sequent__TOP__3288__PROF__TesterWrapper__l71(vlSymsp);
    vlTOPp->_sequent__TOP__3845__PROF__TesterWrapper__l4534(vlSymsp);
    vlTOPp->_sequent__TOP__4541__PROF__TesterWrapper__l4493(vlSymsp);
    vlTOPp->_sequent__TOP__4542__PROF__TesterWrapper__l4515(vlSymsp);
    vlTOPp->_sequent__TOP__3844__PROF__TesterWrapper__l5063(vlSymsp);
    vlTOPp->_sequent__TOP__4548__PROF__TesterWrapper__l5022(vlSymsp);
    vlTOPp->_sequent__TOP__4549__PROF__TesterWrapper__l5044(vlSymsp);
    vlTOPp->_sequent__TOP__3841__PROF__TesterWrapper__l5494(vlSymsp);
    vlTOPp->_sequent__TOP__3842__PROF__TesterWrapper__l5513(vlSymsp);
    vlTOPp->_sequent__TOP__3843__PROF__TesterWrapper__l5529(vlSymsp);
    vlTOPp->_sequent__TOP__3940__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3941__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3942__PROF__TesterWrapper__l11367(vlSymsp);
    vlTOPp->_sequent__TOP__3943__PROF__TesterWrapper__l11371(vlSymsp);
    vlTOPp->_sequent__TOP__3879__PROF__TesterWrapper__l837(vlSymsp);
    vlTOPp->_sequent__TOP__3880__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__3881__PROF__TesterWrapper__l8051(vlSymsp);
    vlTOPp->_sequent__TOP__4854__PROF__TesterWrapper__l12092(vlSymsp);
    vlTOPp->_sequent__TOP__4815__PROF__TesterWrapper__l6839(vlSymsp);
    vlTOPp->_sequent__TOP__4818__PROF__TesterWrapper__l6863(vlSymsp);
    vlTOPp->_sequent__TOP__4821__PROF__TesterWrapper__l6879(vlSymsp);
    vlTOPp->_sequent__TOP__4824__PROF__TesterWrapper__l6895(vlSymsp);
    vlTOPp->_sequent__TOP__4827__PROF__TesterWrapper__l6911(vlSymsp);
    vlTOPp->_sequent__TOP__4830__PROF__TesterWrapper__l6927(vlSymsp);
    vlTOPp->_sequent__TOP__4833__PROF__TesterWrapper__l6943(vlSymsp);
    vlTOPp->_sequent__TOP__4836__PROF__TesterWrapper__l6959(vlSymsp);
    vlTOPp->_sequent__TOP__4295__PROF__TesterWrapper__l11465(vlSymsp);
    vlTOPp->_sequent__TOP__4296__PROF__TesterWrapper__l11469(vlSymsp);
    vlTOPp->_sequent__TOP__4282__PROF__TesterWrapper__l3151(vlSymsp);
    vlTOPp->_sequent__TOP__4442__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4307__PROF__TesterWrapper__l2913(vlSymsp);
    vlTOPp->_sequent__TOP__4308__PROF__TesterWrapper__l2933(vlSymsp);
    vlTOPp->_sequent__TOP__4553__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4555__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4607__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__3501__PROF__TesterWrapper__l1993(vlSymsp);
    vlTOPp->_sequent__TOP__3500__PROF__TesterWrapper__l1993(vlSymsp);
    vlTOPp->_sequent__TOP__3499__PROF__TesterWrapper__l1993(vlSymsp);
    vlTOPp->_sequent__TOP__3498__PROF__TesterWrapper__l1993(vlSymsp);
    vlTOPp->_sequent__TOP__4641__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l632(vlSymsp);
    vlTOPp->_sequent__TOP__4642__PROF__FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s__l648(vlSymsp);
    vlTOPp->_sequent__TOP__4643__PROF__FetchInstrGen__l249(vlSymsp);
    vlTOPp->_sequent__TOP__4636__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l434(vlSymsp);
    vlTOPp->_sequent__TOP__4638__PROF__ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s__l450(vlSymsp);
    vlTOPp->_sequent__TOP__4639__PROF__ResultInstrGen__l249(vlSymsp);
    vlTOPp->_sequent__TOP__4612__PROF__TesterWrapper__l1113(vlSymsp);
    vlTOPp->_sequent__TOP__4674__PROF__TesterWrapper__l588(vlSymsp);
    vlTOPp->_sequent__TOP__4539__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l472(vlSymsp);
    vlTOPp->_sequent__TOP__4540__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l476(vlSymsp);
    vlTOPp->_sequent__TOP__4581__PROF__TesterWrapper__l3369(vlSymsp);
    vlTOPp->_sequent__TOP__4582__PROF__TesterWrapper__l3374(vlSymsp);
    vlTOPp->_sequent__TOP__4577__PROF__TesterWrapper__l3369(vlSymsp);
    vlTOPp->_sequent__TOP__4578__PROF__TesterWrapper__l3374(vlSymsp);
    vlTOPp->_sequent__TOP__4579__PROF__TesterWrapper__l3369(vlSymsp);
    vlTOPp->_sequent__TOP__4580__PROF__TesterWrapper__l3374(vlSymsp);
    vlTOPp->_sequent__TOP__4366__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4269__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4188__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4552__PROF__TesterWrapper__l3882(vlSymsp);
    vlTOPp->_sequent__TOP__4544__PROF__TesterWrapper__l3613(vlSymsp);
    vlTOPp->_sequent__TOP__3960__PROF__TesterWrapper__l10285(vlSymsp);
    vlTOPp->_sequent__TOP__3961__PROF__TesterWrapper__l10297(vlSymsp);
    vlTOPp->_sequent__TOP__3962__PROF__TesterWrapper__l10304(vlSymsp);
    vlTOPp->_sequent__TOP__3963__PROF__TesterWrapper__l10311(vlSymsp);
    vlTOPp->_sequent__TOP__3964__PROF__TesterWrapper__l10318(vlSymsp);
    vlTOPp->_sequent__TOP__3965__PROF__TesterWrapper__l10325(vlSymsp);
    vlTOPp->_sequent__TOP__3966__PROF__TesterWrapper__l10332(vlSymsp);
    vlTOPp->_sequent__TOP__3967__PROF__TesterWrapper__l10339(vlSymsp);
    vlTOPp->_sequent__TOP__3968__PROF__TesterWrapper__l10346(vlSymsp);
    vlTOPp->_sequent__TOP__3969__PROF__TesterWrapper__l10353(vlSymsp);
    vlTOPp->_sequent__TOP__3970__PROF__TesterWrapper__l10360(vlSymsp);
    vlTOPp->_sequent__TOP__3971__PROF__TesterWrapper__l10367(vlSymsp);
    vlTOPp->_sequent__TOP__3972__PROF__TesterWrapper__l10374(vlSymsp);
    vlTOPp->_sequent__TOP__3973__PROF__TesterWrapper__l10381(vlSymsp);
    vlTOPp->_sequent__TOP__3974__PROF__TesterWrapper__l10388(vlSymsp);
    vlTOPp->_sequent__TOP__3975__PROF__TesterWrapper__l10395(vlSymsp);
    vlTOPp->_sequent__TOP__3976__PROF__TesterWrapper__l10402(vlSymsp);
    vlTOPp->_sequent__TOP__3977__PROF__TesterWrapper__l10409(vlSymsp);
    vlTOPp->_sequent__TOP__3978__PROF__TesterWrapper__l10416(vlSymsp);
    vlTOPp->_sequent__TOP__3979__PROF__TesterWrapper__l10423(vlSymsp);
    vlTOPp->_sequent__TOP__3980__PROF__TesterWrapper__l10430(vlSymsp);
    vlTOPp->_sequent__TOP__3981__PROF__TesterWrapper__l10437(vlSymsp);
    vlTOPp->_sequent__TOP__3982__PROF__TesterWrapper__l10444(vlSymsp);
    vlTOPp->_sequent__TOP__3983__PROF__TesterWrapper__l10451(vlSymsp);
    vlTOPp->_sequent__TOP__3984__PROF__TesterWrapper__l10458(vlSymsp);
    vlTOPp->_sequent__TOP__3985__PROF__TesterWrapper__l10465(vlSymsp);
    vlTOPp->_sequent__TOP__3986__PROF__TesterWrapper__l10472(vlSymsp);
    vlTOPp->_sequent__TOP__3987__PROF__TesterWrapper__l10479(vlSymsp);
    vlTOPp->_sequent__TOP__3988__PROF__TesterWrapper__l10486(vlSymsp);
    vlTOPp->_sequent__TOP__3989__PROF__TesterWrapper__l10493(vlSymsp);
    vlTOPp->_sequent__TOP__3990__PROF__TesterWrapper__l10500(vlSymsp);
    vlTOPp->_sequent__TOP__3991__PROF__TesterWrapper__l10507(vlSymsp);
    vlTOPp->_sequent__TOP__3992__PROF__TesterWrapper__l10514(vlSymsp);
    vlTOPp->_sequent__TOP__3993__PROF__TesterWrapper__l10521(vlSymsp);
    vlTOPp->_sequent__TOP__3994__PROF__TesterWrapper__l10528(vlSymsp);
    vlTOPp->_sequent__TOP__3995__PROF__TesterWrapper__l10535(vlSymsp);
    vlTOPp->_sequent__TOP__3996__PROF__TesterWrapper__l10542(vlSymsp);
    vlTOPp->_sequent__TOP__3997__PROF__TesterWrapper__l10549(vlSymsp);
    vlTOPp->_sequent__TOP__3998__PROF__TesterWrapper__l10556(vlSymsp);
    vlTOPp->_sequent__TOP__3999__PROF__TesterWrapper__l10563(vlSymsp);
    vlTOPp->_sequent__TOP__4000__PROF__TesterWrapper__l10570(vlSymsp);
    vlTOPp->_sequent__TOP__4001__PROF__TesterWrapper__l10577(vlSymsp);
    vlTOPp->_sequent__TOP__4002__PROF__TesterWrapper__l10584(vlSymsp);
    vlTOPp->_sequent__TOP__4003__PROF__TesterWrapper__l10591(vlSymsp);
    vlTOPp->_sequent__TOP__4004__PROF__TesterWrapper__l10598(vlSymsp);
    vlTOPp->_sequent__TOP__4005__PROF__TesterWrapper__l10605(vlSymsp);
    vlTOPp->_sequent__TOP__4006__PROF__TesterWrapper__l10612(vlSymsp);
    vlTOPp->_sequent__TOP__4007__PROF__TesterWrapper__l10619(vlSymsp);
    vlTOPp->_sequent__TOP__4008__PROF__TesterWrapper__l10626(vlSymsp);
    vlTOPp->_sequent__TOP__4009__PROF__TesterWrapper__l10633(vlSymsp);
    vlTOPp->_sequent__TOP__4010__PROF__TesterWrapper__l10640(vlSymsp);
    vlTOPp->_sequent__TOP__4011__PROF__TesterWrapper__l10647(vlSymsp);
    vlTOPp->_sequent__TOP__4012__PROF__TesterWrapper__l10654(vlSymsp);
    vlTOPp->_sequent__TOP__4013__PROF__TesterWrapper__l10661(vlSymsp);
    vlTOPp->_sequent__TOP__4014__PROF__TesterWrapper__l10668(vlSymsp);
    vlTOPp->_sequent__TOP__4015__PROF__TesterWrapper__l10675(vlSymsp);
    vlTOPp->_sequent__TOP__4016__PROF__TesterWrapper__l10682(vlSymsp);
    vlTOPp->_sequent__TOP__4017__PROF__TesterWrapper__l10689(vlSymsp);
    vlTOPp->_sequent__TOP__4018__PROF__TesterWrapper__l10696(vlSymsp);
    vlTOPp->_sequent__TOP__4019__PROF__TesterWrapper__l10703(vlSymsp);
    vlTOPp->_sequent__TOP__4329__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4841__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1201(vlSymsp);
    vlTOPp->_sequent__TOP__4842__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1173(vlSymsp);
    vlTOPp->_sequent__TOP__4843__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1125(vlSymsp);
    vlTOPp->_sequent__TOP__4844__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1185(vlSymsp);
    vlTOPp->_sequent__TOP__4845__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1149(vlSymsp);
    vlTOPp->_sequent__TOP__4846__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1141(vlSymsp);
    vlTOPp->_sequent__TOP__4847__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1137(vlSymsp);
    vlTOPp->_sequent__TOP__3607__PROF__TesterWrapper__l205(vlSymsp);
    vlTOPp->_sequent__TOP__3603__PROF__TesterWrapper__l179(vlSymsp);
    vlTOPp->_sequent__TOP__3606__PROF__TesterWrapper__l196(vlSymsp);
    vlTOPp->_sequent__TOP__3644__PROF__TesterWrapper__l205(vlSymsp);
    vlTOPp->_sequent__TOP__3645__PROF__TesterWrapper__l179(vlSymsp);
    vlTOPp->_sequent__TOP__3646__PROF__TesterWrapper__l196(vlSymsp);
    vlTOPp->_sequent__TOP__3605__PROF__TesterWrapper__l205(vlSymsp);
    vlTOPp->_sequent__TOP__3608__PROF__TesterWrapper__l179(vlSymsp);
    vlTOPp->_sequent__TOP__3609__PROF__TesterWrapper__l196(vlSymsp);
    vlTOPp->_sequent__TOP__3611__PROF__TesterWrapper__l205(vlSymsp);
    vlTOPp->_sequent__TOP__3612__PROF__TesterWrapper__l179(vlSymsp);
    vlTOPp->_sequent__TOP__3613__PROF__TesterWrapper__l196(vlSymsp);
    vlTOPp->_sequent__TOP__3614__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4417__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4106__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4107__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4104__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4105__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4102__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4103__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4100__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4101__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4098__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4099__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4096__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4097__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4094__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4095__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4092__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4093__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4090__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4091__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4088__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4089__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4086__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4087__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4084__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4085__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4082__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4083__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4080__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4081__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4078__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4079__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4076__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4077__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4074__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4075__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4072__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4073__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4070__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4071__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4066__PROF__TesterWrapper__l12055(vlSymsp);
    vlTOPp->_sequent__TOP__4067__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4068__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4069__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4108__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4109__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4110__PROF__TesterWrapper__l12079(vlSymsp);
    vlTOPp->_sequent__TOP__4111__PROF__TesterWrapper__l12090(vlSymsp);
    vlTOPp->_sequent__TOP__3604__PROF__TesterWrapper__l70(vlSymsp);
    vlTOPp->_sequent__TOP__3620__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__3489__PROF__TesterWrapper__l70(vlSymsp);
    vlTOPp->_sequent__TOP__3617__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4138__PROF__TesterWrapper__l8051(vlSymsp);
    vlTOPp->_sequent__TOP__3906__PROF__TesterWrapper__l70(vlSymsp);
    vlTOPp->_sequent__TOP__3907__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__3647__PROF__TesterWrapper__l70(vlSymsp);
    vlTOPp->_sequent__TOP__3650__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4121__PROF__TesterWrapper__l6261(vlSymsp);
    vlTOPp->_sequent__TOP__4122__PROF__TesterWrapper__l4475(vlSymsp);
    vlTOPp->_sequent__TOP__4363__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4119__PROF__TesterWrapper__l6261(vlSymsp);
    vlTOPp->_sequent__TOP__4364__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4120__PROF__TesterWrapper__l5004(vlSymsp);
    vlTOPp->_sequent__TOP__4117__PROF__TesterWrapper__l6261(vlSymsp);
    vlTOPp->_sequent__TOP__4118__PROF__TesterWrapper__l5479(vlSymsp);
    vlTOPp->_sequent__TOP__4365__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4173__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4174__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4175__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4176__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4177__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4178__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4179__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4180__PROF__TesterWrapper__l11343(vlSymsp);
    vlTOPp->_sequent__TOP__4181__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4182__PROF__TesterWrapper__l7970(vlSymsp);
    vlTOPp->_sequent__TOP__4139__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4852__PROF__TesterWrapper__l583(vlSymsp);
    vlTOPp->_sequent__TOP__4853__PROF__TesterWrapper__l1135(vlSymsp);
    vlTOPp->_sequent__TOP__4851__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4872__PROF__TesterWrapper__l12097(vlSymsp);
    vlTOPp->_sequent__TOP__4432__PROF__TesterWrapper__l12063(vlSymsp);
    vlTOPp->_sequent__TOP__4433__PROF__TesterWrapper__l11455(vlSymsp);
    vlTOPp->_sequent__TOP__4434__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4875__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4418__PROF__TesterWrapper__l56(vlSymsp);
    vlTOPp->_sequent__TOP__4419__PROF__TesterWrapper__l3207(vlSymsp);
    vlTOPp->_sequent__TOP__4554__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4446__PROF__TesterWrapper__l2906(vlSymsp);
    vlTOPp->_sequent__TOP__4447__PROF__TesterWrapper__l2610(vlSymsp);
    vlTOPp->_sequent__TOP__4448__PROF__TesterWrapper__l2627(vlSymsp);
    vlTOPp->_sequent__TOP__4622__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4610__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l405(vlSymsp);
    vlTOPp->_sequent__TOP__4611__PROF__ExecAddrGen_Templated_1ul_16ul_0ul_s__l421(vlSymsp);
    vlTOPp->_sequent__TOP__4473__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4411__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4362__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4620__PROF__TesterWrapper__l3863(vlSymsp);
    vlTOPp->_sequent__TOP__4621__PROF__TesterWrapper__l3881(vlSymsp);
    vlTOPp->_sequent__TOP__4617__PROF__TesterWrapper__l1104(vlSymsp);
    vlTOPp->_sequent__TOP__4618__PROF__TesterWrapper__l3612(vlSymsp);
    vlTOPp->_sequent__TOP__4675__PROF__TesterWrapper__l3594(vlSymsp);
    vlTOPp->_sequent__TOP__4462__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4864__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1016(vlSymsp);
    vlTOPp->_sequent__TOP__4865__PROF__ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s__l1000(vlSymsp);
    vlTOPp->_sequent__TOP__3835__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4535__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__3838__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__3836__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4156__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__3862__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4470__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4471__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4472__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4357__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4358__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4359__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4360__PROF__TesterWrapper__l3190(vlSymsp);
    vlTOPp->_sequent__TOP__4361__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4871__PROF__TesterWrapper__l1122(vlSymsp);
    vlTOPp->_sequent__TOP__4870__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4877__PROF__TesterWrapper__l12095(vlSymsp);
    vlTOPp->_sequent__TOP__4878__PROF__TesterWrapper__l11339(vlSymsp);
    vlTOPp->_sequent__TOP__4545__PROF__TesterWrapper__l11451(vlSymsp);
    vlTOPp->_sequent__TOP__4546__PROF__TesterWrapper__l11571(vlSymsp);
    vlTOPp->_sequent__TOP__4547__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4880__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4536__PROF__TesterWrapper__l2617(vlSymsp);
    vlTOPp->_sequent__TOP__4556__PROF__TesterWrapper__l2626(vlSymsp);
    vlTOPp->_sequent__TOP__4679__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4676__PROF__Q_srl__l202(vlSymsp);
    vlTOPp->_sequent__TOP__4469__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4623__PROF__TesterWrapper__l2631(vlSymsp);
    vlTOPp->_sequent__TOP__4624__PROF__TesterWrapper__l2636(vlSymsp);
    vlTOPp->_sequent__TOP__4724__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4722__PROF__Q_srl__l146(vlSymsp);
    vlTOPp->_sequent__TOP__4680__PROF__TesterWrapper__l2541(vlSymsp);
    vlTOPp->_sequent__TOP__4681__PROF__TesterWrapper__l3165(vlSymsp);
    vlTOPp->_sequent__TOP__4682__PROF__TesterWrapper__l3169(vlSymsp);
    vlTOPp->_sequent__TOP__4683__PROF__TesterWrapper__l3177(vlSymsp);
}

VL_INLINE_OPT QData VTesterWrapper::_change_request(VTesterWrapper__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_change_request\n"); );
    VTesterWrapper* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // Change detection
    QData __req = false;  // Logically a bool
    return __req;
}

#ifdef VL_DEBUG
void VTesterWrapper::_eval_debug_assertions() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_eval_debug_assertions\n"); );
    // Body
    if (VL_UNLIKELY((clk & 0xfeU))) {
	Verilated::overWidthError("clk");}
    if (VL_UNLIKELY((reset & 0xfeU))) {
	Verilated::overWidthError("reset");}
    if (VL_UNLIKELY((io_regFileIF_cmd_valid & 0xfeU))) {
	Verilated::overWidthError("io_regFileIF_cmd_valid");}
    if (VL_UNLIKELY((io_regFileIF_cmd_bits_regID & 0xc0U))) {
	Verilated::overWidthError("io_regFileIF_cmd_bits_regID");}
    if (VL_UNLIKELY((io_regFileIF_cmd_bits_read & 0xfeU))) {
	Verilated::overWidthError("io_regFileIF_cmd_bits_read");}
    if (VL_UNLIKELY((io_regFileIF_cmd_bits_write & 0xfeU))) {
	Verilated::overWidthError("io_regFileIF_cmd_bits_write");}
    if (VL_UNLIKELY((io_memAddr & VL_ULL(0)))) {
	Verilated::overWidthError("io_memAddr");}
    if (VL_UNLIKELY((io_memWriteEn & 0xfeU))) {
	Verilated::overWidthError("io_memWriteEn");}
}
#endif // VL_DEBUG

void VTesterWrapper::_ctor_var_reset() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTesterWrapper::_ctor_var_reset\n"); );
    // Body
    clk = VL_RAND_RESET_I(1);
    reset = VL_RAND_RESET_I(1);
    io_regFileIF_cmd_valid = VL_RAND_RESET_I(1);
    io_regFileIF_cmd_bits_regID = VL_RAND_RESET_I(6);
    io_regFileIF_cmd_bits_read = VL_RAND_RESET_I(1);
    io_regFileIF_cmd_bits_write = VL_RAND_RESET_I(1);
    io_regFileIF_cmd_bits_writeData = VL_RAND_RESET_I(32);
    io_regFileIF_readData_valid = VL_RAND_RESET_I(1);
    io_regFileIF_readData_bits = VL_RAND_RESET_I(32);
    io_regFileIF_regCount = VL_RAND_RESET_I(6);
    io_memAddr = VL_RAND_RESET_Q(48);
    io_memWriteEn = VL_RAND_RESET_I(1);
    io_memWriteData = VL_RAND_RESET_Q(64);
    io_memReadData = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__T95 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__regWrapperReset = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__T4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__T5 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__R7 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__T11 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__T12 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__R17 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__R25 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__T28 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__T31 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__R33 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__T39 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__T40 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__T41 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__T42 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__T44 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__T46 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(224,VerilatedTesterWrapper__DOT__T55);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__T62);
    VerilatedTesterWrapper__DOT__T72 = VL_RAND_RESET_Q(64);
    { int __Vi0=0; for (; __Vi0<67108864; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    VerilatedTesterWrapper__DOT__T73 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__T116 = VL_RAND_RESET_I(26);
    VerilatedTesterWrapper__DOT__R75 = VL_RAND_RESET_Q(48);
    VerilatedTesterWrapper__DOT__T79 = VL_RAND_RESET_Q(48);
    VerilatedTesterWrapper__DOT__T80 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__R82 = VL_RAND_RESET_Q(48);
    VerilatedTesterWrapper__DOT__T88 = VL_RAND_RESET_Q(48);
    VerilatedTesterWrapper__DOT__R89 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T5 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R7 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R12 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R15 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T18 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R20 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T22 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T25 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T28 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T30 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__R32 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCC = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T65 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__regCCEnablePrev = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__T67 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_lhs_req_1_writeData = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_lhs_req_0_writeData = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_rhs_req_1_writeData = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct_io_tilemem_rhs_req_0_writeData = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage_io_resmem_req_1_1_writeData = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage_io_resmem_req_1_0_writeData = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage_io_resmem_req_0_1_writeData = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage_io_resmem_req_0_0_writeData = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__sel_idrange = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__lhs_range = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__rhs_range = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_range = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T7 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T9 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T10 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_count = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlocksReceived = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T14 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T15 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T16 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesAlmostFinished = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regBlockBytesReceived = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T22 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T25 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T30 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regWaitInterconnect = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T34 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T35 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_id_start = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_bram_addr_base = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_tiles_per_row = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_offset_bytes = VL_RAND_RESET_I(24);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_base = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__current_runcfg_dram_block_size_bytes = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__regCycles = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__T48 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T11 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T0 = VL_RAND_RESET_Q(35);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T14 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T23 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T33 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_I(32);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddr = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T3 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T5 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRowMinusOne = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regAddrBase = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T10 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T11 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regTilesPerRow = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T15 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMRange = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMTarget = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__T19 = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__regBRAMStart = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchRouteGen__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_0 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_id = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_data = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_0_addr = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_id = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_data = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_1_addr = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_id = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_data = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_2_addr = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodeValid_3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_id = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_data = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__regNodePacket_3_addr = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FetchInterconnect__DOT__initvar = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(76,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    VL_RAND_RESET_W(76,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0]);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(76,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_);
    VL_RAND_RESET_W(76,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(124,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__T2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_delayed_raw = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R13 = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R14 = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__read_complete = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R17 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R18 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_out_final_delayed_raw = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R20 = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R21 = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R22 = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R23 = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R24 = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R25 = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R26 = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R27 = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R28 = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R32 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R33 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R34 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R35 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R36 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R37 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R38 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R39 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R40 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__R41 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R0 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R3 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R4 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R5 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R7 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R9 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R10 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R11 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R12 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R13 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R14 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R15 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R16 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R17 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R18 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R19 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R20 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R21 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R22 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__R23 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R0 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R1 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regAcc = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T2 = VL_RAND_RESET_Q(33);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__T4 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_popcountResult = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_neg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R9 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R10 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R11 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_acc_shift = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R16 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R17 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R18 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R19 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_b_clear = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R20 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R21 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R22 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R23 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__regStage1_v = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R24 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R25 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R26 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__R27 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R0 = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R1 = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__R2 = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__T16 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit__DOT__compressor__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R0 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R1 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regAcc = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T2 = VL_RAND_RESET_Q(33);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__T4 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_popcountResult = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_neg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R9 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R10 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R11 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_acc_shift = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R16 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R17 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R18 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R19 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_b_clear = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R20 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R21 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R22 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R23 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__regStage1_v = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R24 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R25 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R26 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__R27 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R0 = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R1 = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__R2 = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__T16 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_1__DOT__compressor__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R0 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R1 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regAcc = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T2 = VL_RAND_RESET_Q(33);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__T4 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_popcountResult = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_neg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R9 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R10 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R11 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_acc_shift = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R16 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R17 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R18 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R19 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_b_clear = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R20 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R21 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R22 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R23 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__regStage1_v = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R24 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R25 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R26 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__R27 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R0 = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R1 = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__R2 = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__T16 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_2__DOT__compressor__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R0 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R1 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regAcc = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__T2 = VL_RAND_RESET_Q(33);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__T4 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_popcountResult = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_neg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R9 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R10 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R11 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_acc_shift = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R16 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R17 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R18 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R19 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_b_clear = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R20 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R21 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R22 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R23 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__regStage1_v = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R24 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R25 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R26 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__R27 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R0 = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R1 = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__R2 = VL_RAND_RESET_I(7);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__T16 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__DotProductArray__DOT__DotProductUnit_3__DOT__compressor__DOT__initvar = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_data_out);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_ack_out = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_A);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_data_out = VL_RAND_RESET_Q(48);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_payload_A = VL_RAND_RESET_Q(48);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_payload_B = VL_RAND_RESET_Q(48);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_out_V_V_TREADY = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26_ap_start_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_CS_fsm = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_CS_fsm = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_data_out);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_ack_out = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_data_out = VL_RAND_RESET_Q(48);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_vld_in = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A = VL_RAND_RESET_Q(48);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B = VL_RAND_RESET_Q(48);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300_pp0_iter1_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_rhsAddr_V_read_assign_reg_79 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ExecAddr_lhsAddr_V_read_assign_reg_88 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_s_reg_97 = VL_RAND_RESET_I(16);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__tmp_V_1_reg_260);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__lhs_V_2_reg_275 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__addr_negate_V_reg_280 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__lhs_V_1_reg_285 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__tmp_reg_290 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__lhs_V_reg_295 = VL_RAND_RESET_I(17);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_fu_172_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_state3_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_state4_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__i_V_fu_177_p2 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_fu_227_p8 = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__p_Result_s_reg_309 = VL_RAND_RESET_Q(42);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__addr_lhsAddr_V_1_fu_244_p2 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__addr_rhsAddr_V_1_fu_250_p2 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_subdone = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__ap_NS_fsm = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T14 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T18 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T26 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T28 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T31 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__regOutstandingWrBytes = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T37 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T38 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T42 = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__allacc);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__T54 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T0 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regShiftCount = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T13 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T14 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T15 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T19 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__T21 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_0 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__stages_1 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__shiftReg__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T11 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T0 = VL_RAND_RESET_Q(35);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T14 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T23 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T33 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_I(32);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R0 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__T2 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__T5 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__maybe_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__R10 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout = VL_RAND_RESET_Q(64);
    { int __Vi0=0; for (; __Vi0<256; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regProfileState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regOutstandingRunCmds = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T6 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T7 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T10 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__regState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T24 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T25 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T28);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T38 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T47 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T50 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T52 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__T56 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T0 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__T12 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regInState = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledController__DOT__StateProfiler__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regProfileState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regOutstandingRunCmds = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T6 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T7 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T10 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__regState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T24 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T25 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(124,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T28);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T38 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T47 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T50 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T55 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T61 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__T62 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T0 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_0 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__T12 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regInState = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_2 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_3 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__regStateCount_1 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecDecoupledController__DOT__StateProfiler__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__regState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T6 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T17 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T26 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T28 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T30 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T32 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__T33 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T0 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_0 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__T12 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regInState = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_2 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_3 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__regStateCount_1 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultController__DOT__StateProfiler__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R11 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__T13 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R14 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__T16 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__maybe_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__R32 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__T33 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__initvar = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT____Vcellout__Q_srl__count = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0]);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout);
    { int __Vi0=0; for (; __Vi0<512; ++__Vi0) {
	    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[__Vi0]);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R11 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__T13 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R14 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__T16 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__maybe_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__R32 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__T33 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(124,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__initvar = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(124,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT____Vcellout__Q_srl__count = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(124,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0]);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(124,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_);
    VL_RAND_RESET_W(124,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(124,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout);
    { int __Vi0=0; for (; __Vi0<512; ++__Vi0) {
	    VL_RAND_RESET_W(124,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[__Vi0]);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R8 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__T10 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R11 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__T13 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__maybe_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__R26 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__T27 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM_b_dout);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__initvar = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__T2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT____Vcellout__Q_srl__count = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0]);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__a_dout);
    { int __Vi0=0; for (; __Vi0<512; ++__Vi0) {
	    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem[__Vi0]);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R0 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R1 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R2 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R4 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R5 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R6 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__R7 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__initvar = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<1024; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R0 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R1 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R2 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R4 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R5 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R6 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__R7 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__initvar = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<1024; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R0 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R1 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R2 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R4 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R5 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R6 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__R7 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__initvar = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<1024; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R0 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R1 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R2 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R4 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R5 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R6 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__R7 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_b_dout = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_a_dout = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__initvar = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<1024; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem[__Vi0] = VL_RAND_RESET_I(32);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__T1 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__T2 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__R3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__R5 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__initvar = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem[__Vi0] = VL_RAND_RESET_I(32);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__T1 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__T2 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__R3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__R5 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__initvar = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem[__Vi0] = VL_RAND_RESET_I(32);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__T1 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__T2 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__R3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__R5 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__initvar = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem[__Vi0] = VL_RAND_RESET_I(32);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__T1 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__T2 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__R3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__R5 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl_count = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<7; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_I(1);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl_count = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<7; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_I(1);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl_count = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<7; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_I(1);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl_count = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<7; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_I(1);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__regDecodeErrors = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T1 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__StreamDeinterleaver__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0]);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0]);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0]);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0]);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srlo);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_data_out);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_ack_out = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_A);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_A);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_out_V_V_TREADY = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26_ap_start_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_CS_fsm = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_CS_fsm = VL_RAND_RESET_I(11);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_data_out);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_ack_out = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_A);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_in);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_data_out);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_vld_in = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_A);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_TDATA_blk_n = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter0 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_reg_1777 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_first_reg_1763 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_enable_reg_pp0_iter1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770_pp0_iter1_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781_pp0_iter1_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__i_1_reg2mem_reg_183 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_tiles_m_reg_1500 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_numTiles_V_reg_1506 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_l_reg_1519 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_Result_4_i_reg_1527 = VL_RAND_RESET_I(6);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_l_reg_1535 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_signed_r_reg_1542 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_l_reg_1549 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_base_r_reg_1556 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_1563 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp1_reg_1569 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp2_reg_1574 = VL_RAND_RESET_I(14);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_21_reg_1579 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_2_reg_1586 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ins_in_bits_r_reg_1592 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_reg_1598 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_reg_1605 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_reg_1612 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_num_regions_reg_1619 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_size_reg_1625 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_8_cast1_reg_1631 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_cast1_reg_1636 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_3_reg_1641 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_4_reg_1646 = VL_RAND_RESET_I(17);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_32_cast_reg_1651 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_9_reg_1656 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_load_reg_1751 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op365_write_state11 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state11_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage0_11001 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_fu_621_p2 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp4_reg_1756 = VL_RAND_RESET_I(9);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_fu_643_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_first_fu_654_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_fu_669_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__negate1_reg_1785 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp27_reg_1790 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_shiftAmount_V1_reg_1795 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__negate_reg_1800 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp22_reg_1805 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_shiftAmount_V_reg_1810 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__negate2_reg_1815 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp30_reg_1820 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_shiftAmount_V2_reg_1825 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_8_reg_1830 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_24_fu_914_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_24_reg_1835 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_4_reg_1840 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_25_fu_1071_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_25_reg_1845 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_12_reg_1850 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exitcond1_reg_1855 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__i_s_reg_1859 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op283_write_state5 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op284_write_state5 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state5_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state12_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_11001 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_lhsOffset_V_reg_1869 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_rhsOffset_V_reg_1874 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_lhsOffset_V2_reg_1879 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exec_rhsOffset_V2_reg_1884 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op328_write_state6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op329_write_state6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state6_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage2_11001 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state8_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage4_11001 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state10_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage6_subdone = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage1_subdone = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_phi_mux_i_1_reg2mem_phi_fu_187_p4 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_1_fu_130 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_6_fu_863_p3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_3_fu_1020_p3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z2_9_fu_1176_p3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_1_fu_134 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_6_fu_848_p3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_3_fu_1005_p3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__z1_9_fu_1161_p3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_reg2mem_0_fu_138 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_5_fu_832_p3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_2_fu_989_p3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__slice_8_fu_1145_p3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_reg2mem_0_fu_142 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_3_fu_816_p3 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_1_fu_973_p3 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__m_5_fu_1129_p3 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_offset_reg2mem_0_fu_146 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_3_fu_1345_p3 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rmem_region_reg2mem_0_fu_150 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_2_fu_1076_p3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_fu_154 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_offset_1_fu_1325_p3 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_fu_158 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__lmem_region_1_fu_919_p3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__offset_res_reg2mem_0_fu_162 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__p_1_fu_1434_p3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state7_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_predicate_op356_write_state9 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_state9_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_block_pp0_stage5_11001 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_247_p3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_202_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_222_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_232_p2 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_266_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_42_fu_779_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp1_fu_810_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__grp_fu_255_p2 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_34_fu_936_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp_fu_967_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_50_fu_1092_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__sel_tmp2_fu_1123_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tmp_11_fu_598_p2 = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__ap_NS_fsm = VL_RAND_RESET_I(11);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_data_out);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_ack_out = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_A);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_A);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_out_V_V_TREADY = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_CS_fsm = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_CS_fsm = VL_RAND_RESET_I(14);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_data_out);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_ack_out = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_A);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_in);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_data_out);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_vld_in = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_A);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_9_reg_739 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_20_reg_798 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_tiles_m_reg_638 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_tiles_per_row_V_reg_644 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_tiles_n_reg_652 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_dram_block_count_V_1_reg_658 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_Result_4_i_reg_663 = VL_RAND_RESET_I(6);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_base_l_reg_668 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_base_r_reg_673 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_nbufs_fetch_exec_log2_reg_678 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_dram_lhs_reg_684 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ins_in_dram_rhs_reg_689 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_6_reg_694 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_reg_700 = VL_RAND_RESET_I(12);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_dram_block_count_V_reg_706 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state2_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_num_regions_reg_711 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_size_reg_717 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_1_reg_723 = VL_RAND_RESET_I(20);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_7_reg_728 = VL_RAND_RESET_I(28);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_9_reg_734 = VL_RAND_RESET_I(20);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_11_reg_743 = VL_RAND_RESET_I(28);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_s_reg_753 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_3_reg_758 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_15_reg_763 = VL_RAND_RESET_I(28);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__fetch_bram_addr_base_V_1_reg_768 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_6_reg_773 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_2_reg_779 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__phitmp_reg_792 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_s_reg_802 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_reg_119 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_reg2mem_reg_131 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__rmem_region_offset_reg2mem_reg_142 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_reg2mem_reg_153 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_reg_165 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_reg_177 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_1_reg2mem_reg_189 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_reg2mem_1_reg_201 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__lmem_region_offset_reg2mem_1_reg_211 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_reg2mem_1_reg_221 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_reg2mem_1_reg_231 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_1_reg2mem_1_reg_241 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_predicate_op114_write_state12 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_predicate_op115_write_state12 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_block_state12_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_13_fu_452_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_17_fu_487_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__tmp_18_fu_506_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__ap_NS_fsm = VL_RAND_RESET_I(14);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_data_out);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_ack_out = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_A);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_A);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_out_V_V_TREADY = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26_ap_start_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_CS_fsm = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_CS_fsm = VL_RAND_RESET_I(10);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_data_out);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_ack_out = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_A);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_in);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_data_out);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_vld_in = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_A);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_payload_B);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond5_reg_382 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__exitcond7_reg_363 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ins_in_tiles_m_reg_331 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ins_in_tiles_n_reg_337 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ins_in_dram_res_reg_342 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_12_reg_347 = VL_RAND_RESET_I(13);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_2_reg_352 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_5_reg_358 = VL_RAND_RESET_I(28);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state2_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_7_reg_367 = VL_RAND_RESET_I(28);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_1_reg_372 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_2_reg_377 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_s_reg_386 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__p_s_reg_396 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_reg2mem_reg_92 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_reg2mem_reg_104 = VL_RAND_RESET_I(16);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_1_reg2mem_reg_115 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__val_assign_reg2mem_reg_126 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state7_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__tmp_8_fu_191_p2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_block_state9_io = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__ap_NS_fsm = VL_RAND_RESET_I(10);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
	    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0]);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srlo);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(208,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T0);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux__DOT__T5 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T0);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_1__DOT__T5 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T0);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_2__DOT__T5 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_signed = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regState = VL_RAND_RESET_I(3);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T10 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T12 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_waitCompleteBytes = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCompletedWrBytes = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T16 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T19 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_actualPrecision = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T22 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixRows = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_matrixColsGroup = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_dramBaseAddrDst = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCmd_dramBaseAddrSrc = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__regCycleCount = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__T34 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regSeqElem = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regState = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T7 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regMaxCount = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regCounter = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T11 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T13 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__regStep = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T15 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__T16 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__MultiSeqGen__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regStep = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T0 = VL_RAND_RESET_Q(35);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T9 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCount = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regCounter = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T14 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T15 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T16 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T18 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T23 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T24 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T25 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T29 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__regSeqElem = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T33 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__T34 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__BurstyMultiSeqGen__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_I(32);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regSeqElem = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regState = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T7 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regMaxCount = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regCounter = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T11 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T13 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__regStep = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T15 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__T16 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__MultiSeqGen__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regStep = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T0 = VL_RAND_RESET_Q(35);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regState = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T8 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T9 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regMaxCount = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regCounter = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T14 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T15 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T16 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T18 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regMaxCountWithBurst = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T23 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T24 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T25 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T29 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__regSeqElem = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T33 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__T34 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__BurstyMultiSeqGen__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_I(32);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T2 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<1; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T0 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T1 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T24 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T25 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T40 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T41 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T56 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T57 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T72 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T73 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T88 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T89 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T104 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T105 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T120 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T121 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T136 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__regState = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T145 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__T147 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__limitReached = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regMax = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__regCount = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__T2 = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__limitReached = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__regMax = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__regCount = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__T2 = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__Counter_1__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_0 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_1 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_2 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_4 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_5 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_6 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__stages_7 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_0 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_1 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_2 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_4 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_5 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_6 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__stages_7 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_1__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_0 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_1 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_2 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_4 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_5 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_6 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__stages_7 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_2__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_0 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_1 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_2 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_4 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_5 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_6 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__stages_7 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_3__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_0 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_1 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_2 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_4 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_5 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_6 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__stages_7 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_4__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_0 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_1 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_2 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_4 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_5 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_6 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__stages_7 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_5__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_0 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_1 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_2 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_4 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_5 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_6 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__stages_7 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_6__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_0 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_1 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_2 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_3 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_4 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_5 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_6 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__stages_7 = VL_RAND_RESET_I(8);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__P2SKernel_Fast__DOT__SerialInParallelOut_7__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__StreamingSignCorrection__DOT__T0 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__T3 = VL_RAND_RESET_Q(41);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_Q(48);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_Q(48);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_Q(48);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 = VL_RAND_RESET_Q(48);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(165,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__T2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<15; ++__Vi0) {
	    VL_RAND_RESET_W(165,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0]);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_);
    VL_RAND_RESET_W(165,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srlo);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_ = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__a_ = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_ = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<15; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl[__Vi0] = VL_RAND_RESET_I(32);
    }}
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__shift_en_o_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo_ = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srlo = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__state_ = VL_RAND_RESET_I(2);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full_ = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__addr_full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__o_v_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__i_b_reg = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT____Vlvbound1 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledInputMux_4__DOT__T7 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux__DOT__T0 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__DecoupledOutputDemux_1__DOT__T0 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_54_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_53_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_51_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_49_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_47_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_45_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_43_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_42_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_41_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_40_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_39_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_27_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_25_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_24_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_23_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_21_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_20_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_19_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_18_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_17_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_16_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_15_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_14_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_12_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_11_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_10_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_9_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_8_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_7_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_6_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_5_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_4_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__io_regIn_2_bits = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_0 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T2 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_regID = VL_RAND_RESET_I(6);
    VerilatedTesterWrapper__DOT__RegFile__DOT__hasExtWriteCommand = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_write = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regDoCmd = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_1 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T10 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_2 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T15 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_3 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T20 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_4 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T25 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_5 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T30 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_6 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T35 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_7 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T40 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_8 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T45 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_9 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T50 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_10 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T55 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_11 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T60 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_12 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T65 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_13 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T70 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_14 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T75 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_15 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T80 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_16 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T85 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_17 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T90 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_18 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T95 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_19 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T100 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_20 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T105 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_21 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T110 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_22 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T115 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_23 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T120 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_24 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T125 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_25 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T130 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_26 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T135 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_27 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T140 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_28 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T145 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_29 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T150 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_30 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T155 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_31 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T160 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_32 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T165 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_33 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T170 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_34 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T175 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_35 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T180 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_36 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T185 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_37 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T190 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_38 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T195 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_39 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T200 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_40 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T205 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_41 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T210 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_42 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T215 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_43 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T220 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_44 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T225 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_45 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T230 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_46 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T235 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T240 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_48 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T245 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_49 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T250 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_50 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T255 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_51 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T260 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_52 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T265 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_53 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T270 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_54 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T275 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_55 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T280 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_56 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T285 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_57 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T290 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_58 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T295 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_59 = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__RegFile__DOT__T300 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_read = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__RegFile__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_1__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_1__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_1__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_1__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_1__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_1__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_1__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_1__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_1__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_1__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_1__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_1__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_1__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_1__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_2__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_2__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_2__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_2__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_2__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_2__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_2__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_2__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_2__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_2__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_2__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_2__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_2__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_2__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_3__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_3__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_3__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_3__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_3__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_3__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_3__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_3__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_3__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_3__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_3__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_3__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_3__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_3__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_4__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_4__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_4__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_4__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_4__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_4__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_4__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_4__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_4__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_4__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_4__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_4__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_4__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_4__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_5__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_5__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_5__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_5__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_5__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_5__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_5__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_5__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_5__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_5__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_5__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_5__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_5__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_5__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_6__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_6__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_6__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_6__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_6__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_6__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_6__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_6__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_6__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_6__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_6__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_6__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_6__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_6__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_7__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_7__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_7__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_7__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_7__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_7__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_7__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_7__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_7__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_7__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_7__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_7__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_7__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_7__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_8__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_8__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_8__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_8__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_8__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_8__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_8__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_8__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_8__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_8__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_8__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_8__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_8__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_8__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_9__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_9__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_9__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_9__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_9__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_9__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_9__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_9__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_9__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_9__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_9__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_9__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_9__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_9__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_10__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_10__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_10__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_10__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_10__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_10__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_10__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_10__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_10__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_10__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_10__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_10__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_10__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_10__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_11__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_11__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_11__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_11__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_11__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_11__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_11__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_11__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_11__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_11__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_11__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_11__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_11__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_11__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_12__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_12__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_12__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_12__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_12__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_12__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_12__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_12__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_12__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_12__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_12__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_12__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_12__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_12__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_13__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_13__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_13__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_13__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_13__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_13__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_13__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_13__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_13__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_13__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_13__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_13__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_13__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_13__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_14__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_14__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_14__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_14__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_14__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_14__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_14__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_14__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_14__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_14__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_14__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_14__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_14__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_14__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_15__DOT__R1 = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__Queue_15__DOT__T3 = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__Queue_15__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_15__DOT__R4 = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__Queue_15__DOT__T6 = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__Queue_15__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_15__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_15__DOT__maybe_full = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
	    VerilatedTesterWrapper__DOT__Queue_15__DOT__ram[__Vi0] = VL_RAND_RESET_Q(64);
    }}
    VerilatedTesterWrapper__DOT__Queue_15__DOT__T11 = VL_RAND_RESET_Q(64);
    VerilatedTesterWrapper__DOT__Queue_15__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_15__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_15__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_16__DOT__R1 = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__Queue_16__DOT__T3 = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__Queue_16__DOT__R4 = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__Queue_16__DOT__T6 = VL_RAND_RESET_I(4);
    VerilatedTesterWrapper__DOT__Queue_16__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_16__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_16__DOT__maybe_full = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
	    VL_RAND_RESET_W(99,VerilatedTesterWrapper__DOT__Queue_16__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(99,VerilatedTesterWrapper__DOT__Queue_16__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_16__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_16__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_16__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_17__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_17__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_17__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_17__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_17__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_17__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_17__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_17__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_17__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_17__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_17__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_17__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_17__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_17__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_18__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_18__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_18__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_18__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_18__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_18__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_18__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_18__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_18__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_18__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_18__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_18__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_18__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_18__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_19__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_19__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_19__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_19__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_19__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_19__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_19__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_19__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_19__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_19__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_19__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_19__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_19__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_19__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_20__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_20__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_20__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_20__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_20__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_20__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_20__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_20__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_20__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_20__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_20__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_20__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_20__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_20__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_21__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_21__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_21__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_21__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_21__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_21__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_21__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_21__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_21__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_21__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_21__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_21__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_21__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_21__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_22__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_22__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_22__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_22__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_22__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_22__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_22__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_22__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_22__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_22__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_22__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_22__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_22__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_22__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_23__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_23__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_23__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_23__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_23__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_23__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_23__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_23__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_23__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_23__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_23__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_23__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_23__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_23__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_24__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_24__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_24__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_24__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_24__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_24__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_24__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_24__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_24__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_24__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_24__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_24__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_24__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_24__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_25__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_25__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_25__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_25__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_25__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_25__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_25__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_25__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_25__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_25__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_25__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_25__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_25__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_25__DOT__initvar = VL_RAND_RESET_I(32);
    VerilatedTesterWrapper__DOT__Queue_26__DOT__R1 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_26__DOT__T3 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_26__DOT__do_deq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_26__DOT__R4 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_26__DOT__T6 = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_26__DOT__do_enq = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_26__DOT__ptr_match = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_26__DOT__maybe_full = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_26__DOT__T11);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
	    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_26__DOT__ram[__Vi0]);
    }}
    VL_RAND_RESET_W(90,VerilatedTesterWrapper__DOT__Queue_26__DOT__T12);
    VerilatedTesterWrapper__DOT__Queue_26__DOT__empty = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_26__DOT__full = VL_RAND_RESET_I(1);
    VerilatedTesterWrapper__DOT__Queue_26__DOT__initvar = VL_RAND_RESET_I(32);
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[0] = 2U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[1] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[2] = 2U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[3] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[4] = 1U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[5] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[6] = 1U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[7] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[8] = 2U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[9] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[10] = 3U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[11] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[12] = 3U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[13] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[14] = 1U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[15] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[16] = 2U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[17] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[18] = 2U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[19] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[20] = 3U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[21] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[22] = 3U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[23] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[24] = 2U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[25] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[26] = 3U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[27] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[28] = 2U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[29] = 0U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[30] = 3U;
    __Vtable1_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state[31] = 0U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[0] = 2U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[1] = 0U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[2] = 3U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[3] = 0U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[4] = 2U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[5] = 0U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[6] = 2U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[7] = 0U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[8] = 2U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[9] = 0U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[10] = 3U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[11] = 0U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[12] = 3U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[13] = 0U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[14] = 3U;
    __Vtable2_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state[15] = 0U;
    __Vtableidx3 = VL_RAND_RESET_I(10);
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[0] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[2] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[3] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[4] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[5] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[6] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[7] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[8] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[9] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[10] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[11] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[12] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[13] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[14] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[15] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[16] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[17] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[18] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[19] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[20] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[21] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[22] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[23] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[24] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[25] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[26] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[27] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[28] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[29] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[30] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[31] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[32] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[33] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[34] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[35] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[36] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[37] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[38] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[39] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[40] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[41] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[42] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[43] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[44] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[45] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[46] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[47] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[48] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[49] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[50] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[51] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[52] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[53] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[54] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[55] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[56] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[57] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[58] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[59] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[60] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[61] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[62] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[63] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[64] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[65] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[66] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[67] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[68] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[69] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[70] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[71] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[72] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[73] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[74] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[75] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[76] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[77] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[78] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[79] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[80] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[81] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[82] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[83] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[84] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[85] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[86] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[87] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[88] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[89] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[90] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[91] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[92] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[93] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[94] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[95] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[96] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[97] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[98] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[99] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[100] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[101] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[102] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[103] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[104] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[105] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[106] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[107] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[108] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[109] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[110] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[111] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[112] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[113] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[114] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[115] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[116] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[117] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[118] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[119] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[120] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[121] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[122] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[123] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[124] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[125] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[126] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[127] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[128] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[129] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[130] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[131] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[132] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[133] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[134] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[135] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[136] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[137] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[138] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[139] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[140] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[141] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[142] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[143] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[144] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[145] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[146] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[147] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[148] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[149] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[150] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[151] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[152] = 1U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[153] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[154] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[155] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[156] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[157] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[158] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[159] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[160] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[161] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[162] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[163] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[164] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[165] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[166] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[167] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[168] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[169] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[170] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[171] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[172] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[173] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[174] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[175] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[176] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[177] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[178] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[179] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[180] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[181] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[182] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[183] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[184] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[185] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[186] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[187] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[188] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[189] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[190] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[191] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[192] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[193] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[194] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[195] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[196] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[197] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[198] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[199] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[200] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[201] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[202] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[203] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[204] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[205] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[206] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[207] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[208] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[209] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[210] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[211] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[212] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[213] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[214] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[215] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[216] = 1U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[217] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[218] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[219] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[220] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[221] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[222] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[223] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[224] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[225] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[226] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[227] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[228] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[229] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[230] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[231] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[232] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[233] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[234] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[235] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[236] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[237] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[238] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[239] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[240] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[241] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[242] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[243] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[244] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[245] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[246] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[247] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[248] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[249] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[250] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[251] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[252] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[253] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[254] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[255] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[256] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[257] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[258] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[259] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[260] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[261] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[262] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[263] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[264] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[265] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[266] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[267] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[268] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[269] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[270] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[271] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[272] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[273] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[274] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[275] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[276] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[277] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[278] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[279] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[280] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[281] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[282] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[283] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[284] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[285] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[286] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[287] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[288] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[289] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[290] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[291] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[292] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[293] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[294] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[295] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[296] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[297] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[298] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[299] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[300] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[301] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[302] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[303] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[304] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[305] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[306] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[307] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[308] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[309] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[310] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[311] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[312] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[313] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[314] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[315] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[316] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[317] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[318] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[319] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[320] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[321] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[322] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[323] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[324] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[325] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[326] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[327] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[328] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[329] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[330] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[331] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[332] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[333] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[334] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[335] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[336] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[337] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[338] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[339] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[340] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[341] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[342] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[343] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[344] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[345] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[346] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[347] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[348] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[349] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[350] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[351] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[352] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[353] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[354] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[355] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[356] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[357] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[358] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[359] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[360] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[361] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[362] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[363] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[364] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[365] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[366] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[367] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[368] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[369] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[370] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[371] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[372] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[373] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[374] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[375] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[376] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[377] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[378] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[379] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[380] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[381] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[382] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[383] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[384] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[385] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[386] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[387] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[388] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[389] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[390] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[391] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[392] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[393] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[394] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[395] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[396] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[397] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[398] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[399] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[400] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[401] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[402] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[403] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[404] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[405] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[406] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[407] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[408] = 1U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[409] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[410] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[411] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[412] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[413] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[414] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[415] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[416] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[417] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[418] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[419] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[420] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[421] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[422] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[423] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[424] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[425] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[426] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[427] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[428] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[429] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[430] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[431] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[432] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[433] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[434] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[435] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[436] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[437] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[438] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[439] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[440] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[441] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[442] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[443] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[444] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[445] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[446] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[447] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[448] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[449] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[450] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[451] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[452] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[453] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[454] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[455] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[456] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[457] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[458] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[459] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[460] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[461] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[462] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[463] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[464] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[465] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[466] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[467] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[468] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[469] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[470] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[471] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[472] = 1U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[473] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[474] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[475] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[476] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[477] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[478] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[479] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[480] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[481] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[482] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[483] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[484] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[485] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[486] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[487] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[488] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[489] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[490] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[491] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[492] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[493] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[494] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[495] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[496] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[497] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[498] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[499] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[500] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[501] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[502] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[503] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[504] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[505] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[506] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[507] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[508] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[509] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[510] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[511] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[512] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[513] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[514] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[515] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[516] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[517] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[518] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[519] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[520] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[521] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[522] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[523] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[524] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[525] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[526] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[527] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[528] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[529] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[530] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[531] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[532] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[533] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[534] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[535] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[536] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[537] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[538] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[539] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[540] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[541] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[542] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[543] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[544] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[545] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[546] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[547] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[548] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[549] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[550] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[551] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[552] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[553] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[554] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[555] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[556] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[557] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[558] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[559] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[560] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[561] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[562] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[563] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[564] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[565] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[566] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[567] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[568] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[569] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[570] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[571] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[572] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[573] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[574] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[575] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[576] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[577] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[578] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[579] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[580] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[581] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[582] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[583] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[584] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[585] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[586] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[587] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[588] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[589] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[590] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[591] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[592] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[593] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[594] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[595] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[596] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[597] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[598] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[599] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[600] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[601] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[602] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[603] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[604] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[605] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[606] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[607] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[608] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[609] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[610] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[611] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[612] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[613] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[614] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[615] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[616] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[617] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[618] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[619] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[620] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[621] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[622] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[623] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[624] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[625] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[626] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[627] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[628] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[629] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[630] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[631] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[632] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[633] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[634] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[635] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[636] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[637] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[638] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[639] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[640] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[641] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[642] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[643] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[644] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[645] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[646] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[647] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[648] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[649] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[650] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[651] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[652] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[653] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[654] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[655] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[656] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[657] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[658] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[659] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[660] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[661] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[662] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[663] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[664] = 1U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[665] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[666] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[667] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[668] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[669] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[670] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[671] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[672] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[673] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[674] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[675] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[676] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[677] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[678] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[679] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[680] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[681] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[682] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[683] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[684] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[685] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[686] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[687] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[688] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[689] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[690] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[691] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[692] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[693] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[694] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[695] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[696] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[697] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[698] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[699] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[700] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[701] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[702] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[703] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[704] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[705] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[706] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[707] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[708] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[709] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[710] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[711] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[712] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[713] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[714] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[715] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[716] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[717] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[718] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[719] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[720] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[721] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[722] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[723] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[724] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[725] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[726] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[727] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[728] = 1U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[729] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[730] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[731] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[732] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[733] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[734] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[735] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[736] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[737] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[738] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[739] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[740] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[741] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[742] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[743] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[744] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[745] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[746] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[747] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[748] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[749] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[750] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[751] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[752] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[753] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[754] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[755] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[756] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[757] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[758] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[759] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[760] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[761] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[762] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[763] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[764] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[765] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[766] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[767] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[768] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[769] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[770] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[771] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[772] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[773] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[774] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[775] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[776] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[777] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[778] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[779] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[780] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[781] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[782] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[783] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[784] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[785] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[786] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[787] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[788] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[789] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[790] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[791] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[792] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[793] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[794] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[795] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[796] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[797] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[798] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[799] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[800] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[801] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[802] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[803] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[804] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[805] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[806] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[807] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[808] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[809] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[810] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[811] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[812] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[813] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[814] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[815] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[816] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[817] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[818] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[819] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[820] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[821] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[822] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[823] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[824] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[825] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[826] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[827] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[828] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[829] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[830] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[831] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[832] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[833] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[834] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[835] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[836] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[837] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[838] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[839] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[840] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[841] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[842] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[843] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[844] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[845] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[846] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[847] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[848] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[849] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[850] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[851] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[852] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[853] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[854] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[855] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[856] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[857] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[858] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[859] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[860] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[861] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[862] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[863] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[864] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[865] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[866] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[867] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[868] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[869] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[870] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[871] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[872] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[873] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[874] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[875] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[876] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[877] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[878] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[879] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[880] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[881] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[882] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[883] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[884] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[885] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[886] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[887] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[888] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[889] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[890] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[891] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[892] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[893] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[894] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[895] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[896] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[897] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[898] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[899] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[900] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[901] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[902] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[903] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[904] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[905] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[906] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[907] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[908] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[909] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[910] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[911] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[912] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[913] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[914] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[915] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[916] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[917] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[918] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[919] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[920] = 1U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[921] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[922] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[923] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[924] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[925] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[926] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[927] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[928] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[929] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[930] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[931] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[932] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[933] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[934] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[935] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[936] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[937] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[938] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[939] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[940] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[941] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[942] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[943] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[944] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[945] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[946] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[947] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[948] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[949] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[950] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[951] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[952] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[953] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[954] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[955] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[956] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[957] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[958] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[959] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[960] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[961] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[962] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[963] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[964] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[965] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[966] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[967] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[968] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[969] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[970] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[971] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[972] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[973] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[974] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[975] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[976] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[977] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[978] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[979] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[980] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[981] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[982] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[983] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[984] = 1U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[985] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[986] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[987] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[988] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[989] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[990] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[991] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[992] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[993] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[994] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[995] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[996] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[997] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[998] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[999] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1000] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1001] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1002] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1003] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1004] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1005] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1006] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1007] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1008] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1009] = 2U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1010] = 4U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1011] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1012] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1013] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1014] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1015] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1016] = 8U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1017] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1018] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1019] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1020] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1021] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1022] = 0U;
    __Vtable3_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__ap_NS_fsm[1023] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[0] = 2U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[1] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[2] = 1U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[3] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[4] = 2U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[5] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[6] = 3U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[7] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[8] = 2U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[9] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[10] = 1U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[11] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[12] = 3U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[13] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[14] = 1U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[15] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[16] = 2U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[17] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[18] = 3U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[19] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[20] = 2U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[21] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[22] = 2U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[23] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[24] = 2U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[25] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[26] = 3U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[27] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[28] = 3U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[29] = 0U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[30] = 3U;
    __Vtable4_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state[31] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[0] = 2U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[1] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[2] = 1U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[3] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[4] = 2U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[5] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[6] = 3U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[7] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[8] = 2U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[9] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[10] = 1U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[11] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[12] = 3U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[13] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[14] = 1U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[15] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[16] = 2U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[17] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[18] = 3U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[19] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[20] = 2U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[21] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[22] = 2U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[23] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[24] = 2U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[25] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[26] = 3U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[27] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[28] = 3U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[29] = 0U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[30] = 3U;
    __Vtable5_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state[31] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[0] = 2U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[1] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[2] = 2U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[3] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[4] = 1U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[5] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[6] = 1U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[7] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[8] = 2U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[9] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[10] = 3U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[11] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[12] = 3U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[13] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[14] = 1U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[15] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[16] = 2U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[17] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[18] = 2U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[19] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[20] = 3U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[21] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[22] = 3U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[23] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[24] = 2U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[25] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[26] = 3U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[27] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[28] = 2U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[29] = 0U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[30] = 3U;
    __Vtable6_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state[31] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[0] = 2U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[1] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[2] = 1U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[3] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[4] = 2U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[5] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[6] = 3U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[7] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[8] = 2U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[9] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[10] = 1U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[11] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[12] = 3U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[13] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[14] = 1U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[15] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[16] = 2U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[17] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[18] = 3U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[19] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[20] = 2U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[21] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[22] = 2U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[23] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[24] = 2U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[25] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[26] = 3U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[27] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[28] = 3U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[29] = 0U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[30] = 3U;
    __Vtable7_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state[31] = 0U;
    __Vtableidx8 = VL_RAND_RESET_I(10);
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[0] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[2] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[3] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[4] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[5] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[6] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[7] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[8] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[9] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[10] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[11] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[12] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[13] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[14] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[15] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[16] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[17] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[18] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[19] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[20] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[21] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[22] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[23] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[24] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[25] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[26] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[27] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[28] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[29] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[30] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[31] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[32] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[33] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[34] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[35] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[36] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[37] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[38] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[39] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[40] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[41] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[42] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[43] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[44] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[45] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[46] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[47] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[48] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[49] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[50] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[51] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[52] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[53] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[54] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[55] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[56] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[57] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[58] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[59] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[60] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[61] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[62] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[63] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[64] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[65] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[66] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[67] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[68] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[69] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[70] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[71] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[72] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[73] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[74] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[75] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[76] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[77] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[78] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[79] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[80] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[81] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[82] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[83] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[84] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[85] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[86] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[87] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[88] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[89] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[90] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[91] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[92] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[93] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[94] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[95] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[96] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[97] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[98] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[99] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[100] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[101] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[102] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[103] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[104] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[105] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[106] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[107] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[108] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[109] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[110] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[111] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[112] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[113] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[114] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[115] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[116] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[117] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[118] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[119] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[120] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[121] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[122] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[123] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[124] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[125] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[126] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[127] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[128] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[129] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[130] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[131] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[132] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[133] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[134] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[135] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[136] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[137] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[138] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[139] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[140] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[141] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[142] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[143] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[144] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[145] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[146] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[147] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[148] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[149] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[150] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[151] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[152] = 1U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[153] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[154] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[155] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[156] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[157] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[158] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[159] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[160] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[161] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[162] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[163] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[164] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[165] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[166] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[167] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[168] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[169] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[170] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[171] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[172] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[173] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[174] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[175] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[176] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[177] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[178] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[179] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[180] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[181] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[182] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[183] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[184] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[185] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[186] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[187] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[188] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[189] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[190] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[191] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[192] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[193] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[194] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[195] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[196] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[197] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[198] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[199] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[200] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[201] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[202] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[203] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[204] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[205] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[206] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[207] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[208] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[209] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[210] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[211] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[212] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[213] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[214] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[215] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[216] = 1U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[217] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[218] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[219] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[220] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[221] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[222] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[223] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[224] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[225] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[226] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[227] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[228] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[229] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[230] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[231] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[232] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[233] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[234] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[235] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[236] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[237] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[238] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[239] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[240] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[241] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[242] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[243] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[244] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[245] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[246] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[247] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[248] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[249] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[250] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[251] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[252] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[253] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[254] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[255] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[256] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[257] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[258] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[259] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[260] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[261] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[262] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[263] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[264] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[265] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[266] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[267] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[268] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[269] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[270] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[271] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[272] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[273] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[274] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[275] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[276] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[277] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[278] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[279] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[280] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[281] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[282] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[283] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[284] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[285] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[286] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[287] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[288] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[289] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[290] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[291] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[292] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[293] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[294] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[295] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[296] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[297] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[298] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[299] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[300] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[301] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[302] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[303] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[304] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[305] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[306] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[307] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[308] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[309] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[310] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[311] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[312] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[313] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[314] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[315] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[316] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[317] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[318] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[319] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[320] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[321] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[322] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[323] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[324] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[325] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[326] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[327] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[328] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[329] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[330] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[331] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[332] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[333] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[334] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[335] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[336] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[337] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[338] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[339] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[340] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[341] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[342] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[343] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[344] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[345] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[346] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[347] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[348] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[349] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[350] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[351] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[352] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[353] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[354] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[355] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[356] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[357] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[358] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[359] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[360] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[361] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[362] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[363] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[364] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[365] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[366] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[367] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[368] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[369] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[370] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[371] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[372] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[373] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[374] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[375] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[376] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[377] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[378] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[379] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[380] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[381] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[382] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[383] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[384] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[385] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[386] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[387] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[388] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[389] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[390] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[391] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[392] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[393] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[394] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[395] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[396] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[397] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[398] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[399] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[400] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[401] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[402] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[403] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[404] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[405] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[406] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[407] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[408] = 1U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[409] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[410] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[411] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[412] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[413] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[414] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[415] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[416] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[417] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[418] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[419] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[420] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[421] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[422] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[423] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[424] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[425] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[426] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[427] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[428] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[429] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[430] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[431] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[432] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[433] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[434] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[435] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[436] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[437] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[438] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[439] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[440] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[441] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[442] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[443] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[444] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[445] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[446] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[447] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[448] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[449] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[450] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[451] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[452] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[453] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[454] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[455] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[456] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[457] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[458] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[459] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[460] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[461] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[462] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[463] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[464] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[465] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[466] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[467] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[468] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[469] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[470] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[471] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[472] = 1U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[473] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[474] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[475] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[476] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[477] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[478] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[479] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[480] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[481] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[482] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[483] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[484] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[485] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[486] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[487] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[488] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[489] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[490] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[491] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[492] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[493] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[494] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[495] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[496] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[497] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[498] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[499] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[500] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[501] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[502] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[503] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[504] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[505] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[506] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[507] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[508] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[509] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[510] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[511] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[512] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[513] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[514] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[515] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[516] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[517] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[518] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[519] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[520] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[521] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[522] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[523] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[524] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[525] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[526] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[527] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[528] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[529] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[530] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[531] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[532] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[533] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[534] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[535] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[536] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[537] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[538] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[539] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[540] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[541] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[542] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[543] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[544] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[545] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[546] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[547] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[548] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[549] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[550] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[551] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[552] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[553] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[554] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[555] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[556] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[557] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[558] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[559] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[560] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[561] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[562] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[563] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[564] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[565] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[566] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[567] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[568] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[569] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[570] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[571] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[572] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[573] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[574] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[575] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[576] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[577] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[578] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[579] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[580] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[581] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[582] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[583] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[584] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[585] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[586] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[587] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[588] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[589] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[590] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[591] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[592] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[593] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[594] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[595] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[596] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[597] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[598] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[599] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[600] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[601] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[602] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[603] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[604] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[605] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[606] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[607] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[608] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[609] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[610] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[611] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[612] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[613] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[614] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[615] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[616] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[617] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[618] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[619] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[620] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[621] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[622] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[623] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[624] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[625] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[626] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[627] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[628] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[629] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[630] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[631] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[632] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[633] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[634] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[635] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[636] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[637] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[638] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[639] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[640] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[641] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[642] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[643] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[644] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[645] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[646] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[647] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[648] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[649] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[650] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[651] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[652] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[653] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[654] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[655] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[656] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[657] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[658] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[659] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[660] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[661] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[662] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[663] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[664] = 1U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[665] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[666] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[667] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[668] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[669] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[670] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[671] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[672] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[673] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[674] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[675] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[676] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[677] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[678] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[679] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[680] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[681] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[682] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[683] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[684] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[685] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[686] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[687] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[688] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[689] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[690] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[691] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[692] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[693] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[694] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[695] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[696] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[697] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[698] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[699] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[700] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[701] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[702] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[703] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[704] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[705] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[706] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[707] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[708] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[709] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[710] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[711] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[712] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[713] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[714] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[715] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[716] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[717] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[718] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[719] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[720] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[721] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[722] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[723] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[724] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[725] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[726] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[727] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[728] = 1U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[729] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[730] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[731] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[732] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[733] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[734] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[735] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[736] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[737] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[738] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[739] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[740] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[741] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[742] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[743] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[744] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[745] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[746] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[747] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[748] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[749] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[750] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[751] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[752] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[753] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[754] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[755] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[756] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[757] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[758] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[759] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[760] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[761] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[762] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[763] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[764] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[765] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[766] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[767] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[768] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[769] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[770] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[771] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[772] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[773] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[774] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[775] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[776] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[777] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[778] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[779] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[780] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[781] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[782] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[783] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[784] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[785] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[786] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[787] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[788] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[789] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[790] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[791] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[792] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[793] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[794] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[795] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[796] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[797] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[798] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[799] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[800] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[801] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[802] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[803] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[804] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[805] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[806] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[807] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[808] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[809] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[810] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[811] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[812] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[813] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[814] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[815] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[816] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[817] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[818] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[819] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[820] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[821] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[822] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[823] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[824] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[825] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[826] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[827] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[828] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[829] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[830] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[831] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[832] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[833] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[834] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[835] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[836] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[837] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[838] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[839] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[840] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[841] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[842] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[843] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[844] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[845] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[846] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[847] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[848] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[849] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[850] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[851] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[852] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[853] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[854] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[855] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[856] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[857] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[858] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[859] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[860] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[861] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[862] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[863] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[864] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[865] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[866] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[867] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[868] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[869] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[870] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[871] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[872] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[873] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[874] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[875] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[876] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[877] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[878] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[879] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[880] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[881] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[882] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[883] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[884] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[885] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[886] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[887] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[888] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[889] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[890] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[891] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[892] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[893] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[894] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[895] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[896] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[897] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[898] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[899] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[900] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[901] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[902] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[903] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[904] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[905] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[906] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[907] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[908] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[909] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[910] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[911] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[912] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[913] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[914] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[915] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[916] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[917] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[918] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[919] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[920] = 1U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[921] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[922] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[923] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[924] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[925] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[926] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[927] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[928] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[929] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[930] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[931] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[932] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[933] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[934] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[935] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[936] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[937] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[938] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[939] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[940] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[941] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[942] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[943] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[944] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[945] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[946] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[947] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[948] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[949] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[950] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[951] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[952] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[953] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[954] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[955] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[956] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[957] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[958] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[959] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[960] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[961] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[962] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[963] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[964] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[965] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[966] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[967] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[968] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[969] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[970] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[971] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[972] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[973] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[974] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[975] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[976] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[977] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[978] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[979] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[980] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[981] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[982] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[983] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[984] = 1U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[985] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[986] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[987] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[988] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[989] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[990] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[991] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[992] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[993] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[994] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[995] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[996] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[997] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[998] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[999] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1000] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1001] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1002] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1003] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1004] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1005] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1006] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1007] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1008] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1009] = 2U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1010] = 4U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1011] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1012] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1013] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1014] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1015] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1016] = 8U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1017] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1018] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1019] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1020] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1021] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1022] = 0U;
    __Vtable8_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__ap_NS_fsm[1023] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[0] = 2U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[1] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[2] = 1U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[3] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[4] = 2U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[5] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[6] = 3U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[7] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[8] = 2U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[9] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[10] = 1U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[11] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[12] = 3U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[13] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[14] = 1U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[15] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[16] = 2U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[17] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[18] = 3U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[19] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[20] = 2U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[21] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[22] = 2U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[23] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[24] = 2U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[25] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[26] = 3U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[27] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[28] = 3U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[29] = 0U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[30] = 3U;
    __Vtable9_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state[31] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[0] = 2U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[1] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[2] = 1U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[3] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[4] = 2U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[5] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[6] = 3U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[7] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[8] = 2U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[9] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[10] = 1U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[11] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[12] = 3U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[13] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[14] = 1U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[15] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[16] = 2U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[17] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[18] = 3U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[19] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[20] = 2U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[21] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[22] = 2U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[23] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[24] = 2U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[25] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[26] = 3U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[27] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[28] = 3U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[29] = 0U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[30] = 3U;
    __Vtable10_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state[31] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[0] = 2U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[1] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[2] = 2U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[3] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[4] = 1U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[5] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[6] = 1U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[7] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[8] = 2U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[9] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[10] = 3U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[11] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[12] = 3U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[13] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[14] = 1U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[15] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[16] = 2U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[17] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[18] = 2U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[19] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[20] = 3U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[21] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[22] = 3U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[23] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[24] = 2U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[25] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[26] = 3U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[27] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[28] = 2U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[29] = 0U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[30] = 3U;
    __Vtable11_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state[31] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[0] = 2U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[1] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[2] = 1U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[3] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[4] = 2U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[5] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[6] = 3U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[7] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[8] = 2U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[9] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[10] = 1U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[11] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[12] = 3U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[13] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[14] = 1U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[15] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[16] = 2U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[17] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[18] = 3U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[19] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[20] = 2U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[21] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[22] = 2U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[23] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[24] = 2U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[25] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[26] = 3U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[27] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[28] = 3U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[29] = 0U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[30] = 3U;
    __Vtable12_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state[31] = 0U;
    __Vtableidx13 = VL_RAND_RESET_I(10);
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[0] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[2] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[3] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[4] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[5] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[6] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[7] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[8] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[9] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[10] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[11] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[12] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[13] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[14] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[15] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[16] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[17] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[18] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[19] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[20] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[21] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[22] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[23] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[24] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[25] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[26] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[27] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[28] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[29] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[30] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[31] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[32] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[33] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[34] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[35] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[36] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[37] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[38] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[39] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[40] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[41] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[42] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[43] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[44] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[45] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[46] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[47] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[48] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[49] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[50] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[51] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[52] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[53] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[54] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[55] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[56] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[57] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[58] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[59] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[60] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[61] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[62] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[63] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[64] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[65] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[66] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[67] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[68] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[69] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[70] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[71] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[72] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[73] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[74] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[75] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[76] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[77] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[78] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[79] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[80] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[81] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[82] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[83] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[84] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[85] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[86] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[87] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[88] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[89] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[90] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[91] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[92] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[93] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[94] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[95] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[96] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[97] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[98] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[99] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[100] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[101] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[102] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[103] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[104] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[105] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[106] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[107] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[108] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[109] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[110] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[111] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[112] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[113] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[114] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[115] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[116] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[117] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[118] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[119] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[120] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[121] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[122] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[123] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[124] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[125] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[126] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[127] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[128] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[129] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[130] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[131] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[132] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[133] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[134] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[135] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[136] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[137] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[138] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[139] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[140] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[141] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[142] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[143] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[144] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[145] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[146] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[147] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[148] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[149] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[150] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[151] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[152] = 1U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[153] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[154] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[155] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[156] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[157] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[158] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[159] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[160] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[161] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[162] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[163] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[164] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[165] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[166] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[167] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[168] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[169] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[170] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[171] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[172] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[173] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[174] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[175] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[176] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[177] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[178] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[179] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[180] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[181] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[182] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[183] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[184] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[185] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[186] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[187] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[188] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[189] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[190] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[191] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[192] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[193] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[194] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[195] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[196] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[197] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[198] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[199] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[200] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[201] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[202] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[203] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[204] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[205] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[206] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[207] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[208] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[209] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[210] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[211] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[212] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[213] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[214] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[215] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[216] = 1U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[217] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[218] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[219] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[220] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[221] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[222] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[223] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[224] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[225] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[226] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[227] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[228] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[229] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[230] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[231] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[232] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[233] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[234] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[235] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[236] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[237] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[238] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[239] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[240] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[241] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[242] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[243] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[244] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[245] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[246] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[247] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[248] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[249] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[250] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[251] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[252] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[253] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[254] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[255] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[256] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[257] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[258] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[259] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[260] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[261] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[262] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[263] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[264] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[265] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[266] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[267] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[268] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[269] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[270] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[271] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[272] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[273] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[274] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[275] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[276] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[277] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[278] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[279] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[280] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[281] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[282] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[283] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[284] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[285] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[286] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[287] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[288] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[289] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[290] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[291] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[292] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[293] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[294] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[295] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[296] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[297] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[298] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[299] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[300] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[301] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[302] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[303] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[304] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[305] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[306] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[307] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[308] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[309] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[310] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[311] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[312] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[313] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[314] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[315] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[316] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[317] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[318] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[319] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[320] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[321] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[322] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[323] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[324] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[325] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[326] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[327] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[328] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[329] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[330] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[331] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[332] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[333] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[334] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[335] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[336] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[337] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[338] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[339] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[340] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[341] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[342] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[343] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[344] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[345] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[346] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[347] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[348] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[349] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[350] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[351] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[352] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[353] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[354] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[355] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[356] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[357] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[358] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[359] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[360] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[361] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[362] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[363] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[364] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[365] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[366] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[367] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[368] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[369] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[370] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[371] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[372] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[373] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[374] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[375] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[376] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[377] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[378] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[379] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[380] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[381] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[382] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[383] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[384] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[385] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[386] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[387] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[388] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[389] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[390] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[391] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[392] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[393] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[394] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[395] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[396] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[397] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[398] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[399] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[400] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[401] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[402] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[403] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[404] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[405] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[406] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[407] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[408] = 1U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[409] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[410] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[411] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[412] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[413] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[414] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[415] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[416] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[417] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[418] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[419] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[420] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[421] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[422] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[423] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[424] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[425] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[426] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[427] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[428] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[429] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[430] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[431] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[432] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[433] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[434] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[435] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[436] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[437] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[438] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[439] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[440] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[441] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[442] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[443] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[444] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[445] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[446] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[447] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[448] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[449] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[450] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[451] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[452] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[453] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[454] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[455] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[456] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[457] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[458] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[459] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[460] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[461] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[462] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[463] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[464] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[465] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[466] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[467] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[468] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[469] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[470] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[471] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[472] = 1U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[473] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[474] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[475] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[476] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[477] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[478] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[479] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[480] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[481] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[482] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[483] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[484] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[485] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[486] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[487] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[488] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[489] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[490] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[491] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[492] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[493] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[494] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[495] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[496] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[497] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[498] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[499] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[500] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[501] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[502] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[503] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[504] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[505] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[506] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[507] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[508] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[509] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[510] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[511] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[512] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[513] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[514] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[515] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[516] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[517] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[518] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[519] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[520] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[521] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[522] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[523] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[524] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[525] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[526] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[527] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[528] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[529] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[530] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[531] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[532] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[533] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[534] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[535] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[536] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[537] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[538] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[539] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[540] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[541] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[542] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[543] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[544] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[545] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[546] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[547] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[548] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[549] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[550] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[551] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[552] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[553] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[554] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[555] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[556] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[557] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[558] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[559] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[560] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[561] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[562] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[563] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[564] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[565] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[566] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[567] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[568] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[569] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[570] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[571] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[572] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[573] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[574] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[575] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[576] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[577] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[578] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[579] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[580] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[581] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[582] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[583] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[584] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[585] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[586] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[587] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[588] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[589] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[590] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[591] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[592] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[593] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[594] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[595] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[596] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[597] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[598] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[599] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[600] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[601] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[602] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[603] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[604] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[605] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[606] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[607] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[608] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[609] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[610] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[611] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[612] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[613] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[614] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[615] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[616] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[617] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[618] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[619] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[620] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[621] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[622] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[623] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[624] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[625] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[626] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[627] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[628] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[629] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[630] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[631] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[632] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[633] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[634] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[635] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[636] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[637] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[638] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[639] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[640] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[641] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[642] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[643] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[644] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[645] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[646] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[647] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[648] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[649] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[650] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[651] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[652] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[653] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[654] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[655] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[656] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[657] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[658] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[659] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[660] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[661] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[662] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[663] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[664] = 1U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[665] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[666] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[667] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[668] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[669] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[670] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[671] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[672] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[673] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[674] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[675] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[676] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[677] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[678] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[679] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[680] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[681] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[682] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[683] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[684] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[685] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[686] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[687] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[688] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[689] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[690] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[691] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[692] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[693] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[694] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[695] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[696] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[697] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[698] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[699] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[700] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[701] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[702] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[703] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[704] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[705] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[706] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[707] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[708] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[709] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[710] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[711] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[712] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[713] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[714] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[715] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[716] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[717] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[718] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[719] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[720] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[721] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[722] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[723] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[724] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[725] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[726] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[727] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[728] = 1U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[729] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[730] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[731] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[732] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[733] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[734] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[735] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[736] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[737] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[738] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[739] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[740] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[741] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[742] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[743] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[744] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[745] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[746] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[747] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[748] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[749] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[750] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[751] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[752] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[753] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[754] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[755] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[756] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[757] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[758] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[759] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[760] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[761] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[762] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[763] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[764] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[765] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[766] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[767] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[768] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[769] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[770] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[771] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[772] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[773] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[774] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[775] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[776] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[777] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[778] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[779] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[780] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[781] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[782] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[783] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[784] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[785] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[786] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[787] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[788] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[789] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[790] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[791] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[792] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[793] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[794] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[795] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[796] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[797] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[798] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[799] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[800] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[801] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[802] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[803] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[804] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[805] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[806] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[807] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[808] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[809] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[810] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[811] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[812] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[813] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[814] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[815] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[816] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[817] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[818] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[819] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[820] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[821] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[822] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[823] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[824] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[825] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[826] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[827] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[828] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[829] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[830] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[831] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[832] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[833] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[834] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[835] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[836] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[837] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[838] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[839] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[840] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[841] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[842] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[843] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[844] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[845] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[846] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[847] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[848] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[849] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[850] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[851] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[852] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[853] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[854] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[855] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[856] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[857] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[858] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[859] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[860] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[861] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[862] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[863] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[864] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[865] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[866] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[867] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[868] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[869] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[870] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[871] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[872] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[873] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[874] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[875] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[876] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[877] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[878] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[879] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[880] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[881] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[882] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[883] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[884] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[885] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[886] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[887] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[888] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[889] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[890] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[891] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[892] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[893] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[894] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[895] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[896] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[897] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[898] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[899] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[900] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[901] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[902] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[903] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[904] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[905] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[906] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[907] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[908] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[909] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[910] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[911] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[912] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[913] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[914] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[915] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[916] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[917] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[918] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[919] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[920] = 1U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[921] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[922] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[923] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[924] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[925] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[926] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[927] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[928] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[929] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[930] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[931] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[932] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[933] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[934] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[935] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[936] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[937] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[938] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[939] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[940] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[941] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[942] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[943] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[944] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[945] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[946] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[947] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[948] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[949] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[950] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[951] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[952] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[953] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[954] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[955] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[956] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[957] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[958] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[959] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[960] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[961] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[962] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[963] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[964] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[965] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[966] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[967] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[968] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[969] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[970] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[971] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[972] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[973] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[974] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[975] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[976] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[977] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[978] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[979] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[980] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[981] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[982] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[983] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[984] = 1U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[985] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[986] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[987] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[988] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[989] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[990] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[991] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[992] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[993] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[994] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[995] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[996] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[997] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[998] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[999] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1000] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1001] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1002] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1003] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1004] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1005] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1006] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1007] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1008] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1009] = 2U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1010] = 4U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1011] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1012] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1013] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1014] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1015] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1016] = 8U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1017] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1018] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1019] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1020] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1021] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1022] = 0U;
    __Vtable13_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__ap_NS_fsm[1023] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[0] = 2U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[1] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[2] = 1U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[3] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[4] = 2U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[5] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[6] = 3U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[7] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[8] = 2U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[9] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[10] = 1U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[11] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[12] = 3U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[13] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[14] = 1U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[15] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[16] = 2U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[17] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[18] = 3U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[19] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[20] = 2U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[21] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[22] = 2U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[23] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[24] = 2U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[25] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[26] = 3U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[27] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[28] = 3U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[29] = 0U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[30] = 3U;
    __Vtable14_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state[31] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[0] = 2U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[1] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[2] = 1U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[3] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[4] = 2U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[5] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[6] = 3U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[7] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[8] = 2U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[9] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[10] = 1U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[11] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[12] = 3U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[13] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[14] = 1U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[15] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[16] = 2U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[17] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[18] = 3U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[19] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[20] = 2U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[21] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[22] = 2U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[23] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[24] = 2U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[25] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[26] = 3U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[27] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[28] = 3U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[29] = 0U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[30] = 3U;
    __Vtable15_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state[31] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[0] = 2U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[1] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[2] = 2U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[3] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[4] = 1U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[5] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[6] = 1U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[7] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[8] = 2U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[9] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[10] = 3U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[11] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[12] = 3U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[13] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[14] = 1U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[15] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[16] = 2U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[17] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[18] = 2U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[19] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[20] = 3U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[21] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[22] = 3U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[23] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[24] = 2U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[25] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[26] = 3U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[27] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[28] = 2U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[29] = 0U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[30] = 3U;
    __Vtable16_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state[31] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[0] = 2U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[1] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[2] = 1U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[3] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[4] = 2U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[5] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[6] = 3U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[7] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[8] = 2U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[9] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[10] = 1U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[11] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[12] = 3U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[13] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[14] = 1U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[15] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[16] = 2U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[17] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[18] = 3U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[19] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[20] = 2U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[21] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[22] = 2U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[23] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[24] = 2U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[25] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[26] = 3U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[27] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[28] = 3U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[29] = 0U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[30] = 3U;
    __Vtable17_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state[31] = 0U;
    __Vtableidx18 = VL_RAND_RESET_I(10);
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[0] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[2] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[3] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[4] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[5] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[6] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[7] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[8] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[9] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[10] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[11] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[12] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[13] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[14] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[15] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[16] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[17] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[18] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[19] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[20] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[21] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[22] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[23] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[24] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[25] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[26] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[27] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[28] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[29] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[30] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[31] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[32] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[33] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[34] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[35] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[36] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[37] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[38] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[39] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[40] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[41] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[42] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[43] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[44] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[45] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[46] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[47] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[48] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[49] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[50] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[51] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[52] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[53] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[54] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[55] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[56] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[57] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[58] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[59] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[60] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[61] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[62] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[63] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[64] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[65] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[66] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[67] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[68] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[69] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[70] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[71] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[72] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[73] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[74] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[75] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[76] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[77] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[78] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[79] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[80] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[81] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[82] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[83] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[84] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[85] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[86] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[87] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[88] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[89] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[90] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[91] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[92] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[93] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[94] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[95] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[96] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[97] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[98] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[99] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[100] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[101] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[102] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[103] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[104] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[105] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[106] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[107] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[108] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[109] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[110] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[111] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[112] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[113] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[114] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[115] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[116] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[117] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[118] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[119] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[120] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[121] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[122] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[123] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[124] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[125] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[126] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[127] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[128] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[129] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[130] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[131] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[132] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[133] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[134] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[135] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[136] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[137] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[138] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[139] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[140] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[141] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[142] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[143] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[144] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[145] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[146] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[147] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[148] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[149] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[150] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[151] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[152] = 1U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[153] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[154] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[155] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[156] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[157] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[158] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[159] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[160] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[161] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[162] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[163] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[164] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[165] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[166] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[167] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[168] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[169] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[170] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[171] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[172] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[173] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[174] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[175] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[176] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[177] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[178] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[179] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[180] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[181] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[182] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[183] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[184] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[185] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[186] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[187] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[188] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[189] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[190] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[191] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[192] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[193] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[194] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[195] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[196] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[197] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[198] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[199] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[200] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[201] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[202] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[203] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[204] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[205] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[206] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[207] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[208] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[209] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[210] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[211] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[212] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[213] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[214] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[215] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[216] = 1U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[217] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[218] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[219] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[220] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[221] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[222] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[223] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[224] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[225] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[226] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[227] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[228] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[229] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[230] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[231] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[232] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[233] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[234] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[235] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[236] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[237] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[238] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[239] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[240] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[241] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[242] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[243] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[244] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[245] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[246] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[247] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[248] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[249] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[250] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[251] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[252] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[253] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[254] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[255] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[256] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[257] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[258] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[259] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[260] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[261] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[262] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[263] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[264] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[265] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[266] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[267] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[268] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[269] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[270] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[271] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[272] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[273] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[274] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[275] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[276] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[277] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[278] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[279] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[280] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[281] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[282] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[283] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[284] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[285] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[286] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[287] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[288] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[289] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[290] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[291] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[292] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[293] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[294] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[295] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[296] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[297] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[298] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[299] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[300] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[301] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[302] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[303] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[304] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[305] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[306] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[307] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[308] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[309] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[310] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[311] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[312] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[313] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[314] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[315] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[316] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[317] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[318] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[319] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[320] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[321] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[322] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[323] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[324] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[325] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[326] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[327] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[328] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[329] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[330] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[331] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[332] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[333] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[334] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[335] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[336] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[337] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[338] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[339] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[340] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[341] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[342] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[343] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[344] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[345] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[346] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[347] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[348] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[349] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[350] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[351] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[352] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[353] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[354] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[355] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[356] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[357] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[358] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[359] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[360] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[361] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[362] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[363] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[364] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[365] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[366] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[367] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[368] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[369] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[370] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[371] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[372] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[373] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[374] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[375] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[376] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[377] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[378] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[379] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[380] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[381] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[382] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[383] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[384] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[385] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[386] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[387] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[388] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[389] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[390] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[391] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[392] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[393] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[394] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[395] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[396] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[397] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[398] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[399] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[400] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[401] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[402] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[403] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[404] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[405] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[406] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[407] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[408] = 1U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[409] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[410] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[411] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[412] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[413] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[414] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[415] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[416] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[417] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[418] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[419] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[420] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[421] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[422] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[423] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[424] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[425] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[426] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[427] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[428] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[429] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[430] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[431] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[432] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[433] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[434] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[435] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[436] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[437] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[438] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[439] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[440] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[441] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[442] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[443] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[444] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[445] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[446] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[447] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[448] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[449] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[450] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[451] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[452] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[453] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[454] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[455] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[456] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[457] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[458] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[459] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[460] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[461] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[462] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[463] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[464] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[465] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[466] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[467] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[468] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[469] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[470] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[471] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[472] = 1U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[473] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[474] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[475] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[476] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[477] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[478] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[479] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[480] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[481] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[482] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[483] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[484] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[485] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[486] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[487] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[488] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[489] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[490] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[491] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[492] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[493] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[494] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[495] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[496] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[497] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[498] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[499] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[500] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[501] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[502] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[503] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[504] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[505] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[506] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[507] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[508] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[509] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[510] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[511] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[512] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[513] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[514] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[515] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[516] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[517] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[518] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[519] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[520] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[521] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[522] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[523] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[524] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[525] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[526] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[527] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[528] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[529] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[530] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[531] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[532] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[533] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[534] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[535] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[536] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[537] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[538] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[539] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[540] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[541] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[542] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[543] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[544] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[545] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[546] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[547] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[548] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[549] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[550] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[551] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[552] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[553] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[554] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[555] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[556] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[557] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[558] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[559] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[560] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[561] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[562] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[563] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[564] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[565] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[566] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[567] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[568] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[569] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[570] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[571] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[572] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[573] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[574] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[575] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[576] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[577] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[578] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[579] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[580] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[581] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[582] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[583] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[584] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[585] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[586] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[587] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[588] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[589] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[590] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[591] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[592] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[593] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[594] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[595] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[596] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[597] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[598] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[599] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[600] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[601] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[602] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[603] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[604] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[605] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[606] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[607] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[608] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[609] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[610] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[611] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[612] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[613] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[614] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[615] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[616] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[617] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[618] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[619] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[620] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[621] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[622] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[623] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[624] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[625] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[626] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[627] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[628] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[629] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[630] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[631] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[632] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[633] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[634] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[635] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[636] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[637] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[638] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[639] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[640] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[641] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[642] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[643] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[644] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[645] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[646] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[647] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[648] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[649] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[650] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[651] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[652] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[653] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[654] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[655] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[656] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[657] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[658] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[659] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[660] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[661] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[662] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[663] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[664] = 1U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[665] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[666] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[667] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[668] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[669] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[670] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[671] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[672] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[673] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[674] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[675] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[676] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[677] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[678] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[679] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[680] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[681] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[682] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[683] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[684] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[685] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[686] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[687] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[688] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[689] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[690] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[691] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[692] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[693] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[694] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[695] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[696] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[697] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[698] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[699] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[700] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[701] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[702] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[703] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[704] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[705] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[706] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[707] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[708] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[709] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[710] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[711] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[712] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[713] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[714] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[715] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[716] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[717] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[718] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[719] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[720] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[721] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[722] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[723] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[724] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[725] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[726] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[727] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[728] = 1U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[729] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[730] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[731] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[732] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[733] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[734] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[735] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[736] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[737] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[738] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[739] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[740] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[741] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[742] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[743] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[744] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[745] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[746] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[747] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[748] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[749] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[750] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[751] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[752] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[753] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[754] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[755] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[756] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[757] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[758] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[759] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[760] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[761] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[762] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[763] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[764] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[765] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[766] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[767] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[768] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[769] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[770] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[771] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[772] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[773] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[774] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[775] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[776] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[777] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[778] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[779] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[780] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[781] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[782] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[783] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[784] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[785] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[786] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[787] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[788] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[789] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[790] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[791] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[792] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[793] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[794] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[795] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[796] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[797] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[798] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[799] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[800] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[801] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[802] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[803] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[804] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[805] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[806] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[807] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[808] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[809] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[810] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[811] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[812] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[813] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[814] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[815] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[816] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[817] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[818] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[819] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[820] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[821] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[822] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[823] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[824] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[825] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[826] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[827] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[828] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[829] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[830] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[831] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[832] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[833] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[834] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[835] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[836] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[837] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[838] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[839] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[840] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[841] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[842] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[843] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[844] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[845] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[846] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[847] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[848] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[849] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[850] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[851] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[852] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[853] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[854] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[855] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[856] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[857] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[858] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[859] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[860] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[861] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[862] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[863] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[864] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[865] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[866] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[867] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[868] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[869] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[870] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[871] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[872] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[873] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[874] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[875] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[876] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[877] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[878] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[879] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[880] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[881] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[882] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[883] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[884] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[885] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[886] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[887] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[888] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[889] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[890] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[891] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[892] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[893] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[894] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[895] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[896] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[897] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[898] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[899] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[900] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[901] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[902] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[903] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[904] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[905] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[906] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[907] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[908] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[909] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[910] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[911] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[912] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[913] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[914] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[915] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[916] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[917] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[918] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[919] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[920] = 1U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[921] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[922] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[923] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[924] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[925] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[926] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[927] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[928] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[929] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[930] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[931] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[932] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[933] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[934] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[935] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[936] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[937] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[938] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[939] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[940] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[941] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[942] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[943] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[944] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[945] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[946] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[947] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[948] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[949] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[950] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[951] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[952] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[953] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[954] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[955] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[956] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[957] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[958] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[959] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[960] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[961] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[962] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[963] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[964] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[965] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[966] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[967] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[968] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[969] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[970] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[971] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[972] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[973] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[974] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[975] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[976] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[977] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[978] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[979] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[980] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[981] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[982] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[983] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[984] = 1U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[985] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[986] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[987] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[988] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[989] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[990] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[991] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[992] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[993] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[994] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[995] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[996] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[997] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[998] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[999] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1000] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1001] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1002] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1003] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1004] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1005] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1006] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1007] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1008] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1009] = 2U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1010] = 4U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1011] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1012] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1013] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1014] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1015] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1016] = 8U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1017] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1018] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1019] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1020] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1021] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1022] = 0U;
    __Vtable18_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__ap_NS_fsm[1023] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[0] = 2U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[1] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[2] = 1U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[3] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[4] = 2U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[5] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[6] = 3U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[7] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[8] = 2U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[9] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[10] = 1U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[11] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[12] = 3U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[13] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[14] = 1U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[15] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[16] = 2U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[17] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[18] = 3U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[19] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[20] = 2U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[21] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[22] = 2U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[23] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[24] = 2U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[25] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[26] = 3U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[27] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[28] = 3U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[29] = 0U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[30] = 3U;
    __Vtable19_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state[31] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[0] = 2U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[1] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[2] = 1U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[3] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[4] = 2U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[5] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[6] = 3U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[7] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[8] = 2U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[9] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[10] = 1U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[11] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[12] = 3U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[13] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[14] = 1U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[15] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[16] = 2U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[17] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[18] = 3U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[19] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[20] = 2U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[21] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[22] = 2U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[23] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[24] = 2U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[25] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[26] = 3U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[27] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[28] = 3U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[29] = 0U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[30] = 3U;
    __Vtable20_VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state[31] = 0U;
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__mem__v0 = VL_RAND_RESET_I(26);
    __Vdlyvval__VerilatedTesterWrapper__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__mem__v1 = VL_RAND_RESET_I(26);
    __Vdlyvval__VerilatedTesterWrapper__DOT__mem__v1 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__mem__v1 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(76,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchDecoupledStage__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__execStage_direct__DOT__addrgen_d__DOT__grp_ExecAddrGen_Templated_1ul_16ul_0ul_s_fu_26__DOT__exitcond_reg_300 = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__StreamResizer__DOT__AXIStreamDownsizer__DOT__regState = VL_RAND_RESET_I(2);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(8);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultStage__DOT__FPGAQueue__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(9);
    VL_RAND_RESET_W(128,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_7__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(124,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(124,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(9);
    VL_RAND_RESET_W(124,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_8__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(9);
    VL_RAND_RESET_W(128,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_9__DOT__BRAMQueue__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(10);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = VL_RAND_RESET_I(10);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(10);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = VL_RAND_RESET_I(10);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_1__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(10);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = VL_RAND_RESET_I(10);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_2__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(10);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = VL_RAND_RESET_I(10);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__AsymPipelinedDualPortBRAM_3__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM__DOT__mem__v1 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_1__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_2__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__PipelinedDualPortBRAM_3__DOT__DualPortBRAM_NoBlackBox__DOT__mem__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = VL_RAND_RESET_I(1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StreamDeinterleaverQueued__DOT__FPGAQueue_3__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__j_1_fu_126 = VL_RAND_RESET_I(8);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__exitcond1_reg_1855 = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__rhstile_last_reg_1781 = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ExecInstrGen__DOT__grp_ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s_fu_26__DOT__tile_last_reg_1770 = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26_ap_start_reg = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__i_s_reg_802 = VL_RAND_RESET_I(16);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__m_1_reg_785 = VL_RAND_RESET_I(16);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__n_2_reg_779 = VL_RAND_RESET_I(16);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_6_reg_773 = VL_RAND_RESET_I(16);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__phitmp_reg_792 = VL_RAND_RESET_I(8);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_3_reg_758 = VL_RAND_RESET_I(16);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FetchInstrGen__DOT__grp_FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s_fu_26__DOT__p_s_reg_753 = VL_RAND_RESET_I(8);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__in_V_V_0_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_rd = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_sel_wr = VL_RAND_RESET_I(1);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__out_V_V_1_state = VL_RAND_RESET_I(2);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__i_s_reg_386 = VL_RAND_RESET_I(32);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__m_1_reg_372 = VL_RAND_RESET_I(16);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__n_2_reg_377 = VL_RAND_RESET_I(16);
    __Vdly__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__ResultInstrGen__DOT__grp_ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s_fu_26__DOT__p_s_reg_396 = VL_RAND_RESET_I(8);
    VL_RAND_RESET_W(208,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(208,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(208,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_4__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__BlockStridedRqGen_1__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_Q(64);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_Q(48);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_Q(48);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_1__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_Q(48);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__StandAloneP2SAccel__DOT__FPGAQueue_2__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_Q(64);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(165,__Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_5__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v0 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v1 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v2 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v3 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v4 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v5 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v6 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v7 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v8 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v9 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v10 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v11 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v12 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13 = VL_RAND_RESET_I(32);
    __Vdlyvset__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v13 = VL_RAND_RESET_I(1);
    __Vdlyvval__VerilatedTesterWrapper__DOT__BitSerialMatMulAccel__DOT__FPGAQueue_6__DOT__SRLQueue__DOT__Q_srl__DOT__srl__v14 = VL_RAND_RESET_I(32);
    __Vdly__VerilatedTesterWrapper__DOT__RegFile__DOT__regCommand_writeData = VL_RAND_RESET_I(32);
    __Vdly__VerilatedTesterWrapper__DOT__RegFile__DOT__regFile_47 = VL_RAND_RESET_I(32);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_1__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_2__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_3__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_4__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_5__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_6__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_7__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_8__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_9__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_10__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_11__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_12__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_13__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_14__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0 = VL_RAND_RESET_I(4);
    __Vdlyvval__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0 = VL_RAND_RESET_Q(64);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_15__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0 = VL_RAND_RESET_I(4);
    VL_RAND_RESET_W(99,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_16__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_17__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_18__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_19__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_20__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_21__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_22__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_23__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_24__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_25__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vdlyvdim0__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0 = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(90,__Vdlyvval__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0);
    __Vdlyvset__VerilatedTesterWrapper__DOT__Queue_26__DOT__ram__v0 = VL_RAND_RESET_I(1);
    __Vclklast__TOP__clk = VL_RAND_RESET_I(1);
    __Vm_traceActivity = VL_RAND_RESET_I(32);
}
