library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
--guarda os endere√ßos das instrucoes
--parametrisavel
entity PC is
	generic(N : positive := 3);
	port(clk : in std_logic;
	     reset : in std_logic;
		  En : in std_logic;
		  cnt : out std_logic_vector((N-1) downto 0));
end PC;

architecture Behavioral of PC is

	signal s_count : integer := 0;
	constant max : integer := 7;
begin
	process(clk)
	begin
		if(rising_edge(clk)) then
			if(reset = '1') then
				s_count <= 0;
			else
				if(En = '1') then
					if(s_count = max) then
						s_count <= 0;
					else
						s_count <= s_count + 1;
					end if;
				end if;
			end if;
		end if;
	end process;
	cnt <= std_logic_vector(to_unsigned(s_count,N));
end Behavioral;