
- Bit Shift 

1 << 0  => 1       => 1
1 << 1  => 10      => 2
1 << 2  => 100     => 4
1 << 3  => 1000    => 8
1 << 4  => 10000   => 16(h'10)
1 << 5  => 100000  => 32(h'20)

....


100 << 0  => 100  => 4
100 << 1  => 10   => 2
100 << 2  => 1    => 1


- Mux Operation
  val get = Mux(io.in > 2.U, 1.U, 10.U)(3, 2)

  Mux(io.in > 2.U, 1.U, 10.U)처리하고 (3,2) 비트로 짜르기
<br>

- 결과 
```verilog
    wire [3:0] _get_T_1 = io_in > 10'h2 ? 4'h1 : 4'ha; // @[Mux.scala 14:16]
    assign io_out = _get_T_1[3:2]; // @[Mux.scala 14:40]
```  

