`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    18:40:04 05/25/2018 
// Design Name: 
// Module Name:    OP_YIMA 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module OP_YIMA(inst,ALU_OP,rs,rt,rd,Write_Reg,imm,rd_rt_s,imm_s,rt_imm_s,Mem_Write,alu_mem_s);
	input [31:0]inst;
	output reg[2:0]ALU_OP;
	output reg[4:0]rs;
	output reg[4:0]rt;
	output reg[4:0]rd;
	output reg Write_Reg;
	output reg[15:0]imm;
	output reg rd_rt_s;
	output reg imm_s;
	output reg rt_imm_s;
	output reg Mem_Write;
	output reg alu_mem_s;
	always@(*)
	begin
		//R型指令
		if(inst[31:26]==6'b000000)
			begin
				rd=inst[15:11];
				rt=inst[20:16];
				rs=inst[25:21];
				alu_mem_s=0;
				Mem_Write=0;
				rd_rt_s=0;
				rt_imm_s=0;
				Write_Reg=(inst[5:0]==0)?1'b0:1'b1;
				case(inst[5:0])
					6'b100000:ALU_OP=3'b100;
					6'b100010:ALU_OP=3'b101;
					6'b100100:ALU_OP=3'b000;
					6'b100101:ALU_OP=3'b001;
					6'b100110:ALU_OP=3'b010;
					6'b100111:ALU_OP=3'b011;
					6'b101011:ALU_OP=3'b110;
					6'b000100:ALU_OP=3'b111;
				endcase
			end
		//I型立即数寻址指令
		if(inst[31:29]==3'b001)
			begin
				imm=inst[15:0];
				rt=inst[20:16];
				rs=inst[25:21];
				Mem_Write=0;
				rd_rt_s=1;
				rt_imm_s=1;
				alu_mem_s=0;
				Write_Reg=1;
				case(inst[31:26])
					6'b001000:begin imm_s=1;ALU_OP=3'b100;end
					6'b001100:begin imm_s=0;ALU_OP=3'b000;end
					6'b001110:begin imm_s=0;ALU_OP=3'b010;end
					6'b001011:begin imm_s=0;ALU_OP=3'b110;end
				endcase
			end
		//I型取数/存数指令
		if((inst[31:30]==2'b10)&&(inst[28:26]==3'b011))
			begin
				imm=inst[15:0];
				rt=inst[20:16];
				rs=inst[25:21];
				rd_rt_s=1;
				rt_imm_s=1;
				imm_s=1;
				case(inst[31:26])
					6'b100011:begin alu_mem_s=1;Mem_Write=0;Write_Reg=1;ALU_OP=3'b100;end//取数
					6'b101011:begin Mem_Write=1; Write_Reg=0;ALU_OP=3'b100;end//存数
				endcase
			end
		end
endmodule





