$date
	Thu Nov 22 21:39:18 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cache_tb $end
$var wire 32 ! out [31:0] $end
$var wire 1 " hit_miss $end
$var reg 32 # address [31:0] $end
$var reg 1 $ clk $end
$scope module uut $end
$var wire 32 % address [31:0] $end
$var wire 1 $ clk $end
$var wire 20 & tag [19:0] $end
$var wire 8 ' index [7:0] $end
$var wire 32 ( block_start [31:0] $end
$var wire 4 ) block_offset [3:0] $end
$var reg 1 " hit_miss $end
$var reg 32 * out [31:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 +
b0xxxxxxxxxxxxxxxx *
b100 )
b10000 (
b1 '
b0 &
b10100 %
1$
b10100 #
0"
b0xxxxxxxxxxxxxxxx !
$end
#3
0$
#6
b10000 +
1$
#9
0$
#12
b10100 !
b10100 *
1"
1$
#15
0$
#18
1$
#20
b110 )
b1000000000 &
b1000000000000000010000 (
b1000000000000000010110 #
b1000000000000000010110 %
#21
0$
#24
b10110 !
b10110 *
0"
b10000 +
1$
#27
0$
#30
b0xxxxxxxxxxxxxxxx !
b0xxxxxxxxxxxxxxxx *
b10000 +
b0 &
b10000 (
1$
b10110 #
b10110 %
#33
0$
#36
b10110 !
b10110 *
1"
1$
#39
0$
#42
1$
#45
0$
#48
1$
#51
0$
#54
1$
#57
0$
#60
1$
#63
0$
#66
1$
#69
0$
#72
1$
#75
0$
#78
1$
#81
0$
#84
1$
#87
0$
#90
1$
#93
0$
#96
1$
#99
0$
#102
1$
#105
0$
#108
1$
#111
0$
#114
1$
#117
0$
#120
1$
#123
0$
#126
1$
#129
0$
#132
1$
#135
0$
#138
1$
#140
