// Seed: 1563653390
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output supply1 id_2,
    output wand id_3,
    input uwire id_4,
    input tri1 id_5,
    output wand id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9,
    input supply1 id_10,
    input tri id_11,
    input wor id_12,
    input wand id_13
);
  assign id_6 = -1'b0;
  wor id_15, id_16, id_17, id_18 = 1, id_19;
  assign id_2 = 1;
  if (-1 - id_16) assign id_15 = id_16;
  else wire id_20;
  id_21(
      .id_0(-1),
      .id_1(id_20),
      .id_2(1),
      .id_3(-1),
      .id_4(1'b0),
      .id_5(id_12 - id_1),
      .id_6(-1),
      .id_7(1 ? id_7 : id_12),
      .id_8(-1),
      .id_9(1'b0 & -1),
      .id_10(id_17)
  );
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input wire id_2,
    output tri0 id_3,
    output tri id_4,
    input supply0 id_5,
    input wand id_6,
    output tri0 id_7
);
  parameter id_9 = -1;
  supply0 id_10 = 1, id_11;
  integer id_12;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_7,
      id_4,
      id_5,
      id_6,
      id_4,
      id_6,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_6
  );
  assign modCall_1.id_17 = 0;
endmodule
