#
# Export generated by Microchip Harmony Configurator (MHC) v1.0.8.4
#     Project name:    adchs_3ch_dma
#     Configuration:   pic32mz_ef_sk
#     Device:          PIC32MZ2048EFM144
#     Harmony version: 1.08
#
#
# from $PROJECT_FIRMWARE_DIRECTORY/$PROJECT_NAME.hconfig
#
CONFIG_APP_INSTANCES=1
#
# from $HARMONY_VERSION_PATH/utilities/mhc/config/app_name_idx.ftl
#
CONFIG_APP_MENU_IDX0=y
CONFIG_APP_NAME_0="app"
#
# from $PROJECT_FIRMWARE_DIRECTORY/$PROJECT_NAME.hconfig
#
CONFIG_USE_EXCEPTION_HANDLER=y
CONFIG_EXCEPTION_USE_SYS_DEBUG=y
CONFIG_EXCEPTION_BREAKPOINT=y
#
# from drv_adc.hconfig
#
CONFIG_USE_DRV_ADC=y
#
# from drv_adchs.hconfig
#
CONFIG_DRV_ADCHS_DRIVER_MODE="STATIC"
CONFIG_DRV_ADCHS_INTERRUPT_MODE=n
CONFIG_DRV_ADCHS_POLLED_MODE=y
CONFIG_DRV_ADCHS_CHARGEPUMP_MODE="ADCHS_CHARGEPUMP_DISABLE"
CONFIG_DRV_ADCHS_FAST_SYNC_SYSTEM_CLOCK="ADCHS_FAST_SYNC_SYSTEM_CLOCK_DISABLE"
CONFIG_DRV_ADCHS_FAST_SYNC_PERIPHERAL_CLOCK="ADCHS_FAST_SYNC_PERIPHERAL_CLOCK_DISABLE"
CONFIG_DRV_ADCHS_OUTPUT_DATA_FORMAT="ADCHS_OUTPUT_DATA_FORMAT_INTEGER"
CONFIG_DRV_ADC_VOLTAGE_REFERENCE_ADCHS="ADCHS_VREF_AVDD_AVSS"
CONFIG_DRV_ADCHS_CLOCK_SOURCE="ADCHS_CLOCK_SOURCE_PBCLK"
CONFIG_DRV_ADCHS_CLOCK_DIVIDER=0
CONFIG_DRV_ADCHS_WARMUP_CLOCK="ADCHS_WARMUP_CLOCK_32768"
CONFIG_DRV_ADCHS_CHANNEL_NUMBER=3
#
# from $HARMONY_VERSION_PATH/framework/driver/adc/config/drv_adchs_channel_idx.ftl
#
CONFIG_DRV_ADCHS_CHANNEL_INST_IDX0=y
CONFIG_DRV_ADCHS_CHANNEL_ID_IDX0="ADCHS_CHANNEL_0"
CONFIG_DRV_ADCHS_CHNL_0_ALT_INP_SEL_IDX0="ADCHS_DEFAULT_CLASS1_AN0"
CONFIG_DRV_ADCHS_ANALOG_INPUT_LEVEL_TRIGGER_IDX0=n
CONFIG_DRV_ADCHS_TRIGGER_SOURCE_IDX0="ADCHS_TRIGGER_SOURCE_TMR3_MATCH"
CONFIG_DRV_ADCHS_INPUT_MODE_IDX0="ADCHS_INPUT_MODE_SINGLE_ENDED_UNIPOLAR"
CONFIG_DRV_ADCHS_DATA_RESOLUTION_SELECT_IDX0="ADCHS_DATA_RESOLUTION_12BIT"
CONFIG_DRV_ADCHS_CHANNEL_CLOCK_DIVIDER_IDX0=1
CONFIG_DRV_ADCHS_SAMPLE_TIME_COUNT_IDX0=5
CONFIG_DRV_ADCHS_TRIGGER_SAMPLE_SELECT_IDX0="ADCHS_CHANNEL_UNSYNC_TRIGGER_UNSYNC_SAMPLING"
CONFIG_DRV_ADCHS_CHANNEL_INST_IDX1=y
CONFIG_DRV_ADCHS_CHANNEL_ID_IDX1="ADCHS_CHANNEL_1"
CONFIG_DRV_ADCHS_CHNL_1_ALT_INP_SEL_IDX1="ADCHS_DEFAULT_CLASS1_AN1"
CONFIG_DRV_ADCHS_ANALOG_INPUT_LEVEL_TRIGGER_IDX1=n
CONFIG_DRV_ADCHS_TRIGGER_SOURCE_IDX1="ADCHS_TRIGGER_SOURCE_TMR3_MATCH"
CONFIG_DRV_ADCHS_INPUT_MODE_IDX1="ADCHS_INPUT_MODE_SINGLE_ENDED_UNIPOLAR"
CONFIG_DRV_ADCHS_DATA_RESOLUTION_SELECT_IDX1="ADCHS_DATA_RESOLUTION_12BIT"
CONFIG_DRV_ADCHS_CHANNEL_CLOCK_DIVIDER_IDX1=1
CONFIG_DRV_ADCHS_SAMPLE_TIME_COUNT_IDX1=5
CONFIG_DRV_ADCHS_TRIGGER_SAMPLE_SELECT_IDX1="ADCHS_CHANNEL_UNSYNC_TRIGGER_UNSYNC_SAMPLING"
CONFIG_DRV_ADCHS_CHANNEL_INST_IDX2=y
CONFIG_DRV_ADCHS_CHANNEL_ID_IDX2="ADCHS_CHANNEL_2"
CONFIG_DRV_ADCHS_CHNL_2_ALT_INP_SEL_IDX2="ADCHS_DEFAULT_CLASS1_AN2"
CONFIG_DRV_ADCHS_ANALOG_INPUT_LEVEL_TRIGGER_IDX2=n
CONFIG_DRV_ADCHS_TRIGGER_SOURCE_IDX2="ADCHS_TRIGGER_SOURCE_TMR3_MATCH"
CONFIG_DRV_ADCHS_INPUT_MODE_IDX2="ADCHS_INPUT_MODE_SINGLE_ENDED_UNIPOLAR"
CONFIG_DRV_ADCHS_DATA_RESOLUTION_SELECT_IDX2="ADCHS_DATA_RESOLUTION_12BIT"
CONFIG_DRV_ADCHS_CHANNEL_CLOCK_DIVIDER_IDX2=1
CONFIG_DRV_ADCHS_SAMPLE_TIME_COUNT_IDX2=5
CONFIG_DRV_ADCHS_TRIGGER_SAMPLE_SELECT_IDX2="ADCHS_CHANNEL_UNSYNC_TRIGGER_UNSYNC_SAMPLING"
#
# from drv_adchs.hconfig
#
CONFIG_DRV_ADCHS_POWER_STATE="SYS_MODULE_POWER_RUN_FULL"
#
# from drv_adc.hconfig
#
CONFIG_USE_DRV_ADCHS_CLASS_2_ANALOG_INPUT_CONVERT=n
CONFIG_USE_DRV_ADCHS_SCAN_MODE=n
CONFIG_USE_DRV_ADCHS_DIGITAL_COMPARATOR=n
CONFIG_USE_DRV_ADCHS_DIGITAL_FILTER=n
CONFIG_USE_DRV_ADCHS_CVD=n
#
# from drv_tmr.hconfig
#
CONFIG_USE_DRV_TMR=y
CONFIG_DRV_TMR_DRIVER_MODE="STATIC"
CONFIG_DRV_TMR_INTERRUPT_MODE=n
CONFIG_DRV_TMR_INSTANCES_NUMBER=1
#
# from $HARMONY_VERSION_PATH/framework/driver/tmr/config/drv_tmr_idx.ftl
#
CONFIG_DRV_TMR_INST_0=y
CONFIG_DRV_TMR_PERIPHERAL_ID_IDX0="TMR_ID_2"
CONFIG_DRV_TMR_CLOCK_SOURCE_3_IDX0="DRV_TMR_CLKSOURCE_INTERNAL"
CONFIG_DRV_TMR_ALARM_FUNCS_IDX0=n
CONFIG_DRV_TMR_PRESCALE_IDX0="TMR_PRESCALE_VALUE_1"
CONFIG_DRV_TMR_OPERATION_MODE_IDX0="DRV_TMR_OPERATION_MODE_32_BIT"
CONFIG_DRV_TMR_PERIOD_IDX0=50
#
# from drv_usart.hconfig
#
CONFIG_USE_DRV_USART=y
CONFIG_DRV_USART_DRIVER_MODE="STATIC"
CONFIG_DRV_USART_INTERRUPT_MODE=n
CONFIG_DRV_USART_BYTE_MODEL_SUPPORT=y
CONFIG_DRV_USART_BYTE_MODEL_BLOCKING=y
CONFIG_DRV_USART_BYTE_MODEL_CALLBACK=n
CONFIG_DRV_USART_INSTANCES_NUMBER=1
CONFIG_DRV_USART_CLIENTS_NUMBER=1
#
# from $HARMONY_VERSION_PATH/framework/driver/usart/config/drv_usart_idx.ftl
#
CONFIG_DRV_USART_INST_IDX0=y
CONFIG_DRV_USART_PERIPHERAL_ID_IDX0="USART_ID_2"
CONFIG_DRV_USART_BAUD_RATE_IDX0=115200
CONFIG_DRV_USART_OPER_MODE_IDX0="DRV_USART_OPERATION_MODE_NORMAL"
CONFIG_DRV_USART_INIT_FLAG_WAKE_ON_START_IDX0=n
CONFIG_DRV_USART_INIT_FLAG_AUTO_BAUD_IDX0=n
CONFIG_DRV_USART_INIT_FLAG_STOP_IN_IDLE_IDX0=n
CONFIG_DRV_USART_LINE_CNTRL_IDX0="DRV_USART_LINE_CONTROL_8NONE1"
CONFIG_DRV_USART_HANDSHAKE_MODE_IDX0="DRV_USART_HANDSHAKE_NONE"
#
# from osal.hconfig
#
CONFIG_USE_OSAL=y
#
# from peripheral.hconfig
#
CONFIG_PERIPHERAL_LIB=y
#
# from sys_clk.hconfig
#
CONFIG_USE_SYS_CLK=y
CONFIG_SYS_CLK_MODE="STATIC"
CONFIG_SYS_CLK_PBDIV0_MZ=2
CONFIG_SYS_CLK_PBCLK1_ENABLE=y
CONFIG_SYS_CLK_PBDIV1=2
CONFIG_SYS_CLK_PBCLK2_ENABLE=y
CONFIG_SYS_CLK_PBDIV2=2
CONFIG_SYS_CLK_PBCLK3_ENABLE=y
CONFIG_SYS_CLK_PBDIV3=2
CONFIG_SYS_CLK_PBCLK4_ENABLE=y
CONFIG_SYS_CLK_PBDIV4=2
CONFIG_SYS_CLK_PBCLK6_ENABLE=y
CONFIG_SYS_CLK_PBDIV6=1
CONFIG_SYS_CLK_PBCLK7_ENABLE=n
CONFIG_SYS_CLK_REFCLK0_ENABLE=n
CONFIG_SYS_CLK_REFCLK1_ENABLE=n
CONFIG_SYS_CLK_REFCLK2_ENABLE=n
CONFIG_SYS_CLK_REFCLK3_ENABLE=n
CONFIG_SYS_CLK_CONFIG_PRIMARY_XTAL="24000000"
CONFIG_SYS_CLK_CONFIG_SECONDARY_XTAL="0"
CONFIG_SYS_CLK_FREQ="200000000"
CONFIG_SYS_CLK_PBCLK0_FREQ="100000000"
CONFIG_SYS_CLK_PBCLK1_FREQ="100000000"
CONFIG_SYS_CLK_PBCLK2_FREQ="100000000"
CONFIG_SYS_CLK_PBCLK3_FREQ="100000000"
CONFIG_SYS_CLK_PBCLK4_FREQ="100000000"
CONFIG_SYS_CLK_PBCLK6_FREQ="200000000"
#
# from sys_common.hconfig
#
CONFIG_USE_SYS_COMMON=y
CONFIG_SYS_BUFFER=n
CONFIG_SYS_QUEUE=n
#
# from sys_console.hconfig
#
CONFIG_USE_SYS_CONSOLE=y
CONFIG_SYS_CONSOLE_MODE="STATIC"
CONFIG_SYS_CONSOLE_OVERRIDE_STDIO=y
CONFIG_SYS_CONSOLE_SOURCE_IDX0="UART_CONSOLE"
#
# from sys_debug.hconfig
#
CONFIG_USE_SYS_DEBUG=y
CONFIG_SYS_ERR_LEVEL="SYS_ERROR_FATAL"
CONFIG_DEBUG_PRINT_BUFFER_SIZE=512
#
# from sys_devcon.hconfig
#
CONFIG_USE_SYS_DEVCON=y
CONFIG_SYS_DEVCON_USE_JTAG=n
CONFIG_SYS_DEVCON_USE_TRACE=n
#
# from sys_dma.hconfig
#
CONFIG_USE_SYS_DMA=y
CONFIG_SYS_DMA_MODE="STATIC"
CONFIG_SYS_DMA_SIDL=n
CONFIG_DRV_DMA_INSTANCES_NUMBER=3
#
# from $HARMONY_VERSION_PATH/framework/system/dma/config/sys_dma_chx.ftl
#
CONFIG_SYS_DMA_CHANNEL_0=y
CONFIG_SYS_DMA_CHANNEL_ID_IDX0="DMA_CHANNEL_0"
CONFIG_SYS_DMA_INTERRUPT_PRIORITY_CH0="INT_PRIORITY_LEVEL1"
CONFIG_SYS_DMA_INTERRUPT_SUBPRIORITY_CH0="INT_SUBPRIORITY_LEVEL0"
CONFIG_DRV_DMA_AUTO_ENABLE0=y
CONFIG_DRV_DMA_SOURCE_ADDRESS0="(uint32_t)&ADCDATA0"
CONFIG_DRV_DMA_SOURCE_SIZE0=4
CONFIG_DRV_DMA_DESTINATION_ADDRESS0="(uint32_t)&adc_buf[0][0]"
CONFIG_DRV_DMA_DESTINATION_SIZE0=1024
CONFIG_DRV_DMA_CELL_SIZE0=4
CONFIG_DRV_DMA_TRIGGER0="DMA_TRIGGER_ADC1_DATA0"
CONFIG_SYS_DMA_CHANNEL_1=y
CONFIG_SYS_DMA_CHANNEL_ID_IDX1="DMA_CHANNEL_1"
CONFIG_SYS_DMA_INTERRUPT_PRIORITY_CH1="INT_PRIORITY_LEVEL1"
CONFIG_SYS_DMA_INTERRUPT_SUBPRIORITY_CH1="INT_SUBPRIORITY_LEVEL1"
CONFIG_DRV_DMA_AUTO_ENABLE1=y
CONFIG_DRV_DMA_SOURCE_ADDRESS1="(uint32_t)&ADCDATA1"
CONFIG_DRV_DMA_SOURCE_SIZE1=4
CONFIG_DRV_DMA_DESTINATION_ADDRESS1="(uint32_t)&adc_buf[1][0]"
CONFIG_DRV_DMA_DESTINATION_SIZE1=1024
CONFIG_DRV_DMA_CELL_SIZE1=4
CONFIG_DRV_DMA_TRIGGER1="DMA_TRIGGER_ADC1_DATA1"
CONFIG_SYS_DMA_CHANNEL_2=y
CONFIG_SYS_DMA_CHANNEL_ID_IDX2="DMA_CHANNEL_2"
CONFIG_SYS_DMA_INTERRUPT_PRIORITY_CH2="INT_PRIORITY_LEVEL1"
CONFIG_SYS_DMA_INTERRUPT_SUBPRIORITY_CH2="INT_SUBPRIORITY_LEVEL2"
CONFIG_DRV_DMA_AUTO_ENABLE2=y
CONFIG_DRV_DMA_SOURCE_ADDRESS2="(uint32_t)&ADCDATA2"
CONFIG_DRV_DMA_SOURCE_SIZE2=4
CONFIG_DRV_DMA_DESTINATION_ADDRESS2="(uint32_t)&adc_buf[2][0]"
CONFIG_DRV_DMA_DESTINATION_SIZE2=1024
CONFIG_DRV_DMA_CELL_SIZE2=4
CONFIG_DRV_DMA_TRIGGER2="DMA_TRIGGER_ADC1_DATA2"
#
# from sys_int.hconfig
#
CONFIG_USE_SYS_INT=y
CONFIG_USE_EXT_INT=n
#
# from sys_ports.hconfig
#
CONFIG_USE_SYS_PORTS=y
CONFIG_SYS_PORTS_IMPLEMENTATION="STATIC"
CONFIG_COMPONENT_PACKAGE="LQFP"
CONFIG_USE_SYS_PORTS_CN_INTERRUPT=n
#
# from $HARMONY_VERSION_PATH/framework/system/ports/config/sys_ports_idx.ftl
#
CONFIG_SYS_PORT_A_ANSEL=0x623
CONFIG_SYS_PORT_A_TRIS=0xc6ff
CONFIG_SYS_PORT_A_LAT=0x0
CONFIG_SYS_PORT_A_ODC=0x0
CONFIG_SYS_PORT_A_CNPU=0x0
CONFIG_SYS_PORT_A_CNPD=0x0
CONFIG_SYS_PORT_A_CNEN=0x0
CONFIG_USE_PORT_B=y
CONFIG_SYS_PORT_B_ANSEL=0x8fdf
CONFIG_SYS_PORT_B_TRIS=0xffdf
CONFIG_SYS_PORT_B_LAT=0x0
CONFIG_SYS_PORT_B_ODC=0x0
CONFIG_SYS_PORT_B_CNPU=0x3000
CONFIG_SYS_PORT_B_CNPD=0x0
CONFIG_SYS_PORT_B_CNEN=0x0
CONFIG_USE_PORT_C=y
CONFIG_SYS_PORT_C_ANSEL=0xe01e
CONFIG_SYS_PORT_C_TRIS=0xf01e
CONFIG_SYS_PORT_C_LAT=0x0
CONFIG_SYS_PORT_C_ODC=0x0
CONFIG_SYS_PORT_C_CNPU=0x0
CONFIG_SYS_PORT_C_CNPD=0x0
CONFIG_SYS_PORT_C_CNEN=0x0
CONFIG_SYS_PORT_D_ANSEL=0xc000
CONFIG_SYS_PORT_D_TRIS=0xfeff
CONFIG_SYS_PORT_D_LAT=0x0
CONFIG_SYS_PORT_D_ODC=0x0
CONFIG_SYS_PORT_D_CNPU=0x0
CONFIG_SYS_PORT_D_CNPD=0x0
CONFIG_SYS_PORT_D_CNEN=0x0
CONFIG_SYS_PORT_E_ANSEL=0x3f0
CONFIG_SYS_PORT_E_TRIS=0x3ff
CONFIG_SYS_PORT_E_LAT=0x0
CONFIG_SYS_PORT_E_ODC=0x0
CONFIG_SYS_PORT_E_CNPU=0x0
CONFIG_SYS_PORT_E_CNPD=0x0
CONFIG_SYS_PORT_E_CNEN=0x0
CONFIG_SYS_PORT_F_ANSEL=0x3000
CONFIG_SYS_PORT_F_TRIS=0x313f
CONFIG_SYS_PORT_F_LAT=0x0
CONFIG_SYS_PORT_F_ODC=0x0
CONFIG_SYS_PORT_F_CNPU=0x0
CONFIG_SYS_PORT_F_CNPD=0x0
CONFIG_SYS_PORT_F_CNEN=0x0
CONFIG_USE_PORT_G=y
CONFIG_SYS_PORT_G_ANSEL=0x8380
CONFIG_SYS_PORT_G_TRIS=0xf3c3
CONFIG_SYS_PORT_G_LAT=0x0
CONFIG_SYS_PORT_G_ODC=0x0
CONFIG_SYS_PORT_G_CNPU=0x0
CONFIG_SYS_PORT_G_CNPD=0x0
CONFIG_SYS_PORT_G_CNEN=0x0
CONFIG_USE_PORT_H=y
CONFIG_SYS_PORT_H_ANSEL=0x70
CONFIG_SYS_PORT_H_TRIS=0xfff8
CONFIG_SYS_PORT_H_LAT=0x0
CONFIG_SYS_PORT_H_ODC=0x0
CONFIG_SYS_PORT_H_CNPU=0x0
CONFIG_SYS_PORT_H_CNPD=0x0
CONFIG_SYS_PORT_H_CNEN=0x0
CONFIG_SYS_PORT_J_ANSEL=0xb00
CONFIG_SYS_PORT_J_TRIS=0xffff
CONFIG_SYS_PORT_J_LAT=0x0
CONFIG_SYS_PORT_J_ODC=0x0
CONFIG_SYS_PORT_J_CNPU=0x0
CONFIG_SYS_PORT_J_CNPD=0x0
CONFIG_SYS_PORT_J_CNEN=0x0
CONFIG_SYS_PORT_K_ANSEL=0x0
CONFIG_SYS_PORT_K_TRIS=0xff
CONFIG_SYS_PORT_K_LAT=0x0
CONFIG_SYS_PORT_K_ODC=0x0
CONFIG_SYS_PORT_K_CNPU=0x0
CONFIG_SYS_PORT_K_CNPD=0x0
CONFIG_SYS_PORT_K_CNEN=0x0
#
# from $HARMONY_VERSION_PATH/framework/system/ports/config/sys_ports_pps_input_idx.ftl
#
CONFIG_USE_PPS_INPUT_0=y
CONFIG_SYS_PORT_PPS_INPUT_FUNCTION_0="INPUT_FUNC_U2RX"
CONFIG_SYS_PORT_PPS_INPUT_PIN_0="INPUT_PIN_RPG6"
#
# from $HARMONY_VERSION_PATH/framework/system/ports/config/sys_ports_pps_output_idx.ftl
#
CONFIG_USE_PPS_OUTPUT_0=y
CONFIG_SYS_PORT_PPS_OUTPUT_FUNCTION_0="OUTPUT_FUNC_U2TX"
CONFIG_SYS_PORT_PPS_OUTPUT_PIN_0="OUTPUT_PIN_RPB14"
#
# from bsp.hconfig
#
CONFIG_USE_BSP=y
#
# from DS60001320.hconfig
#
CONFIG_BSP_PIC32MZ_EF_PIM_BT_AUDIO_DK=n
CONFIG_BSP_PIC32MZ_EF_PIM_E16=n
CONFIG_BSP_PIC32MZ_EF_SK=y
CONFIG_BSP_PIC32MZ_EF_SK_MEB2=n
CONFIG_BSP_PIC32MZ_EF_SK_MEB2_WVGA=n
CONFIG_BSP_PIC32MZ_EF_SK_S1D_PICTAIL_VGA=n
CONFIG_BSP_PIC32MZ_EF_SK_S1D_PICTAIL_WQVGA=n
CONFIG_BSP_CHIPKIT_WIFIRE=n
#
# from bsp.hconfig
#
CONFIG_BSP_PIC32MZ_EF_SK_USART=y
CONFIG_BSP_PIC32MZ_EF_SK_USART_INSTANCE=0
#
# from harmony.hconfig
#
CONFIG_DEVICE_CONFIGURATION=y
#
# from PIC32MZ2048EFM144.hconfig
#
CONFIG_USERID=0xffff
CONFIG_FMIIEN="OFF"
CONFIG_FETHIO="OFF"
CONFIG_PGL1WAY="OFF"
CONFIG_PMDL1WAY="OFF"
CONFIG_IOL1WAY="OFF"
CONFIG_FUSBIDIO="OFF"
CONFIG_FPLLIDIV="DIV_3"
CONFIG_FPLLRNG="RANGE_5_10_MHZ"
CONFIG_FPLLICLK="PLL_POSC"
CONFIG_FPLLMULT="MUL_50"
CONFIG_FPLLODIV="DIV_2"
CONFIG_UPLLFSEL="FREQ_24MHZ"
CONFIG_FNOSC="SPLL"
CONFIG_DMTINTV="WIN_127_128"
CONFIG_FSOSCEN="OFF"
CONFIG_IESO="OFF"
CONFIG_POSCMOD="EC"
CONFIG_OSCIOFNC="OFF"
CONFIG_FCKSM="CSDCMD"
CONFIG_WDTPS="PS1048576"
CONFIG_WDTSPGM="STOP"
CONFIG_WINDIS="NORMAL"
CONFIG_FWDTEN="OFF"
CONFIG_FWDTWINSZ="WINSZ_25"
CONFIG_DMTCNT="DMT31"
CONFIG_FDMTEN="OFF"
CONFIG_DEBUG="ON"
CONFIG_JTAGEN="OFF"
CONFIG_ICESEL="ICS_PGx2"
CONFIG_TRCEN="OFF"
CONFIG_BOOTISA="MIPS32"
CONFIG_FECCCON="OFF_UNLOCKED"
CONFIG_FSLEEP="OFF"
CONFIG_FDBGWP="WP_SFR"
CONFIG_DBGPER="PG_ALL"
CONFIG_SMCLR="MCLR_NORM"
CONFIG_SOSCGAIN="GAIN_2X"
CONFIG_SOSCBOOST="ON"
CONFIG_POSCGAIN="GAIN_2X"
CONFIG_POSCBOOST="ON"
CONFIG_EJTAGBEN="NORMAL"
CONFIG_CP="OFF"
CONFIG_TSEQ=0x0000
CONFIG_CSEQ=0xffff
#
# from isa.hconfig
#
CONFIG_ISA_MIPS32_MODE=y
CONFIG_ISA_MICROMIPS_MODE=n
