--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock opc<3>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   20.480(F)|    0.099(F)|z_or0003          |   0.000|
a<1>        |   19.670(F)|   -0.137(F)|z_or0003          |   0.000|
a<2>        |   18.584(F)|    0.489(F)|z_or0003          |   0.000|
a<3>        |   18.695(F)|   -0.994(F)|z_or0003          |   0.000|
a<4>        |   18.110(F)|   -1.229(F)|z_or0003          |   0.000|
a<5>        |   17.704(F)|   -1.005(F)|z_or0003          |   0.000|
a<6>        |   17.119(F)|    0.283(F)|z_or0003          |   0.000|
a<7>        |   15.393(F)|   -0.404(F)|z_or0003          |   0.000|
b<0>        |   20.664(F)|   -1.147(F)|z_or0003          |   0.000|
b<1>        |   19.876(F)|   -0.590(F)|z_or0003          |   0.000|
b<2>        |   19.771(F)|    0.598(F)|z_or0003          |   0.000|
b<3>        |   20.271(F)|    0.246(F)|z_or0003          |   0.000|
b<4>        |   19.009(F)|    0.147(F)|z_or0003          |   0.000|
b<5>        |   18.555(F)|    0.579(F)|z_or0003          |   0.000|
b<6>        |   17.012(F)|    1.052(F)|z_or0003          |   0.000|
b<7>        |   16.470(F)|    0.532(F)|z_or0003          |   0.000|
opc<0>      |   12.983(F)|   -0.958(F)|z_or0003          |   0.000|
opc<1>      |   13.948(F)|   -0.186(F)|z_or0003          |   0.000|
opc<2>      |   13.219(F)|   -0.347(F)|z_or0003          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock opc<4>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   20.040(F)|    0.649(F)|z_or0003          |   0.000|
a<1>        |   19.230(F)|    0.413(F)|z_or0003          |   0.000|
a<2>        |   18.144(F)|    1.039(F)|z_or0003          |   0.000|
a<3>        |   18.255(F)|   -0.444(F)|z_or0003          |   0.000|
a<4>        |   17.670(F)|   -0.679(F)|z_or0003          |   0.000|
a<5>        |   17.264(F)|   -0.455(F)|z_or0003          |   0.000|
a<6>        |   16.679(F)|    0.833(F)|z_or0003          |   0.000|
a<7>        |   14.953(F)|    0.146(F)|z_or0003          |   0.000|
b<0>        |   20.224(F)|   -0.597(F)|z_or0003          |   0.000|
b<1>        |   19.436(F)|   -0.040(F)|z_or0003          |   0.000|
b<2>        |   19.331(F)|    1.148(F)|z_or0003          |   0.000|
b<3>        |   19.831(F)|    0.796(F)|z_or0003          |   0.000|
b<4>        |   18.569(F)|    0.697(F)|z_or0003          |   0.000|
b<5>        |   18.115(F)|    1.129(F)|z_or0003          |   0.000|
b<6>        |   16.572(F)|    1.602(F)|z_or0003          |   0.000|
b<7>        |   16.030(F)|    1.082(F)|z_or0003          |   0.000|
opc<0>      |   12.543(F)|   -0.408(F)|z_or0003          |   0.000|
opc<1>      |   13.508(F)|    0.364(F)|z_or0003          |   0.000|
opc<2>      |   12.779(F)|    0.203(F)|z_or0003          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock opc<5>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   20.661(F)|   -0.127(F)|z_or0003          |   0.000|
a<1>        |   19.851(F)|   -0.363(F)|z_or0003          |   0.000|
a<2>        |   18.765(F)|    0.263(F)|z_or0003          |   0.000|
a<3>        |   18.876(F)|   -1.220(F)|z_or0003          |   0.000|
a<4>        |   18.291(F)|   -1.455(F)|z_or0003          |   0.000|
a<5>        |   17.885(F)|   -1.231(F)|z_or0003          |   0.000|
a<6>        |   17.300(F)|    0.057(F)|z_or0003          |   0.000|
a<7>        |   15.574(F)|   -0.630(F)|z_or0003          |   0.000|
b<0>        |   20.845(F)|   -1.373(F)|z_or0003          |   0.000|
b<1>        |   20.057(F)|   -0.816(F)|z_or0003          |   0.000|
b<2>        |   19.952(F)|    0.372(F)|z_or0003          |   0.000|
b<3>        |   20.452(F)|    0.020(F)|z_or0003          |   0.000|
b<4>        |   19.190(F)|   -0.079(F)|z_or0003          |   0.000|
b<5>        |   18.736(F)|    0.353(F)|z_or0003          |   0.000|
b<6>        |   17.193(F)|    0.826(F)|z_or0003          |   0.000|
b<7>        |   16.651(F)|    0.306(F)|z_or0003          |   0.000|
opc<0>      |   13.164(F)|   -1.184(F)|z_or0003          |   0.000|
opc<1>      |   14.129(F)|   -0.412(F)|z_or0003          |   0.000|
opc<2>      |   13.400(F)|   -0.573(F)|z_or0003          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock opc<6>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   20.034(F)|    0.656(F)|z_or0003          |   0.000|
a<1>        |   19.224(F)|    0.420(F)|z_or0003          |   0.000|
a<2>        |   18.138(F)|    1.046(F)|z_or0003          |   0.000|
a<3>        |   18.249(F)|   -0.437(F)|z_or0003          |   0.000|
a<4>        |   17.664(F)|   -0.672(F)|z_or0003          |   0.000|
a<5>        |   17.258(F)|   -0.448(F)|z_or0003          |   0.000|
a<6>        |   16.673(F)|    0.840(F)|z_or0003          |   0.000|
a<7>        |   14.947(F)|    0.153(F)|z_or0003          |   0.000|
b<0>        |   20.218(F)|   -0.590(F)|z_or0003          |   0.000|
b<1>        |   19.430(F)|   -0.033(F)|z_or0003          |   0.000|
b<2>        |   19.325(F)|    1.155(F)|z_or0003          |   0.000|
b<3>        |   19.825(F)|    0.803(F)|z_or0003          |   0.000|
b<4>        |   18.563(F)|    0.704(F)|z_or0003          |   0.000|
b<5>        |   18.109(F)|    1.136(F)|z_or0003          |   0.000|
b<6>        |   16.566(F)|    1.609(F)|z_or0003          |   0.000|
b<7>        |   16.024(F)|    1.089(F)|z_or0003          |   0.000|
opc<0>      |   12.537(F)|   -0.401(F)|z_or0003          |   0.000|
opc<1>      |   13.502(F)|    0.371(F)|z_or0003          |   0.000|
opc<2>      |   12.773(F)|    0.210(F)|z_or0003          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock opc<7>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   19.792(F)|    0.958(F)|z_or0003          |   0.000|
a<1>        |   18.982(F)|    0.722(F)|z_or0003          |   0.000|
a<2>        |   17.896(F)|    1.348(F)|z_or0003          |   0.000|
a<3>        |   18.007(F)|   -0.135(F)|z_or0003          |   0.000|
a<4>        |   17.422(F)|   -0.370(F)|z_or0003          |   0.000|
a<5>        |   17.016(F)|   -0.146(F)|z_or0003          |   0.000|
a<6>        |   16.431(F)|    1.142(F)|z_or0003          |   0.000|
a<7>        |   14.705(F)|    0.455(F)|z_or0003          |   0.000|
b<0>        |   19.976(F)|   -0.288(F)|z_or0003          |   0.000|
b<1>        |   19.188(F)|    0.269(F)|z_or0003          |   0.000|
b<2>        |   19.083(F)|    1.457(F)|z_or0003          |   0.000|
b<3>        |   19.583(F)|    1.105(F)|z_or0003          |   0.000|
b<4>        |   18.321(F)|    1.006(F)|z_or0003          |   0.000|
b<5>        |   17.867(F)|    1.438(F)|z_or0003          |   0.000|
b<6>        |   16.324(F)|    1.911(F)|z_or0003          |   0.000|
b<7>        |   15.782(F)|    1.391(F)|z_or0003          |   0.000|
opc<0>      |   12.295(F)|   -0.099(F)|z_or0003          |   0.000|
opc<1>      |   13.260(F)|    0.673(F)|z_or0003          |   0.000|
opc<2>      |   12.531(F)|    0.512(F)|z_or0003          |   0.000|
------------+------------+------------+------------------+--------+

Clock opc<3> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
z<0>        |   12.665(F)|z_or0003          |   0.000|
z<1>        |   11.856(F)|z_or0003          |   0.000|
z<2>        |   11.609(F)|z_or0003          |   0.000|
z<3>        |   12.980(F)|z_or0003          |   0.000|
z<4>        |   11.802(F)|z_or0003          |   0.000|
z<5>        |   12.644(F)|z_or0003          |   0.000|
z<6>        |   12.585(F)|z_or0003          |   0.000|
z<7>        |   12.266(F)|z_or0003          |   0.000|
------------+------------+------------------+--------+

Clock opc<4> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
z<0>        |   13.215(F)|z_or0003          |   0.000|
z<1>        |   12.406(F)|z_or0003          |   0.000|
z<2>        |   12.159(F)|z_or0003          |   0.000|
z<3>        |   13.530(F)|z_or0003          |   0.000|
z<4>        |   12.352(F)|z_or0003          |   0.000|
z<5>        |   13.194(F)|z_or0003          |   0.000|
z<6>        |   13.135(F)|z_or0003          |   0.000|
z<7>        |   12.816(F)|z_or0003          |   0.000|
------------+------------+------------------+--------+

Clock opc<5> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
z<0>        |   12.439(F)|z_or0003          |   0.000|
z<1>        |   11.630(F)|z_or0003          |   0.000|
z<2>        |   11.383(F)|z_or0003          |   0.000|
z<3>        |   12.754(F)|z_or0003          |   0.000|
z<4>        |   11.576(F)|z_or0003          |   0.000|
z<5>        |   12.418(F)|z_or0003          |   0.000|
z<6>        |   12.359(F)|z_or0003          |   0.000|
z<7>        |   12.040(F)|z_or0003          |   0.000|
------------+------------+------------------+--------+

Clock opc<6> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
z<0>        |   13.222(F)|z_or0003          |   0.000|
z<1>        |   12.413(F)|z_or0003          |   0.000|
z<2>        |   12.166(F)|z_or0003          |   0.000|
z<3>        |   13.537(F)|z_or0003          |   0.000|
z<4>        |   12.359(F)|z_or0003          |   0.000|
z<5>        |   13.201(F)|z_or0003          |   0.000|
z<6>        |   13.142(F)|z_or0003          |   0.000|
z<7>        |   12.823(F)|z_or0003          |   0.000|
------------+------------+------------------+--------+

Clock opc<7> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
z<0>        |   13.524(F)|z_or0003          |   0.000|
z<1>        |   12.715(F)|z_or0003          |   0.000|
z<2>        |   12.468(F)|z_or0003          |   0.000|
z<3>        |   13.839(F)|z_or0003          |   0.000|
z<4>        |   12.661(F)|z_or0003          |   0.000|
z<5>        |   13.503(F)|z_or0003          |   0.000|
z<6>        |   13.444(F)|z_or0003          |   0.000|
z<7>        |   13.125(F)|z_or0003          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock opc<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
opc<3>         |         |         |   13.446|   18.132|
opc<4>         |         |         |   13.052|   18.132|
opc<5>         |         |         |   14.221|   18.132|
opc<6>         |         |         |   15.345|   18.132|
opc<7>         |         |         |   14.440|   18.132|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opc<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
opc<3>         |         |         |   13.006|   18.132|
opc<4>         |         |         |   12.612|   18.132|
opc<5>         |         |         |   13.781|   18.132|
opc<6>         |         |         |   14.905|   18.132|
opc<7>         |         |         |   14.000|   18.132|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opc<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
opc<3>         |         |         |   13.627|   18.132|
opc<4>         |         |         |   13.233|   18.132|
opc<5>         |         |         |   14.402|   18.132|
opc<6>         |         |         |   15.526|   18.132|
opc<7>         |         |         |   14.621|   18.132|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opc<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
opc<3>         |         |         |   13.000|   18.132|
opc<4>         |         |         |   12.606|   18.132|
opc<5>         |         |         |   13.775|   18.132|
opc<6>         |         |         |   14.899|   18.132|
opc<7>         |         |         |   13.994|   18.132|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opc<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
opc<3>         |         |         |   12.758|   18.132|
opc<4>         |         |         |   12.364|   18.132|
opc<5>         |         |         |   13.533|   18.132|
opc<6>         |         |         |   14.657|   18.132|
opc<7>         |         |         |   13.752|   18.132|
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 14 08:41:13 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 225 MB



