INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tirthak/OneDrive/ECE532/project_1_1/project_1/vivado/vivado.sim/sim_1/impl/timing/video_in_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB444_Config
INFO: [VRFC 10-311] analyzing module IPU_core
INFO: [VRFC 10-311] analyzing module IPU_wrapper
INFO: [VRFC 10-311] analyzing module block
INFO: [VRFC 10-311] analyzing module block_10
INFO: [VRFC 10-311] analyzing module block_11
INFO: [VRFC 10-311] analyzing module block_12
INFO: [VRFC 10-311] analyzing module block_13
INFO: [VRFC 10-311] analyzing module block_14
INFO: [VRFC 10-311] analyzing module block_15
INFO: [VRFC 10-311] analyzing module block_16
INFO: [VRFC 10-311] analyzing module block_17
INFO: [VRFC 10-311] analyzing module block_18
INFO: [VRFC 10-311] analyzing module block_19
INFO: [VRFC 10-311] analyzing module block_20
INFO: [VRFC 10-311] analyzing module block_21
INFO: [VRFC 10-311] analyzing module block_22
INFO: [VRFC 10-311] analyzing module block_23
INFO: [VRFC 10-311] analyzing module block_24
INFO: [VRFC 10-311] analyzing module block_25
INFO: [VRFC 10-311] analyzing module block_26
INFO: [VRFC 10-311] analyzing module block_27
INFO: [VRFC 10-311] analyzing module block_28
INFO: [VRFC 10-311] analyzing module block_29
INFO: [VRFC 10-311] analyzing module block_6
INFO: [VRFC 10-311] analyzing module block_7
INFO: [VRFC 10-311] analyzing module block_8
INFO: [VRFC 10-311] analyzing module block_9
INFO: [VRFC 10-311] analyzing module block_arbiter
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_IPU_wrapper_0_1
INFO: [VRFC 10-311] analyzing module design_1_v_vid_in_axi4s_0_0
INFO: [VRFC 10-311] analyzing module design_1_video_in_0_1
INFO: [VRFC 10-311] analyzing module pmod_cam
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-311] analyzing module video_in
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_synth__parameterized0
INFO: [VRFC 10-311] analyzing module clk_x_pntrs
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module compare_0
INFO: [VRFC 10-311] analyzing module compare_1
INFO: [VRFC 10-311] analyzing module compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_0_3
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_0_3_synth
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module rd_bin_cntr
INFO: [VRFC 10-311] analyzing module rd_fwft
INFO: [VRFC 10-311] analyzing module rd_logic
INFO: [VRFC 10-311] analyzing module rd_status_flags_as
INFO: [VRFC 10-311] analyzing module reset_blk_ramfifo__parameterized0
INFO: [VRFC 10-311] analyzing module synchronizer_ff
INFO: [VRFC 10-311] analyzing module synchronizer_ff_3
INFO: [VRFC 10-311] analyzing module synchronizer_ff_4
INFO: [VRFC 10-311] analyzing module synchronizer_ff_5
INFO: [VRFC 10-311] analyzing module wr_bin_cntr
INFO: [VRFC 10-311] analyzing module wr_logic
INFO: [VRFC 10-311] analyzing module wr_status_flags_as
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tirthak/OneDrive/ECE532/project_1_1/project_1/vivado/vivado.srcs/sim_1/new/video_in_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_tb
