
map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "top_impl1.ngd" -o "top_impl1_map.ncd" -pr "top_impl1.prf" -mp "top_impl1.mrp" -lpf "C:/Users/Argon/Desktop/Verilog/ending/impl1/top_impl1.lpf" -lpf "C:/Users/Argon/Desktop/Verilog/ending/top.lpf" -c 0            
map:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: top_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Argon/Desktop/Verilog/ending/top.lpf(20): Semantic error in &quot;LOCATE COMP &quot;sw4&quot; SITE &quot;M10&quot; ;&quot;: " arg1="sw4" arg2="C:/Users/Argon/Desktop/Verilog/ending/top.lpf" arg3="20"  />
    <postMsg mid="1104062" type="Warning" dynamic="2" navigation="0" arg0="" arg1="1 semantic error"  />
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    605 out of  4635 (13%)
      PFU registers:          605 out of  4320 (14%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:      1083 out of  2160 (50%)
      SLICEs as Logic/ROM:   1083 out of  2160 (50%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:        272 out of  2160 (13%)
   Number of LUT4s:        2154 out of  4320 (50%)
      Number used as logic LUTs:        1610
      Number used as distributed RAM:     0
      Number used as ripple logic:      544
      Number used as shift registers:     0
   Number of PIO sites used: 17 + 4(JTAG) out of 105 (20%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  4
     Net sys_clk_c: 343 loads, 343 rising, 0 falling (Driver: PIO sys_clk )
     Net clk_1s: 19 loads, 19 rising, 0 falling (Driver: devide_1s/clk_p_29 )
     Net u_DS18B20Z/clk_1mhz: 2 loads, 2 rising, 0 falling (Driver: u_DS18B20Z/clk_1mhz_112 )
     Net oled1/clk_in_1Hz: 1 loads, 1 rising, 0 falling (Driver: oled1/divide_1Hz/clk_p_29 )
   Number of Clock Enables:  84
     Net sys_clk_c_enable_309: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_60: 8 loads, 8 LSLICEs
     Net sys_clk_c_enable_180: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_166: 4 loads, 4 LSLICEs
     Net clk_1s: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_262: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_117: 3 loads, 3 LSLICEs
     Net sys_clk_c_enable_292: 4 loads, 4 LSLICEs
     Net clk_1s_enable_1: 1 loads, 1 LSLICEs
     Net warning_time_7__N_144: 1 loads, 1 LSLICEs
     Net led_N_184: 4 loads, 4 LSLICEs
     Net clk_1s_enable_2: 1 loads, 1 LSLICEs
     Net key_2/sys_clk_c_enable_268: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_188: 1 loads, 1 LSLICEs
     Net key_1/sys_clk_c_enable_291: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_234: 9 loads, 9 LSLICEs
     Net m_music_play/sys_clk_c_enable_100: 9 loads, 9 LSLICEs
     Net m_music_play/sys_clk_c_enable_12: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_14: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_148: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_77: 5 loads, 5 LSLICEs
     Net m_music_play/sys_clk_c_enable_28: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_187: 2 loads, 2 LSLICEs
     Net m_music_play/sys_clk_c_enable_192: 2 loads, 2 LSLICEs
     Net m_music_play/sys_clk_c_enable_142: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_143: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_138: 2 loads, 2 LSLICEs
     Net m_music_play/sys_clk_c_enable_144: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_145: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_146: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_147: 1 loads, 1 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_5: 1 loads, 1 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_173: 4 loads, 4 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_306: 8 loads, 8 LSLICEs
     Net sys_clk_c_enable_133: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_189: 1 loads, 1 LSLICEs
     Net u_uart_send/sys_clk_c_enable_308: 9 loads, 9 LSLICEs
     Net u_uart_send/sys_clk_c_enable_285: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_15: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_16: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_36: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_40: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_47: 4 loads, 4 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_50: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_150: 11 loads, 11 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_98: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_63: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/one_wire_N_639: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_106: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_112: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_114: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_116: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_304: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_317: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_134: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_135: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_307: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_247: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_244: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_295: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_289: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_296: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_275: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_277: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_288: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_294: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_297: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_303: 9 loads, 9 LSLICEs
     Net oled1/sys_clk_c_enable_159: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_151: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_22: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_23: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_300: 5 loads, 5 LSLICEs
     Net oled1/sys_clk_c_enable_318: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_293: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_282: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_130: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_279: 9 loads, 9 LSLICEs
     Net oled1/sys_clk_c_enable_190: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_305: 7 loads, 7 LSLICEs
     Net oled1/sys_clk_c_enable_287: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_264: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_276: 1 loads, 1 LSLICEs
     Net key_3/sys_clk_c_enable_290: 1 loads, 1 LSLICEs
   Number of LSRs:  36
     Net n26998: 2 loads, 2 LSLICEs
     Net n11733: 4 loads, 4 LSLICEs
     Net warning_time_7__N_144: 5 loads, 5 LSLICEs
     Net sys_rst_n_c: 1 loads, 1 LSLICEs
     Net n34008: 2 loads, 2 LSLICEs
     Net key_2/key_edge: 10 loads, 10 LSLICEs
     Net key_1/key_edge: 10 loads, 10 LSLICEs
     Net m_music_play/sys_clk_c_enable_100: 9 loads, 9 LSLICEs
     Net m_music_play/n22438: 9 loads, 9 LSLICEs
     Net m_music_play/n22487: 5 loads, 5 LSLICEs
     Net u_uart_recv/rx_flag: 13 loads, 13 LSLICEs
     Net u_uart_recv/uart_data_7__N_1456: 4 loads, 4 LSLICEs
     Net u_uart_recv/n22391: 9 loads, 9 LSLICEs
     Net devide_1s/n22389: 17 loads, 17 LSLICEs
     Net u_uart_send/n22390: 9 loads, 9 LSLICEs
     Net u_uart_send/uart_tx_busy: 10 loads, 10 LSLICEs
     Net u_DS18B20Z/n38657: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/n22469: 10 loads, 10 LSLICEs
     Net u_DS18B20Z/n22410: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/n26041: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/n26142: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/n22408: 2 loads, 2 LSLICEs
     Net oled1/n22515: 9 loads, 9 LSLICEs
     Net oled1/n22350: 1 loads, 1 LSLICEs
     Net oled1/n22375: 2 loads, 2 LSLICEs
     Net oled1/n22430: 3 loads, 3 LSLICEs
     Net oled1/n22414: 9 loads, 9 LSLICEs
     Net oled1/n22367: 2 loads, 2 LSLICEs
     Net oled1/n22511: 5 loads, 5 LSLICEs
     Net oled1/n22504: 4 loads, 4 LSLICEs
     Net oled1/n22358: 2 loads, 2 LSLICEs
     Net oled1/n22532: 1 loads, 1 LSLICEs
     Net oled1/n22536: 1 loads, 1 LSLICEs
     Net oled1/divide_1Hz/n22392: 17 loads, 17 LSLICEs
     Net key_3/key_edge: 10 loads, 10 LSLICEs
     Net m_beep/n3492: 10 loads, 10 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n2524: 275 loads
     Net n38546: 275 loads
     Net n38561: 273 loads
     Net n38560: 271 loads
     Net n2521: 142 loads
     Net oled1/state_2: 79 loads
     Net n2523: 75 loads
     Net oled1/state_0: 69 loads
     Net u_DS18B20Z/state_0: 56 loads
     Net state_back_2_N_482_2: 50 loads
    <postMsg mid="51001230" type="Warning" dynamic="1" navigation="0" arg0="C:/Users/Argon/Desktop/Verilog/ending/top.lpf"  />
 

   Number of warnings:  3
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 63 MB

Dumping design to file top_impl1_map.ncd.

ncd2vdb "top_impl1_map.ncd" ".vdbs/top_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.

trce -f "top_impl1.mt" -o "top_impl1.tw1" "top_impl1_map.ncd" "top_impl1.prf"
trce:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file top_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3
Wed Feb 24 22:40:46 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o top_impl1.tw1 -gui -msgset C:/Users/Argon/Desktop/Verilog/ending/promote.xml top_impl1_map.ncd top_impl1.prf 
Design file:     top_impl1_map.ncd
Preference file: top_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 48322 paths, 4 nets, and 8255 connections (95.16% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3
Wed Feb 24 22:40:47 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o top_impl1.tw1 -gui -msgset C:/Users/Argon/Desktop/Verilog/ending/promote.xml top_impl1_map.ncd top_impl1.prf 
Design file:     top_impl1_map.ncd
Preference file: top_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 48322 paths, 4 nets, and 8585 connections (98.96% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 2 secs 

mpartrce -p "top_impl1.p2t" -f "top_impl1.p3t" -tf "top_impl1.pt" "top_impl1_map.ncd" "top_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "top_impl1_map.ncd"
Wed Feb 24 22:40:47 2021

PAR: Place And Route Diamond (64-bit) 3.8.0.115.3.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/Argon/Desktop/Verilog/ending/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF top_impl1_map.ncd top_impl1.dir/5_1.ncd top_impl1.prf
Preference file: top_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file top_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   17+4(JTAG)/280     8% used
                  17+4(JTAG)/105     20% bonded

   SLICE           1083/2160         50% used

   GSR                1/1           100% used


Number of Signals: 2697
Number of Connections: 8675

Pin Constraint Summary:
   17 out of 17 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    sys_clk_c (driver: sys_clk, clk load #: 343)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="sys_clk_c" arg1="Primary" arg2="sys_clk" arg3="C1" arg4="Primary"  />

The following 8 signals are selected to use the secondary clock routing resources:
    clk_1s (driver: devide_1s/SLICE_119, clk load #: 19, sr load #: 0, ce load #: 4)
    m_music_play/sys_clk_c_enable_100 (driver: m_music_play/SLICE_866, clk load #: 0, sr load #: 9, ce load #: 9)
    devide_1s/n22389 (driver: devide_1s/SLICE_895, clk load #: 0, sr load #: 17, ce load #: 0)
    oled1/divide_1Hz/n22392 (driver: oled1/divide_1Hz/SLICE_1010, clk load #: 0, sr load #: 17, ce load #: 0)
    u_uart_recv/rx_flag (driver: u_uart_recv/SLICE_455, clk load #: 0, sr load #: 13, ce load #: 0)
    u_DS18B20Z/sys_clk_c_enable_150 (driver: u_DS18B20Z/SLICE_940, clk load #: 0, sr load #: 0, ce load #: 11)
    key_2/key_edge (driver: SLICE_486, clk load #: 0, sr load #: 10, ce load #: 0)
    key_1/key_edge (driver: SLICE_485, clk load #: 0, sr load #: 10, ce load #: 0)

Signal sys_rst_n_c is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 4 secs 

Starting Placer Phase 1.
......................
Placer score = 359597.
Finished Placer Phase 1.  REAL time: 22 secs 

Starting Placer Phase 2.
.
Placer score =  355112
Finished Placer Phase 2.  REAL time: 23 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "sys_clk_c" from comp "sys_clk" on PIO site "C1 (PL4A)", clk load = 343
  SECONDARY "clk_1s" from Q0 on comp "devide_1s/SLICE_119" on site "R9C30A", clk load = 19, ce load = 4, sr load = 0
  SECONDARY "m_music_play/sys_clk_c_enable_100" from F0 on comp "m_music_play/SLICE_866" on site "R12C15D", clk load = 0, ce load = 9, sr load = 9
  SECONDARY "devide_1s/n22389" from F0 on comp "devide_1s/SLICE_895" on site "R9C31A", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "oled1/divide_1Hz/n22392" from F0 on comp "oled1/divide_1Hz/SLICE_1010" on site "R20C10A", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "u_uart_recv/rx_flag" from Q0 on comp "u_uart_recv/SLICE_455" on site "R12C15A", clk load = 0, ce load = 0, sr load = 13
  SECONDARY "u_DS18B20Z/sys_clk_c_enable_150" from F0 on comp "u_DS18B20Z/SLICE_940" on site "R12C15B", clk load = 0, ce load = 11, sr load = 0
  SECONDARY "key_2/key_edge" from F1 on comp "SLICE_486" on site "R12C17C", clk load = 0, ce load = 0, sr load = 10
  SECONDARY "key_1/key_edge" from F0 on comp "SLICE_485" on site "R12C15C", clk load = 0, ce load = 0, sr load = 10

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   17 + 4(JTAG) out of 280 (7.5%) PIO sites used.
   17 + 4(JTAG) out of 105 (20.0%) bonded PIO sites used.
   Number of PIO comps: 17; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 2 / 26 (  7%) | 2.5V       | -         |
| 1        | 9 / 26 ( 34%) | 2.5V       | -         |
| 2        | 5 / 28 ( 17%) | 2.5V       | -         |
| 3        | 0 / 7 (  0%)  | -          | -         |
| 4        | 0 / 8 (  0%)  | -          | -         |
| 5        | 1 / 10 ( 10%) | 2.5V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 22 secs 

Dumping design to file top_impl1.dir/5_1.ncd.

0 connections routed; 8675 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=u_DS18B20Z/clk_1mhz loads=18 clock_loads=2&#xA;   Signal=oled1/clk_in_1Hz loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 26 secs 

Start NBR router at 22:41:13 02/24/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 22:41:14 02/24/21

Start NBR section for initial routing at 22:41:14 02/24/21
Level 4, iteration 1
220(0.09%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 61.245ns/0.000ns; real time: 29 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 22:41:16 02/24/21
Level 4, iteration 1
90(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 61.113ns/0.000ns; real time: 30 secs 
Level 4, iteration 2
47(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 61.106ns/0.000ns; real time: 31 secs 
Level 4, iteration 3
15(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 61.106ns/0.000ns; real time: 31 secs 
Level 4, iteration 4
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 61.106ns/0.000ns; real time: 31 secs 
Level 4, iteration 5
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 61.106ns/0.000ns; real time: 31 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 61.106ns/0.000ns; real time: 31 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 61.106ns/0.000ns; real time: 31 secs 
Level 4, iteration 8
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 61.106ns/0.000ns; real time: 31 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 22:41:18 02/24/21
Level 4, iteration 0
Level 4, iteration 1
3(0.00%) conflicts; 10(0.12%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.065ns/0.000ns; real time: 37 secs 
Level 4, iteration 2
0(0.00%) conflict; 13(0.15%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.065ns/0.000ns; real time: 38 secs 
Level 4, iteration 0
0(0.00%) conflict; 13(0.15%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 61.086ns/0.000ns; real time: 38 secs 
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 61.086ns/0.000ns; real time: 38 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 61.086ns/0.000ns; real time: 38 secs 

Start NBR section for re-routing at 22:41:26 02/24/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 61.106ns/0.000ns; real time: 39 secs 

Start NBR section for post-routing at 22:41:26 02/24/21

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 61.106ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=u_DS18B20Z/clk_1mhz loads=18 clock_loads=2&#xA;   Signal=oled1/clk_in_1Hz loads=1 clock_loads=1"  />

Total CPU time 41 secs 
Total REAL time: 42 secs 
Completely routed.
End of route.  8675 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file top_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 61.106
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.070
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 42 secs 
Total REAL time to completion: 43 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "top_impl1.t2b" -w "top_impl1.ncd" -jedec "top_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.8.0.115.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file top_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from top_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.92.
 
Saving bit stream in "top_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
