CLOCK 1 CLK;
SWITCH 1 SW1;
SWITCH 1 SW2;
NAND 2 G1;
OR 2 G2;
AND 2 G3;
CONNECT SW1 > G1.I1;
CONNECT CLK > G1.I2;
CONNECT SW1 > G2.I1;
CONNECT SW2 > G2.I2;
CONNECT G1 > G3.I1;
CONNECT G2 > G3.I2;
MONITOR G1;
MONITOR G2;