Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 13 15:52:29 2024
| Host         : TheMob running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_module_control_sets_placed.rpt
| Design       : Top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              61 |           13 |
| Yes          | No                    | No                     |             112 |           32 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             544 |          301 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal    |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                     |                       |                1 |              1 |         1.00 |
| ~clk2_BUFG     |                     |                       |                4 |              4 |         1.00 |
|  clk2_BUFG     |                     |                       |                2 |              5 |         2.50 |
| ~clk2_BUFG     | c1/Func[4]_i_1_n_0  |                       |                1 |              5 |         5.00 |
|  clk2_BUFG     |                     | m/i2/read1[3]_i_1_n_0 |                1 |              8 |         8.00 |
|  clk2_BUFG     |                     | m/i2/rd[3]_i_1_n_0    |                2 |              9 |         4.50 |
|  clk2_BUFG     |                     | m/i2/Imm0_n_0         |                3 |             16 |         5.33 |
| ~clk2_BUFG     | c1/en_i_1_n_0       |                       |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG |                     | cl/cnt[0]_i_1_n_0     |                7 |             28 |         4.00 |
| ~clk2_BUFG     | c1/E[0]             |                       |                9 |             29 |         3.22 |
| ~clk2_BUFG     | m/i2/oper_reg[2]_0  |                       |                8 |             30 |         3.75 |
|  LoadPC_BUFG   |                     |                       |               19 |             32 |         1.68 |
| ~clk2_BUFG     | c1/LoadLMD_reg_0[0] |                       |                7 |             32 |         4.57 |
| ~clk2_BUFG     | m/i2/E[0]           | rst_IBUF              |               12 |             32 |         2.67 |
| ~clk2_BUFG     | m/i2/W_reg_10[0]    | rst_IBUF              |               19 |             32 |         1.68 |
| ~clk2_BUFG     | m/i2/W_reg_7[0]     | rst_IBUF              |               16 |             32 |         2.00 |
| ~clk2_BUFG     | m/i2/W_reg_6[0]     | rst_IBUF              |               22 |             32 |         1.45 |
| ~clk2_BUFG     | m/i2/W_reg_2[0]     | rst_IBUF              |               16 |             32 |         2.00 |
| ~clk2_BUFG     | m/i2/W_reg_9[0]     | rst_IBUF              |               14 |             32 |         2.29 |
| ~clk2_BUFG     | m/i2/W_reg_0[0]     | rst_IBUF              |               16 |             32 |         2.00 |
| ~clk2_BUFG     | m/i2/W_reg_1[0]     | rst_IBUF              |               10 |             32 |         3.20 |
| ~clk2_BUFG     | m/i2/W_reg_12[0]    | rst_IBUF              |               13 |             32 |         2.46 |
| ~clk2_BUFG     | m/i2/W_reg_5[0]     | rst_IBUF              |               17 |             32 |         1.88 |
| ~clk2_BUFG     | m/i2/W_reg_3[0]     | rst_IBUF              |               11 |             32 |         2.91 |
| ~clk2_BUFG     | m/i2/W_reg_8[0]     | rst_IBUF              |               18 |             32 |         1.78 |
| ~clk2_BUFG     | m/i2/W_reg_4[0]     | rst_IBUF              |               17 |             32 |         1.88 |
| ~clk2_BUFG     | m/i2/W_reg_11[0]    | rst_IBUF              |               18 |             32 |         1.78 |
| ~clk2_BUFG     | m/i2/W_reg[0]       | rst_IBUF              |               18 |             32 |         1.78 |
|  clk2_BUFG     | c1/R                | rst_IBUF              |               64 |             64 |         1.00 |
+----------------+---------------------+-----------------------+------------------+----------------+--------------+


