Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 15:49:01 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 107 register/latch pins with no clock driven by root clock pin: clk_30/clk_new_reg/Q (HIGH)

 There are 14870 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33331 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.431    -2716.266                    710                 1725        0.055        0.000                      0                 1725        3.000        0.000                       0                   703  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -6.967      -79.377                     12                  766        0.055        0.000                      0                  766        3.000        0.000                       0                   509  
  clk_out1_clk_wiz_0      -12.431     -326.393                    117                  378        0.232        0.000                      0                  378        4.130        0.000                       0                   191  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -6.259    -2309.454                    581                  581        0.059        0.000                      0                  581  
sys_clk_pin         clk_out1_clk_wiz_0       -9.942     -112.140                     12                   12        0.578        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -6.967ns,  Total Violation      -79.377ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.967ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.001ns  (logic 8.518ns (50.102%)  route 8.483ns (49.898%))
  Logic Levels:           22  (CARRY4=15 LUT2=1 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.620     5.141    sound_converter/CLOCK
    SLICE_X64Y26         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.477     6.136    sound_converter/Q[1]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.773    sound_converter/maxLedNum1_carry_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.012 r  sound_converter/maxLedNum1_carry__0/O[2]
                         net (fo=67, routed)          0.840     7.852    sound_converter/maxLedNum1[7]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.301     8.153 r  sound_converter/percentage0_carry__2_i_4/O
                         net (fo=2, routed)           0.809     8.962    sound_converter/percentage0_carry__2_i_4_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.488 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.488    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.645 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=42, routed)          0.795    10.439    sound_converter/percentage0_carry__3_n_2
    SLICE_X58Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.224 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.964    12.189    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.787 r  sound_converter/percentage0__166_carry__2_i_9/O[1]
                         net (fo=3, routed)           0.662    13.449    sound_converter/percentage0__166_carry__2_i_9_n_6
    SLICE_X58Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.752 r  sound_converter/percentage0__166_carry__2_i_3/O
                         net (fo=1, routed)           0.569    14.321    sound_converter/percentage0__166_carry__2_i_3_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.828 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.828    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.942 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.942    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.056    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.390 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.586    15.976    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X63Y40         LUT3 (Prop_lut3_I0_O)        0.303    16.279 r  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.459    16.737    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.861 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.483    17.345    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.871 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.871    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.110 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.605    18.714    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.302    19.016 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    19.016    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.566    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.788 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.602    20.391    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X63Y39         LUT3 (Prop_lut3_I2_O)        0.299    20.690 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.690    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.181 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.633    21.814    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X64Y37         LUT5 (Prop_lut5_I3_O)        0.329    22.143 r  sound_converter/percentage[1]_i_1/O
                         net (fo=1, routed)           0.000    22.143    sound_converter/percentage[1]_i_1_n_0
    SLICE_X64Y37         FDRE                                         r  sound_converter/percentage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.515    14.856    sound_converter/CLOCK
    SLICE_X64Y37         FDRE                                         r  sound_converter/percentage_reg[1]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y37         FDRE (Setup_fdre_C_D)        0.081    15.176    sound_converter/percentage_reg[1]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -22.143    
  -------------------------------------------------------------------
                         slack                                 -6.967    

Slack (VIOLATED) :        -6.950ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.983ns  (logic 8.518ns (50.157%)  route 8.465ns (49.843%))
  Logic Levels:           22  (CARRY4=15 LUT2=1 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.620     5.141    sound_converter/CLOCK
    SLICE_X64Y26         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.477     6.136    sound_converter/Q[1]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.773    sound_converter/maxLedNum1_carry_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.012 r  sound_converter/maxLedNum1_carry__0/O[2]
                         net (fo=67, routed)          0.840     7.852    sound_converter/maxLedNum1[7]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.301     8.153 r  sound_converter/percentage0_carry__2_i_4/O
                         net (fo=2, routed)           0.809     8.962    sound_converter/percentage0_carry__2_i_4_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.488 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.488    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.645 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=42, routed)          0.795    10.439    sound_converter/percentage0_carry__3_n_2
    SLICE_X58Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.224 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.964    12.189    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.787 r  sound_converter/percentage0__166_carry__2_i_9/O[1]
                         net (fo=3, routed)           0.662    13.449    sound_converter/percentage0__166_carry__2_i_9_n_6
    SLICE_X58Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.752 r  sound_converter/percentage0__166_carry__2_i_3/O
                         net (fo=1, routed)           0.569    14.321    sound_converter/percentage0__166_carry__2_i_3_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.828 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.828    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.942 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.942    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.056    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.390 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.586    15.976    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X63Y40         LUT3 (Prop_lut3_I0_O)        0.303    16.279 r  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.459    16.737    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.861 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.483    17.345    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.871 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.871    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.110 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.605    18.714    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.302    19.016 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    19.016    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.566    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.788 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.602    20.391    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X63Y39         LUT3 (Prop_lut3_I2_O)        0.299    20.690 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.690    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.181 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.614    21.795    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X64Y37         LUT5 (Prop_lut5_I3_O)        0.329    22.124 r  sound_converter/percentage[3]_i_1/O
                         net (fo=1, routed)           0.000    22.124    sound_converter/percentage[3]_i_1_n_0
    SLICE_X64Y37         FDRE                                         r  sound_converter/percentage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.515    14.856    sound_converter/CLOCK
    SLICE_X64Y37         FDRE                                         r  sound_converter/percentage_reg[3]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y37         FDRE (Setup_fdre_C_D)        0.079    15.174    sound_converter/percentage_reg[3]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -22.124    
  -------------------------------------------------------------------
                         slack                                 -6.950    

Slack (VIOLATED) :        -6.946ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.979ns  (logic 8.518ns (50.169%)  route 8.461ns (49.831%))
  Logic Levels:           22  (CARRY4=15 LUT2=1 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.620     5.141    sound_converter/CLOCK
    SLICE_X64Y26         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.477     6.136    sound_converter/Q[1]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.773    sound_converter/maxLedNum1_carry_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.012 r  sound_converter/maxLedNum1_carry__0/O[2]
                         net (fo=67, routed)          0.840     7.852    sound_converter/maxLedNum1[7]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.301     8.153 r  sound_converter/percentage0_carry__2_i_4/O
                         net (fo=2, routed)           0.809     8.962    sound_converter/percentage0_carry__2_i_4_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.488 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.488    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.645 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=42, routed)          0.795    10.439    sound_converter/percentage0_carry__3_n_2
    SLICE_X58Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.224 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.964    12.189    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.787 r  sound_converter/percentage0__166_carry__2_i_9/O[1]
                         net (fo=3, routed)           0.662    13.449    sound_converter/percentage0__166_carry__2_i_9_n_6
    SLICE_X58Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.752 r  sound_converter/percentage0__166_carry__2_i_3/O
                         net (fo=1, routed)           0.569    14.321    sound_converter/percentage0__166_carry__2_i_3_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.828 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.828    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.942 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.942    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.056    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.390 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.586    15.976    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X63Y40         LUT3 (Prop_lut3_I0_O)        0.303    16.279 r  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.459    16.737    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.861 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.483    17.345    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.871 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.871    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.110 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.605    18.714    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.302    19.016 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    19.016    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.566    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.788 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.602    20.391    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X63Y39         LUT3 (Prop_lut3_I2_O)        0.299    20.690 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.690    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.181 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.610    21.791    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X64Y37         LUT5 (Prop_lut5_I3_O)        0.329    22.120 r  sound_converter/percentage[2]_i_1/O
                         net (fo=1, routed)           0.000    22.120    sound_converter/percentage[2]_i_1_n_0
    SLICE_X64Y37         FDRE                                         r  sound_converter/percentage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.515    14.856    sound_converter/CLOCK
    SLICE_X64Y37         FDRE                                         r  sound_converter/percentage_reg[2]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y37         FDRE (Setup_fdre_C_D)        0.079    15.174    sound_converter/percentage_reg[2]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -22.120    
  -------------------------------------------------------------------
                         slack                                 -6.946    

Slack (VIOLATED) :        -6.932ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.963ns  (logic 8.518ns (50.216%)  route 8.445ns (49.784%))
  Logic Levels:           22  (CARRY4=15 LUT2=1 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.620     5.141    sound_converter/CLOCK
    SLICE_X64Y26         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.477     6.136    sound_converter/Q[1]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.773    sound_converter/maxLedNum1_carry_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.012 r  sound_converter/maxLedNum1_carry__0/O[2]
                         net (fo=67, routed)          0.840     7.852    sound_converter/maxLedNum1[7]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.301     8.153 r  sound_converter/percentage0_carry__2_i_4/O
                         net (fo=2, routed)           0.809     8.962    sound_converter/percentage0_carry__2_i_4_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.488 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.488    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.645 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=42, routed)          0.795    10.439    sound_converter/percentage0_carry__3_n_2
    SLICE_X58Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.224 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.964    12.189    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.787 r  sound_converter/percentage0__166_carry__2_i_9/O[1]
                         net (fo=3, routed)           0.662    13.449    sound_converter/percentage0__166_carry__2_i_9_n_6
    SLICE_X58Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.752 r  sound_converter/percentage0__166_carry__2_i_3/O
                         net (fo=1, routed)           0.569    14.321    sound_converter/percentage0__166_carry__2_i_3_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.828 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.828    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.942 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.942    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.056    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.390 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.586    15.976    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X63Y40         LUT3 (Prop_lut3_I0_O)        0.303    16.279 r  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.459    16.737    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.861 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.483    17.345    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.871 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.871    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.110 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.605    18.714    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.302    19.016 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    19.016    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.566    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.788 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.602    20.391    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X63Y39         LUT3 (Prop_lut3_I2_O)        0.299    20.690 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.690    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.181 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.594    21.775    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X64Y37         LUT5 (Prop_lut5_I3_O)        0.329    22.104 r  sound_converter/percentage[0]_i_1/O
                         net (fo=1, routed)           0.000    22.104    sound_converter/percentage[0]_i_1_n_0
    SLICE_X64Y37         FDRE                                         r  sound_converter/percentage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.515    14.856    sound_converter/CLOCK
    SLICE_X64Y37         FDRE                                         r  sound_converter/percentage_reg[0]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y37         FDRE (Setup_fdre_C_D)        0.077    15.172    sound_converter/percentage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -22.104    
  -------------------------------------------------------------------
                         slack                                 -6.932    

Slack (VIOLATED) :        -6.833ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.864ns  (logic 8.518ns (50.509%)  route 8.346ns (49.491%))
  Logic Levels:           22  (CARRY4=15 LUT2=1 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.620     5.141    sound_converter/CLOCK
    SLICE_X64Y26         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.477     6.136    sound_converter/Q[1]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.773    sound_converter/maxLedNum1_carry_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.012 r  sound_converter/maxLedNum1_carry__0/O[2]
                         net (fo=67, routed)          0.840     7.852    sound_converter/maxLedNum1[7]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.301     8.153 r  sound_converter/percentage0_carry__2_i_4/O
                         net (fo=2, routed)           0.809     8.962    sound_converter/percentage0_carry__2_i_4_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.488 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.488    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.645 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=42, routed)          0.795    10.439    sound_converter/percentage0_carry__3_n_2
    SLICE_X58Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.224 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.964    12.189    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.787 r  sound_converter/percentage0__166_carry__2_i_9/O[1]
                         net (fo=3, routed)           0.662    13.449    sound_converter/percentage0__166_carry__2_i_9_n_6
    SLICE_X58Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.752 r  sound_converter/percentage0__166_carry__2_i_3/O
                         net (fo=1, routed)           0.569    14.321    sound_converter/percentage0__166_carry__2_i_3_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.828 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.828    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.942 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.942    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.056    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.390 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.586    15.976    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X63Y40         LUT3 (Prop_lut3_I0_O)        0.303    16.279 r  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.459    16.737    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.861 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.483    17.345    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.871 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.871    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.110 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.605    18.714    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.302    19.016 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    19.016    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.566    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.788 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.602    20.391    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X63Y39         LUT3 (Prop_lut3_I2_O)        0.299    20.690 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.690    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.181 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.496    21.677    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X64Y38         LUT5 (Prop_lut5_I3_O)        0.329    22.006 r  sound_converter/percentage[6]_i_1/O
                         net (fo=1, routed)           0.000    22.006    sound_converter/percentage[6]_i_1_n_0
    SLICE_X64Y38         FDRE                                         r  sound_converter/percentage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.516    14.857    sound_converter/CLOCK
    SLICE_X64Y38         FDRE                                         r  sound_converter/percentage_reg[6]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y38         FDRE (Setup_fdre_C_D)        0.077    15.173    sound_converter/percentage_reg[6]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -22.006    
  -------------------------------------------------------------------
                         slack                                 -6.833    

Slack (VIOLATED) :        -6.826ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.861ns  (logic 8.518ns (50.518%)  route 8.343ns (49.482%))
  Logic Levels:           22  (CARRY4=15 LUT2=1 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.620     5.141    sound_converter/CLOCK
    SLICE_X64Y26         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.477     6.136    sound_converter/Q[1]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.773    sound_converter/maxLedNum1_carry_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.012 r  sound_converter/maxLedNum1_carry__0/O[2]
                         net (fo=67, routed)          0.840     7.852    sound_converter/maxLedNum1[7]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.301     8.153 r  sound_converter/percentage0_carry__2_i_4/O
                         net (fo=2, routed)           0.809     8.962    sound_converter/percentage0_carry__2_i_4_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.488 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.488    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.645 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=42, routed)          0.795    10.439    sound_converter/percentage0_carry__3_n_2
    SLICE_X58Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.224 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.964    12.189    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.787 r  sound_converter/percentage0__166_carry__2_i_9/O[1]
                         net (fo=3, routed)           0.662    13.449    sound_converter/percentage0__166_carry__2_i_9_n_6
    SLICE_X58Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.752 r  sound_converter/percentage0__166_carry__2_i_3/O
                         net (fo=1, routed)           0.569    14.321    sound_converter/percentage0__166_carry__2_i_3_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.828 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.828    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.942 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.942    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.056    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.390 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.586    15.976    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X63Y40         LUT3 (Prop_lut3_I0_O)        0.303    16.279 r  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.459    16.737    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.861 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.483    17.345    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.871 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.871    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.110 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.605    18.714    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.302    19.016 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    19.016    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.566    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.788 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.602    20.391    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X63Y39         LUT3 (Prop_lut3_I2_O)        0.299    20.690 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.690    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.181 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.493    21.674    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X64Y38         LUT5 (Prop_lut5_I3_O)        0.329    22.003 r  sound_converter/percentage[7]_i_1/O
                         net (fo=1, routed)           0.000    22.003    sound_converter/percentage[7]_i_1_n_0
    SLICE_X64Y38         FDRE                                         r  sound_converter/percentage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.516    14.857    sound_converter/CLOCK
    SLICE_X64Y38         FDRE                                         r  sound_converter/percentage_reg[7]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y38         FDRE (Setup_fdre_C_D)        0.081    15.177    sound_converter/percentage_reg[7]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -22.003    
  -------------------------------------------------------------------
                         slack                                 -6.826    

Slack (VIOLATED) :        -6.667ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.701ns  (logic 8.518ns (51.002%)  route 8.183ns (48.998%))
  Logic Levels:           22  (CARRY4=15 LUT2=1 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.620     5.141    sound_converter/CLOCK
    SLICE_X64Y26         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.477     6.136    sound_converter/Q[1]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.773    sound_converter/maxLedNum1_carry_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.012 r  sound_converter/maxLedNum1_carry__0/O[2]
                         net (fo=67, routed)          0.840     7.852    sound_converter/maxLedNum1[7]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.301     8.153 r  sound_converter/percentage0_carry__2_i_4/O
                         net (fo=2, routed)           0.809     8.962    sound_converter/percentage0_carry__2_i_4_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.488 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.488    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.645 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=42, routed)          0.795    10.439    sound_converter/percentage0_carry__3_n_2
    SLICE_X58Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.224 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.964    12.189    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.787 r  sound_converter/percentage0__166_carry__2_i_9/O[1]
                         net (fo=3, routed)           0.662    13.449    sound_converter/percentage0__166_carry__2_i_9_n_6
    SLICE_X58Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.752 r  sound_converter/percentage0__166_carry__2_i_3/O
                         net (fo=1, routed)           0.569    14.321    sound_converter/percentage0__166_carry__2_i_3_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.828 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.828    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.942 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.942    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.056    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.390 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.586    15.976    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X63Y40         LUT3 (Prop_lut3_I0_O)        0.303    16.279 r  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.459    16.737    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.861 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.483    17.345    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.871 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.871    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.110 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.605    18.714    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.302    19.016 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    19.016    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.566    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.788 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.602    20.391    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X63Y39         LUT3 (Prop_lut3_I2_O)        0.299    20.690 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.690    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.181 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.333    21.514    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X64Y39         LUT5 (Prop_lut5_I3_O)        0.329    21.843 r  sound_converter/percentage[5]_i_1/O
                         net (fo=1, routed)           0.000    21.843    sound_converter/percentage[5]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  sound_converter/percentage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.517    14.858    sound_converter/CLOCK
    SLICE_X64Y39         FDRE                                         r  sound_converter/percentage_reg[5]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.079    15.176    sound_converter/percentage_reg[5]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -21.843    
  -------------------------------------------------------------------
                         slack                                 -6.667    

Slack (VIOLATED) :        -6.666ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.702ns  (logic 8.518ns (50.999%)  route 8.184ns (49.001%))
  Logic Levels:           22  (CARRY4=15 LUT2=1 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.620     5.141    sound_converter/CLOCK
    SLICE_X64Y26         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.477     6.136    sound_converter/Q[1]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.773    sound_converter/maxLedNum1_carry_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.012 r  sound_converter/maxLedNum1_carry__0/O[2]
                         net (fo=67, routed)          0.840     7.852    sound_converter/maxLedNum1[7]
    SLICE_X60Y27         LUT3 (Prop_lut3_I0_O)        0.301     8.153 r  sound_converter/percentage0_carry__2_i_4/O
                         net (fo=2, routed)           0.809     8.962    sound_converter/percentage0_carry__2_i_4_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.488 r  sound_converter/percentage0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.488    sound_converter/percentage0_carry__2_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.645 r  sound_converter/percentage0_carry__3/CO[1]
                         net (fo=42, routed)          0.795    10.439    sound_converter/percentage0_carry__3_n_2
    SLICE_X58Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.224 r  sound_converter/percentage0__166_carry__1_i_9/CO[3]
                         net (fo=6, routed)           0.964    12.189    sound_converter/percentage0__166_carry__1_i_9_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.787 r  sound_converter/percentage0__166_carry__2_i_9/O[1]
                         net (fo=3, routed)           0.662    13.449    sound_converter/percentage0__166_carry__2_i_9_n_6
    SLICE_X58Y35         LUT3 (Prop_lut3_I0_O)        0.303    13.752 r  sound_converter/percentage0__166_carry__2_i_3/O
                         net (fo=1, routed)           0.569    14.321    sound_converter/percentage0__166_carry__2_i_3_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.828 r  sound_converter/percentage0__166_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.828    sound_converter/percentage0__166_carry__2_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.942 r  sound_converter/percentage0__166_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.942    sound_converter/percentage0__166_carry__3_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.056 r  sound_converter/percentage0__166_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.056    sound_converter/percentage0__166_carry__4_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.390 r  sound_converter/percentage0__166_carry__5/O[1]
                         net (fo=4, routed)           0.586    15.976    sound_converter/percentage0__166_carry__5_n_6
    SLICE_X63Y40         LUT3 (Prop_lut3_I0_O)        0.303    16.279 r  sound_converter/percentage0__250_carry__9_i_11/O
                         net (fo=2, routed)           0.459    16.737    sound_converter/percentage0__250_carry__9_i_11_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.861 r  sound_converter/percentage0__250_carry__10_i_4/O
                         net (fo=1, routed)           0.483    17.345    sound_converter/percentage0__250_carry__10_i_4_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.871 r  sound_converter/percentage0__250_carry__10/CO[3]
                         net (fo=1, routed)           0.000    17.871    sound_converter/percentage0__250_carry__10_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.110 r  sound_converter/percentage0__250_carry__11/O[2]
                         net (fo=3, routed)           0.605    18.714    sound_converter/percentage0__250_carry__11_n_5
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.302    19.016 r  sound_converter/percentage0__380_carry__5_i_2/O
                         net (fo=1, routed)           0.000    19.016    sound_converter/percentage0__380_carry__5_i_2_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.566 r  sound_converter/percentage0__380_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.566    sound_converter/percentage0__380_carry__5_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.788 r  sound_converter/percentage0__380_carry__6/O[0]
                         net (fo=9, routed)           0.602    20.391    sound_converter/percentage0__380_carry__6_n_7
    SLICE_X63Y39         LUT3 (Prop_lut3_I2_O)        0.299    20.690 r  sound_converter/percentage0__464_carry__6_i_3/O
                         net (fo=1, routed)           0.000    20.690    sound_converter/percentage0__464_carry__6_i_3_n_0
    SLICE_X63Y39         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    21.181 r  sound_converter/percentage0__464_carry__6/CO[1]
                         net (fo=8, routed)           0.334    21.515    sound_converter/percentage0__464_carry__6_n_2
    SLICE_X64Y39         LUT5 (Prop_lut5_I3_O)        0.329    21.844 r  sound_converter/percentage[4]_i_1/O
                         net (fo=1, routed)           0.000    21.844    sound_converter/percentage[4]_i_1_n_0
    SLICE_X64Y39         FDRE                                         r  sound_converter/percentage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.517    14.858    sound_converter/CLOCK
    SLICE_X64Y39         FDRE                                         r  sound_converter/percentage_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.081    15.178    sound_converter/percentage_reg[4]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -21.844    
  -------------------------------------------------------------------
                         slack                                 -6.666    

Slack (VIOLATED) :        -6.235ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.131ns  (logic 7.504ns (46.520%)  route 8.627ns (53.480%))
  Logic Levels:           22  (CARRY4=14 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.620     5.141    sound_converter/CLOCK
    SLICE_X64Y26         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.477     6.136    sound_converter/Q[1]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.773    sound_converter/maxLedNum1_carry_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.890 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.890    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.129 f  sound_converter/maxLedNum1_carry__1/O[2]
                         net (fo=64, routed)          1.241     8.370    sound_converter/maxLedNum1[11]
    SLICE_X50Y29         LUT3 (Prop_lut3_I2_O)        0.301     8.671 r  sound_converter/maxLedNum0_carry__2_i_3/O
                         net (fo=1, routed)           0.619     9.290    sound_converter/maxLedNum0_carry__2_i_3_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.816 r  sound_converter/maxLedNum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.816    sound_converter/maxLedNum0_carry__2_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  sound_converter/maxLedNum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.930    sound_converter/maxLedNum0_carry__3_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.158 r  sound_converter/maxLedNum0_carry__4/CO[2]
                         net (fo=22, routed)          0.659    10.817    sound_converter/maxLedNum0_carry__4_n_1
    SLICE_X50Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.601 f  sound_converter/maxLedNum0__145_carry__4_i_9/CO[3]
                         net (fo=10, routed)          0.932    12.533    sound_converter/maxLedNum0__145_carry__4_i_9_n_0
    SLICE_X51Y34         LUT3 (Prop_lut3_I0_O)        0.150    12.683 r  sound_converter/maxLedNum0__145_carry__5_i_1/O
                         net (fo=12, routed)          0.522    13.206    sound_converter/maxLedNum0__145_carry__5_i_1_n_0
    SLICE_X51Y33         LUT4 (Prop_lut4_I0_O)        0.332    13.538 r  sound_converter/maxLedNum0__145_carry__5_i_5/O
                         net (fo=1, routed)           0.000    13.538    sound_converter/maxLedNum0__145_carry__5_i_5_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.088 r  sound_converter/maxLedNum0__145_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.088    sound_converter/maxLedNum0__145_carry__5_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.401 r  sound_converter/maxLedNum0__145_carry__6/O[3]
                         net (fo=11, routed)          1.171    15.572    sound_converter/maxLedNum0__145_carry__6_n_4
    SLICE_X57Y35         LUT3 (Prop_lut3_I0_O)        0.334    15.906 r  sound_converter/maxLedNum0__254_carry__2_i_9/O
                         net (fo=2, routed)           0.591    16.496    sound_converter/maxLedNum0__254_carry__2_i_9_n_0
    SLICE_X57Y36         LUT5 (Prop_lut5_I3_O)        0.326    16.822 r  sound_converter/maxLedNum0__254_carry__2_i_1/O
                         net (fo=2, routed)           0.464    17.286    sound_converter/maxLedNum0__254_carry__2_i_1_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  sound_converter/maxLedNum0__254_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.410    sound_converter/maxLedNum0__254_carry__2_i_5_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.811 r  sound_converter/maxLedNum0__254_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.811    sound_converter/maxLedNum0__254_carry__2_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.124 r  sound_converter/maxLedNum0__254_carry__3/O[3]
                         net (fo=3, routed)           0.817    18.941    sound_converter/maxLedNum0__254_carry__3_n_4
    SLICE_X56Y38         LUT3 (Prop_lut3_I0_O)        0.306    19.247 r  sound_converter/maxLedNum0__342_carry__4_i_7/O
                         net (fo=1, routed)           0.000    19.247    sound_converter/maxLedNum0__342_carry__4_i_7_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.780 r  sound_converter/maxLedNum0__342_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.780    sound_converter/maxLedNum0__342_carry__4_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.897 r  sound_converter/maxLedNum0__342_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.897    sound_converter/maxLedNum0__342_carry__5_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.014 r  sound_converter/maxLedNum0__342_carry__6/CO[3]
                         net (fo=4, routed)           1.134    21.148    sound_converter/maxLedNum0__342_carry__6_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.124    21.272 r  sound_converter/maxLedNum[1]_i_1/O
                         net (fo=1, routed)           0.000    21.272    sound_converter/maxLedNum[1]_i_1_n_0
    SLICE_X55Y31         FDRE                                         r  sound_converter/maxLedNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.442    14.783    sound_converter/CLOCK
    SLICE_X55Y31         FDRE                                         r  sound_converter/maxLedNum_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)        0.029    15.037    sound_converter/maxLedNum_reg[1]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -21.272    
  -------------------------------------------------------------------
                         slack                                 -6.235    

Slack (VIOLATED) :        -6.230ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.128ns  (logic 7.504ns (46.528%)  route 8.624ns (53.472%))
  Logic Levels:           22  (CARRY4=14 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.620     5.141    sound_converter/CLOCK
    SLICE_X64Y26         FDRE                                         r  sound_converter/maxVol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sound_converter/maxVol_reg[1]/Q
                         net (fo=3, routed)           0.477     6.136    sound_converter/Q[1]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.773 r  sound_converter/maxLedNum1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.773    sound_converter/maxLedNum1_carry_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.890 r  sound_converter/maxLedNum1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.890    sound_converter/maxLedNum1_carry__0_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.129 f  sound_converter/maxLedNum1_carry__1/O[2]
                         net (fo=64, routed)          1.241     8.370    sound_converter/maxLedNum1[11]
    SLICE_X50Y29         LUT3 (Prop_lut3_I2_O)        0.301     8.671 r  sound_converter/maxLedNum0_carry__2_i_3/O
                         net (fo=1, routed)           0.619     9.290    sound_converter/maxLedNum0_carry__2_i_3_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.816 r  sound_converter/maxLedNum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.816    sound_converter/maxLedNum0_carry__2_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.930 r  sound_converter/maxLedNum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.930    sound_converter/maxLedNum0_carry__3_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.158 r  sound_converter/maxLedNum0_carry__4/CO[2]
                         net (fo=22, routed)          0.659    10.817    sound_converter/maxLedNum0_carry__4_n_1
    SLICE_X50Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.601 f  sound_converter/maxLedNum0__145_carry__4_i_9/CO[3]
                         net (fo=10, routed)          0.932    12.533    sound_converter/maxLedNum0__145_carry__4_i_9_n_0
    SLICE_X51Y34         LUT3 (Prop_lut3_I0_O)        0.150    12.683 r  sound_converter/maxLedNum0__145_carry__5_i_1/O
                         net (fo=12, routed)          0.522    13.206    sound_converter/maxLedNum0__145_carry__5_i_1_n_0
    SLICE_X51Y33         LUT4 (Prop_lut4_I0_O)        0.332    13.538 r  sound_converter/maxLedNum0__145_carry__5_i_5/O
                         net (fo=1, routed)           0.000    13.538    sound_converter/maxLedNum0__145_carry__5_i_5_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.088 r  sound_converter/maxLedNum0__145_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.088    sound_converter/maxLedNum0__145_carry__5_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.401 r  sound_converter/maxLedNum0__145_carry__6/O[3]
                         net (fo=11, routed)          1.171    15.572    sound_converter/maxLedNum0__145_carry__6_n_4
    SLICE_X57Y35         LUT3 (Prop_lut3_I0_O)        0.334    15.906 r  sound_converter/maxLedNum0__254_carry__2_i_9/O
                         net (fo=2, routed)           0.591    16.496    sound_converter/maxLedNum0__254_carry__2_i_9_n_0
    SLICE_X57Y36         LUT5 (Prop_lut5_I3_O)        0.326    16.822 r  sound_converter/maxLedNum0__254_carry__2_i_1/O
                         net (fo=2, routed)           0.464    17.286    sound_converter/maxLedNum0__254_carry__2_i_1_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  sound_converter/maxLedNum0__254_carry__2_i_5/O
                         net (fo=1, routed)           0.000    17.410    sound_converter/maxLedNum0__254_carry__2_i_5_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.811 r  sound_converter/maxLedNum0__254_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.811    sound_converter/maxLedNum0__254_carry__2_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.124 r  sound_converter/maxLedNum0__254_carry__3/O[3]
                         net (fo=3, routed)           0.817    18.941    sound_converter/maxLedNum0__254_carry__3_n_4
    SLICE_X56Y38         LUT3 (Prop_lut3_I0_O)        0.306    19.247 r  sound_converter/maxLedNum0__342_carry__4_i_7/O
                         net (fo=1, routed)           0.000    19.247    sound_converter/maxLedNum0__342_carry__4_i_7_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.780 r  sound_converter/maxLedNum0__342_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.780    sound_converter/maxLedNum0__342_carry__4_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.897 r  sound_converter/maxLedNum0__342_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.897    sound_converter/maxLedNum0__342_carry__5_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.014 r  sound_converter/maxLedNum0__342_carry__6/CO[3]
                         net (fo=4, routed)           1.131    21.145    sound_converter/maxLedNum0__342_carry__6_n_0
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.124    21.269 r  sound_converter/maxLedNum[2]_i_1/O
                         net (fo=1, routed)           0.000    21.269    sound_converter/maxLedNum[2]_i_1_n_0
    SLICE_X55Y31         FDRE                                         r  sound_converter/maxLedNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.442    14.783    sound_converter/CLOCK
    SLICE_X55Y31         FDRE                                         r  sound_converter/maxLedNum_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)        0.031    15.039    sound_converter/maxLedNum_reg[2]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -21.269    
  -------------------------------------------------------------------
                         slack                                 -6.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/x_inc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.185ns (40.507%)  route 0.272ns (59.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.562     1.445    mc/mc/CLK
    SLICE_X39Y50         FDRE                                         r  mc/mc/FSM_onehot_state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mc/mc/FSM_onehot_state_reg[30]/Q
                         net (fo=14, routed)          0.272     1.858    mc/mc/Inst_Ps2Interface/out[30]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.044     1.902 r  mc/mc/Inst_Ps2Interface/x_inc[7]_i_2/O
                         net (fo=1, routed)           0.000     1.902    mc/mc/Inst_Ps2Interface_n_58
    SLICE_X38Y49         FDRE                                         r  mc/mc/x_inc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.833     1.960    mc/mc/CLK
    SLICE_X38Y49         FDRE                                         r  mc/mc/x_inc_reg[7]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.131     1.847    mc/mc/x_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/x_inc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.637%)  route 0.272ns (59.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.562     1.445    mc/mc/CLK
    SLICE_X39Y50         FDRE                                         r  mc/mc/FSM_onehot_state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mc/mc/FSM_onehot_state_reg[30]/Q
                         net (fo=14, routed)          0.272     1.858    mc/mc/Inst_Ps2Interface/out[30]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.903 r  mc/mc/Inst_Ps2Interface/x_inc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.903    mc/mc/Inst_Ps2Interface_n_61
    SLICE_X38Y49         FDRE                                         r  mc/mc/x_inc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.833     1.960    mc/mc/CLK
    SLICE_X38Y49         FDRE                                         r  mc/mc/x_inc_reg[4]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.121     1.837    mc/mc/x_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mc/mc/x_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/xpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.823%)  route 0.253ns (64.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.563     1.446    mc/mc/CLK
    SLICE_X36Y45         FDRE                                         r  mc/mc/x_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mc/mc/x_pos_reg[4]/Q
                         net (fo=5, routed)           0.253     1.840    mc/mc/x_pos[4]
    SLICE_X33Y40         FDRE                                         r  mc/mc/xpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.831     1.958    mc/mc/CLK
    SLICE_X33Y40         FDRE                                         r  mc/mc/xpos_reg[4]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.055     1.764    mc/mc/xpos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clk_30/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    clk_30/CLK
    SLICE_X30Y49         FDRE                                         r  clk_30/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_30/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.738    clk_30/count_reg[6]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk_30/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk_30/count_reg[4]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  clk_30/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.947    clk_30/count_reg[8]_i_1__0_n_7
    SLICE_X30Y50         FDRE                                         r  clk_30/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.830     1.958    clk_30/CLK
    SLICE_X30Y50         FDRE                                         r  clk_30/count_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk_30/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mc/mc/x_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/xpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.527%)  route 0.280ns (66.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.563     1.446    mc/mc/CLK
    SLICE_X36Y45         FDRE                                         r  mc/mc/x_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  mc/mc/x_pos_reg[7]/Q
                         net (fo=5, routed)           0.280     1.867    mc/mc/x_pos[7]
    SLICE_X35Y38         FDRE                                         r  mc/mc/xpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.829     1.956    mc/mc/CLK
    SLICE_X35Y38         FDRE                                         r  mc/mc/xpos_reg[7]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.055     1.762    mc/mc/xpos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clk_30/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    clk_30/CLK
    SLICE_X30Y49         FDRE                                         r  clk_30/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_30/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.738    clk_30/count_reg[6]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk_30/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk_30/count_reg[4]_i_1__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  clk_30/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.960    clk_30/count_reg[8]_i_1__0_n_5
    SLICE_X30Y50         FDRE                                         r  clk_30/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.830     1.958    clk_30/CLK
    SLICE_X30Y50         FDRE                                         r  clk_30/count_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk_30/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 my_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    my_clk/CLOCK
    SLICE_X28Y49         FDRE                                         r  my_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  my_clk/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.722    my_clk/count_reg[2]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  my_clk/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.882    my_clk/count_reg[0]_i_2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  my_clk/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    my_clk/count_reg[4]_i_1_n_7
    SLICE_X28Y50         FDRE                                         r  my_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.832     1.959    my_clk/CLOCK
    SLICE_X28Y50         FDRE                                         r  my_clk/count_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    my_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/err_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/FSM_onehot_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.224%)  route 0.288ns (60.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.561     1.444    mc/mc/Inst_Ps2Interface/CLK
    SLICE_X33Y54         FDRE                                         r  mc/mc/Inst_Ps2Interface/err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  mc/mc/Inst_Ps2Interface/err_reg/Q
                         net (fo=23, routed)          0.288     1.873    mc/mc/Inst_Ps2Interface/err
    SLICE_X39Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.918 r  mc/mc/Inst_Ps2Interface/FSM_onehot_state[17]_i_1/O
                         net (fo=1, routed)           0.000     1.918    mc/mc/Inst_Ps2Interface_n_41
    SLICE_X39Y53         FDRE                                         r  mc/mc/FSM_onehot_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.829     1.957    mc/mc/CLK
    SLICE_X39Y53         FDRE                                         r  mc/mc/FSM_onehot_state_reg[17]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.091     1.799    mc/mc/FSM_onehot_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/x_inc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.187ns (35.810%)  route 0.335ns (64.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.562     1.445    mc/mc/CLK
    SLICE_X39Y50         FDRE                                         r  mc/mc/FSM_onehot_state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mc/mc/FSM_onehot_state_reg[30]/Q
                         net (fo=14, routed)          0.335     1.921    mc/mc/Inst_Ps2Interface/out[30]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.046     1.967 r  mc/mc/Inst_Ps2Interface/x_inc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.967    mc/mc/Inst_Ps2Interface_n_63
    SLICE_X38Y49         FDRE                                         r  mc/mc/x_inc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.833     1.960    mc/mc/CLK
    SLICE_X38Y49         FDRE                                         r  mc/mc/x_inc_reg[2]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.131     1.847    mc/mc/x_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 my_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    my_clk/CLOCK
    SLICE_X28Y49         FDRE                                         r  my_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  my_clk/count_reg[2]/Q
                         net (fo=2, routed)           0.134     1.722    my_clk/count_reg[2]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  my_clk/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.882    my_clk/count_reg[0]_i_2_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  my_clk/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    my_clk/count_reg[4]_i_1_n_5
    SLICE_X28Y50         FDRE                                         r  my_clk/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.832     1.959    my_clk/CLOCK
    SLICE_X28Y50         FDRE                                         r  my_clk/count_reg[6]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    my_clk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24     dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      dbg/ahar10/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8      dbg/ahar11/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y6      dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y16     dbg/ahar13/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8      dbg/ahar14/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2      dbg/ahar15/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14     dbg/ahar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      dbg/ahar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4      dbg/ahar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y48     clk_30/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y48     clk_30/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y48     clk_30/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y48     clk_30/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     clk_30/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     clk_30/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     clk_30/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y49     clk_30/count_reg[7]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y51     clk_30/clk_new_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50     clk_30/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y50     clk_30/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y51     clk_30/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y51     clk_30/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y51     clk_30/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y51     clk_30/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y52     clk_30/count_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          117  Failing Endpoints,  Worst Slack      -12.431ns,  Total Violation     -326.393ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.431ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.086ns  (logic 8.925ns (42.327%)  route 12.161ns (57.673%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.545     5.066    vga/VGA_CONTROL/CLK_VGA
    SLICE_X33Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q
                         net (fo=102, routed)         0.643     6.165    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_0[1]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.289 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8/O
                         net (fo=3, routed)           0.622     6.912    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.036 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_1/O
                         net (fo=1, routed)           0.350     7.386    wave/DI[2]
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.771 r  wave/VGA_Red_waveform10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.780    wave/VGA_Red_waveform10__1_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.894    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.116 r  wave/VGA_Red_waveform10__1_carry__2/O[0]
                         net (fo=12, routed)          0.679     8.794    wave/VGA_Red_waveform10__1_carry__2_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     9.625 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.625    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.959 r  wave/VGA_Red_waveform10__40_carry__0/O[1]
                         net (fo=3, routed)           0.610    10.569    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.303    10.872 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.872    wave/h_cntr_reg_reg[9]_rep__0[3]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.273 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.544 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=5, routed)           0.340    11.884    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X35Y29         LUT4 (Prop_lut4_I2_O)        0.373    12.257 r  wave/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=205, routed)         0.493    12.750    wave/VGA_Red_waveform9[0]
    SLICE_X33Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.874 r  wave/memory_reg_r2_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000    12.874    wave/memory_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.101 r  wave/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.285    14.386    wave/memory_reg_r2_576_639_3_5/ADDRB5
    SLICE_X38Y16         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    14.689 r  wave/memory_reg_r2_576_639_3_5/RAMB/O
                         net (fo=1, routed)           1.114    15.803    wave/memory_reg_r2_576_639_3_5_n_1
    SLICE_X33Y17         LUT6 (Prop_lut6_I3_O)        0.124    15.927 r  wave/VGA_Red_waveform6__5_carry_i_58/O
                         net (fo=1, routed)           0.000    15.927    wave/VGA_Red_waveform6__5_carry_i_58_n_0
    SLICE_X33Y17         MUXF7 (Prop_muxf7_I0_O)      0.238    16.165 r  wave/VGA_Red_waveform6__5_carry_i_41/O
                         net (fo=1, routed)           0.557    16.722    wave/VGA_Red_waveform6__5_carry_i_41_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.298    17.020 r  wave/VGA_Red_waveform6__5_carry_i_19/O
                         net (fo=6, routed)           0.844    17.864    wave/VGA_Red_waveform6__5_carry_i_19_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.124    17.988 r  wave/VGA_Red_waveform6__5_carry__2_i_4/O
                         net (fo=27, routed)          0.692    18.680    wave/VGA_Red_waveform6__5_carry__2_i_4_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.804 r  wave/VGA_Red_waveform6__5_carry__1_i_3/O
                         net (fo=1, routed)           0.379    19.183    wave/VGA_Red_waveform6__5_carry__1_i_3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    19.739 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[2]
                         net (fo=1, routed)           0.443    20.183    wave/VGA_Red_waveform7[14]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.017 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.017    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.131 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.131    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.245 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.245    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.579 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.772    22.351    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.303    22.654 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.654    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.204 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.635    23.839    wave/VGA_Red_waveform5_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I3_O)        0.124    23.963 f  wave/VGA_RED[3]_i_113/O
                         net (fo=1, routed)           0.263    24.226    mode_s/h_cntr_reg_reg[11]_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.350 r  mode_s/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           0.289    24.639    mode_s/VGA_RED[3]_i_45_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.763 r  mode_s/VGA_RED[3]_i_15/O
                         net (fo=1, routed)           0.289    25.052    mode_s/VGA_RED[3]_i_15_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.176 r  mode_s/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.356    25.532    vga/VGA_CONTROL/waveMode_reg[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    25.656 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=4, routed)           0.496    26.152    vga/VGA_CONTROL_n_702
    SLICE_X36Y29         FDSE                                         r  vga/VGA_BLUE_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.434    14.035    vga/CLK_VGA
    SLICE_X36Y29         FDSE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.188    14.223    
                         clock uncertainty           -0.072    14.150    
    SLICE_X36Y29         FDSE (Setup_fdse_C_S)       -0.429    13.721    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                         -26.152    
  -------------------------------------------------------------------
                         slack                                -12.431    

Slack (VIOLATED) :        -12.431ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.086ns  (logic 8.925ns (42.327%)  route 12.161ns (57.673%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.545     5.066    vga/VGA_CONTROL/CLK_VGA
    SLICE_X33Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q
                         net (fo=102, routed)         0.643     6.165    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_0[1]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.289 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8/O
                         net (fo=3, routed)           0.622     6.912    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.036 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_1/O
                         net (fo=1, routed)           0.350     7.386    wave/DI[2]
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.771 r  wave/VGA_Red_waveform10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.780    wave/VGA_Red_waveform10__1_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.894    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.116 r  wave/VGA_Red_waveform10__1_carry__2/O[0]
                         net (fo=12, routed)          0.679     8.794    wave/VGA_Red_waveform10__1_carry__2_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     9.625 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.625    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.959 r  wave/VGA_Red_waveform10__40_carry__0/O[1]
                         net (fo=3, routed)           0.610    10.569    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.303    10.872 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.872    wave/h_cntr_reg_reg[9]_rep__0[3]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.273 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.544 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=5, routed)           0.340    11.884    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X35Y29         LUT4 (Prop_lut4_I2_O)        0.373    12.257 r  wave/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=205, routed)         0.493    12.750    wave/VGA_Red_waveform9[0]
    SLICE_X33Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.874 r  wave/memory_reg_r2_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000    12.874    wave/memory_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.101 r  wave/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.285    14.386    wave/memory_reg_r2_576_639_3_5/ADDRB5
    SLICE_X38Y16         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    14.689 r  wave/memory_reg_r2_576_639_3_5/RAMB/O
                         net (fo=1, routed)           1.114    15.803    wave/memory_reg_r2_576_639_3_5_n_1
    SLICE_X33Y17         LUT6 (Prop_lut6_I3_O)        0.124    15.927 r  wave/VGA_Red_waveform6__5_carry_i_58/O
                         net (fo=1, routed)           0.000    15.927    wave/VGA_Red_waveform6__5_carry_i_58_n_0
    SLICE_X33Y17         MUXF7 (Prop_muxf7_I0_O)      0.238    16.165 r  wave/VGA_Red_waveform6__5_carry_i_41/O
                         net (fo=1, routed)           0.557    16.722    wave/VGA_Red_waveform6__5_carry_i_41_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.298    17.020 r  wave/VGA_Red_waveform6__5_carry_i_19/O
                         net (fo=6, routed)           0.844    17.864    wave/VGA_Red_waveform6__5_carry_i_19_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.124    17.988 r  wave/VGA_Red_waveform6__5_carry__2_i_4/O
                         net (fo=27, routed)          0.692    18.680    wave/VGA_Red_waveform6__5_carry__2_i_4_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.804 r  wave/VGA_Red_waveform6__5_carry__1_i_3/O
                         net (fo=1, routed)           0.379    19.183    wave/VGA_Red_waveform6__5_carry__1_i_3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    19.739 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[2]
                         net (fo=1, routed)           0.443    20.183    wave/VGA_Red_waveform7[14]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.017 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.017    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.131 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.131    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.245 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.245    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.579 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.772    22.351    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.303    22.654 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.654    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.204 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.635    23.839    wave/VGA_Red_waveform5_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I3_O)        0.124    23.963 f  wave/VGA_RED[3]_i_113/O
                         net (fo=1, routed)           0.263    24.226    mode_s/h_cntr_reg_reg[11]_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.350 r  mode_s/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           0.289    24.639    mode_s/VGA_RED[3]_i_45_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.763 r  mode_s/VGA_RED[3]_i_15/O
                         net (fo=1, routed)           0.289    25.052    mode_s/VGA_RED[3]_i_15_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.176 r  mode_s/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.356    25.532    vga/VGA_CONTROL/waveMode_reg[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    25.656 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=4, routed)           0.496    26.152    vga/VGA_CONTROL_n_702
    SLICE_X36Y29         FDSE                                         r  vga/VGA_BLUE_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.434    14.035    vga/CLK_VGA
    SLICE_X36Y29         FDSE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.188    14.223    
                         clock uncertainty           -0.072    14.150    
    SLICE_X36Y29         FDSE (Setup_fdse_C_S)       -0.429    13.721    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                         -26.152    
  -------------------------------------------------------------------
                         slack                                -12.431    

Slack (VIOLATED) :        -12.431ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.086ns  (logic 8.925ns (42.327%)  route 12.161ns (57.673%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.545     5.066    vga/VGA_CONTROL/CLK_VGA
    SLICE_X33Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q
                         net (fo=102, routed)         0.643     6.165    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_0[1]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.289 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8/O
                         net (fo=3, routed)           0.622     6.912    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.036 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_1/O
                         net (fo=1, routed)           0.350     7.386    wave/DI[2]
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.771 r  wave/VGA_Red_waveform10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.780    wave/VGA_Red_waveform10__1_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.894    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.116 r  wave/VGA_Red_waveform10__1_carry__2/O[0]
                         net (fo=12, routed)          0.679     8.794    wave/VGA_Red_waveform10__1_carry__2_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     9.625 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.625    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.959 r  wave/VGA_Red_waveform10__40_carry__0/O[1]
                         net (fo=3, routed)           0.610    10.569    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.303    10.872 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.872    wave/h_cntr_reg_reg[9]_rep__0[3]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.273 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.544 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=5, routed)           0.340    11.884    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X35Y29         LUT4 (Prop_lut4_I2_O)        0.373    12.257 r  wave/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=205, routed)         0.493    12.750    wave/VGA_Red_waveform9[0]
    SLICE_X33Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.874 r  wave/memory_reg_r2_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000    12.874    wave/memory_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.101 r  wave/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.285    14.386    wave/memory_reg_r2_576_639_3_5/ADDRB5
    SLICE_X38Y16         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    14.689 r  wave/memory_reg_r2_576_639_3_5/RAMB/O
                         net (fo=1, routed)           1.114    15.803    wave/memory_reg_r2_576_639_3_5_n_1
    SLICE_X33Y17         LUT6 (Prop_lut6_I3_O)        0.124    15.927 r  wave/VGA_Red_waveform6__5_carry_i_58/O
                         net (fo=1, routed)           0.000    15.927    wave/VGA_Red_waveform6__5_carry_i_58_n_0
    SLICE_X33Y17         MUXF7 (Prop_muxf7_I0_O)      0.238    16.165 r  wave/VGA_Red_waveform6__5_carry_i_41/O
                         net (fo=1, routed)           0.557    16.722    wave/VGA_Red_waveform6__5_carry_i_41_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.298    17.020 r  wave/VGA_Red_waveform6__5_carry_i_19/O
                         net (fo=6, routed)           0.844    17.864    wave/VGA_Red_waveform6__5_carry_i_19_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.124    17.988 r  wave/VGA_Red_waveform6__5_carry__2_i_4/O
                         net (fo=27, routed)          0.692    18.680    wave/VGA_Red_waveform6__5_carry__2_i_4_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.804 r  wave/VGA_Red_waveform6__5_carry__1_i_3/O
                         net (fo=1, routed)           0.379    19.183    wave/VGA_Red_waveform6__5_carry__1_i_3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    19.739 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[2]
                         net (fo=1, routed)           0.443    20.183    wave/VGA_Red_waveform7[14]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.017 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.017    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.131 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.131    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.245 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.245    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.579 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.772    22.351    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.303    22.654 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.654    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.204 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.635    23.839    wave/VGA_Red_waveform5_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I3_O)        0.124    23.963 f  wave/VGA_RED[3]_i_113/O
                         net (fo=1, routed)           0.263    24.226    mode_s/h_cntr_reg_reg[11]_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.350 r  mode_s/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           0.289    24.639    mode_s/VGA_RED[3]_i_45_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.763 r  mode_s/VGA_RED[3]_i_15/O
                         net (fo=1, routed)           0.289    25.052    mode_s/VGA_RED[3]_i_15_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.176 r  mode_s/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.356    25.532    vga/VGA_CONTROL/waveMode_reg[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    25.656 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=4, routed)           0.496    26.152    vga/VGA_CONTROL_n_702
    SLICE_X36Y29         FDSE                                         r  vga/VGA_GREEN_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.434    14.035    vga/CLK_VGA
    SLICE_X36Y29         FDSE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.188    14.223    
                         clock uncertainty           -0.072    14.150    
    SLICE_X36Y29         FDSE (Setup_fdse_C_S)       -0.429    13.721    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                         -26.152    
  -------------------------------------------------------------------
                         slack                                -12.431    

Slack (VIOLATED) :        -12.431ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.086ns  (logic 8.925ns (42.327%)  route 12.161ns (57.673%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.545     5.066    vga/VGA_CONTROL/CLK_VGA
    SLICE_X33Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q
                         net (fo=102, routed)         0.643     6.165    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_0[1]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.289 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8/O
                         net (fo=3, routed)           0.622     6.912    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.036 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_1/O
                         net (fo=1, routed)           0.350     7.386    wave/DI[2]
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.771 r  wave/VGA_Red_waveform10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.780    wave/VGA_Red_waveform10__1_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.894    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.116 r  wave/VGA_Red_waveform10__1_carry__2/O[0]
                         net (fo=12, routed)          0.679     8.794    wave/VGA_Red_waveform10__1_carry__2_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     9.625 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.625    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.959 r  wave/VGA_Red_waveform10__40_carry__0/O[1]
                         net (fo=3, routed)           0.610    10.569    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.303    10.872 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.872    wave/h_cntr_reg_reg[9]_rep__0[3]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.273 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.544 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=5, routed)           0.340    11.884    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X35Y29         LUT4 (Prop_lut4_I2_O)        0.373    12.257 r  wave/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=205, routed)         0.493    12.750    wave/VGA_Red_waveform9[0]
    SLICE_X33Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.874 r  wave/memory_reg_r2_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000    12.874    wave/memory_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.101 r  wave/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.285    14.386    wave/memory_reg_r2_576_639_3_5/ADDRB5
    SLICE_X38Y16         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    14.689 r  wave/memory_reg_r2_576_639_3_5/RAMB/O
                         net (fo=1, routed)           1.114    15.803    wave/memory_reg_r2_576_639_3_5_n_1
    SLICE_X33Y17         LUT6 (Prop_lut6_I3_O)        0.124    15.927 r  wave/VGA_Red_waveform6__5_carry_i_58/O
                         net (fo=1, routed)           0.000    15.927    wave/VGA_Red_waveform6__5_carry_i_58_n_0
    SLICE_X33Y17         MUXF7 (Prop_muxf7_I0_O)      0.238    16.165 r  wave/VGA_Red_waveform6__5_carry_i_41/O
                         net (fo=1, routed)           0.557    16.722    wave/VGA_Red_waveform6__5_carry_i_41_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.298    17.020 r  wave/VGA_Red_waveform6__5_carry_i_19/O
                         net (fo=6, routed)           0.844    17.864    wave/VGA_Red_waveform6__5_carry_i_19_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.124    17.988 r  wave/VGA_Red_waveform6__5_carry__2_i_4/O
                         net (fo=27, routed)          0.692    18.680    wave/VGA_Red_waveform6__5_carry__2_i_4_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.804 r  wave/VGA_Red_waveform6__5_carry__1_i_3/O
                         net (fo=1, routed)           0.379    19.183    wave/VGA_Red_waveform6__5_carry__1_i_3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    19.739 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[2]
                         net (fo=1, routed)           0.443    20.183    wave/VGA_Red_waveform7[14]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.017 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.017    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.131 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.131    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.245 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.245    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.579 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.772    22.351    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.303    22.654 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.654    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.204 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.635    23.839    wave/VGA_Red_waveform5_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I3_O)        0.124    23.963 f  wave/VGA_RED[3]_i_113/O
                         net (fo=1, routed)           0.263    24.226    mode_s/h_cntr_reg_reg[11]_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.350 r  mode_s/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           0.289    24.639    mode_s/VGA_RED[3]_i_45_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.763 r  mode_s/VGA_RED[3]_i_15/O
                         net (fo=1, routed)           0.289    25.052    mode_s/VGA_RED[3]_i_15_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.176 r  mode_s/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.356    25.532    vga/VGA_CONTROL/waveMode_reg[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    25.656 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=4, routed)           0.496    26.152    vga/VGA_CONTROL_n_702
    SLICE_X36Y29         FDSE                                         r  vga/VGA_GREEN_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.434    14.035    vga/CLK_VGA
    SLICE_X36Y29         FDSE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.188    14.223    
                         clock uncertainty           -0.072    14.150    
    SLICE_X36Y29         FDSE (Setup_fdse_C_S)       -0.429    13.721    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         13.721    
                         arrival time                         -26.152    
  -------------------------------------------------------------------
                         slack                                -12.431    

Slack (VIOLATED) :        -11.828ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.938ns  (logic 8.925ns (42.626%)  route 12.013ns (57.374%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.032 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.545     5.066    vga/VGA_CONTROL/CLK_VGA
    SLICE_X33Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q
                         net (fo=102, routed)         0.643     6.165    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_0[1]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.289 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8/O
                         net (fo=3, routed)           0.622     6.912    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.036 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_1/O
                         net (fo=1, routed)           0.350     7.386    wave/DI[2]
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.771 r  wave/VGA_Red_waveform10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.780    wave/VGA_Red_waveform10__1_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.894    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.116 r  wave/VGA_Red_waveform10__1_carry__2/O[0]
                         net (fo=12, routed)          0.679     8.794    wave/VGA_Red_waveform10__1_carry__2_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     9.625 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.625    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.959 r  wave/VGA_Red_waveform10__40_carry__0/O[1]
                         net (fo=3, routed)           0.610    10.569    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.303    10.872 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.872    wave/h_cntr_reg_reg[9]_rep__0[3]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.273 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.544 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=5, routed)           0.340    11.884    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X35Y29         LUT4 (Prop_lut4_I2_O)        0.373    12.257 r  wave/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=205, routed)         0.493    12.750    wave/VGA_Red_waveform9[0]
    SLICE_X33Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.874 r  wave/memory_reg_r2_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000    12.874    wave/memory_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.101 r  wave/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.285    14.386    wave/memory_reg_r2_576_639_3_5/ADDRB5
    SLICE_X38Y16         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    14.689 r  wave/memory_reg_r2_576_639_3_5/RAMB/O
                         net (fo=1, routed)           1.114    15.803    wave/memory_reg_r2_576_639_3_5_n_1
    SLICE_X33Y17         LUT6 (Prop_lut6_I3_O)        0.124    15.927 r  wave/VGA_Red_waveform6__5_carry_i_58/O
                         net (fo=1, routed)           0.000    15.927    wave/VGA_Red_waveform6__5_carry_i_58_n_0
    SLICE_X33Y17         MUXF7 (Prop_muxf7_I0_O)      0.238    16.165 r  wave/VGA_Red_waveform6__5_carry_i_41/O
                         net (fo=1, routed)           0.557    16.722    wave/VGA_Red_waveform6__5_carry_i_41_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.298    17.020 r  wave/VGA_Red_waveform6__5_carry_i_19/O
                         net (fo=6, routed)           0.844    17.864    wave/VGA_Red_waveform6__5_carry_i_19_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.124    17.988 r  wave/VGA_Red_waveform6__5_carry__2_i_4/O
                         net (fo=27, routed)          0.692    18.680    wave/VGA_Red_waveform6__5_carry__2_i_4_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.804 r  wave/VGA_Red_waveform6__5_carry__1_i_3/O
                         net (fo=1, routed)           0.379    19.183    wave/VGA_Red_waveform6__5_carry__1_i_3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    19.739 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[2]
                         net (fo=1, routed)           0.443    20.183    wave/VGA_Red_waveform7[14]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.017 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.017    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.131 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.131    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.245 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.245    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.579 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.772    22.351    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.303    22.654 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.654    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.204 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.635    23.839    wave/VGA_Red_waveform5_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I3_O)        0.124    23.963 f  wave/VGA_RED[3]_i_113/O
                         net (fo=1, routed)           0.263    24.226    mode_s/h_cntr_reg_reg[11]_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.350 r  mode_s/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           0.289    24.639    mode_s/VGA_RED[3]_i_45_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.763 r  mode_s/VGA_RED[3]_i_15/O
                         net (fo=1, routed)           0.289    25.052    mode_s/VGA_RED[3]_i_15_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.176 r  mode_s/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.704    25.880    cs/waveMode_reg[1]_0
    SLICE_X36Y27         LUT5 (Prop_lut5_I3_O)        0.124    26.004 r  cs/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    26.004    vga/D[0]
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.431    14.032    vga/CLK_VGA
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.188    14.220    
                         clock uncertainty           -0.072    14.147    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.029    14.176    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                         -26.004    
  -------------------------------------------------------------------
                         slack                                -11.828    

Slack (VIOLATED) :        -11.736ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.846ns  (logic 8.925ns (42.815%)  route 11.921ns (57.185%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.032 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.545     5.066    vga/VGA_CONTROL/CLK_VGA
    SLICE_X33Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q
                         net (fo=102, routed)         0.643     6.165    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_0[1]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.289 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8/O
                         net (fo=3, routed)           0.622     6.912    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.036 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_1/O
                         net (fo=1, routed)           0.350     7.386    wave/DI[2]
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.771 r  wave/VGA_Red_waveform10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.780    wave/VGA_Red_waveform10__1_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.894    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.116 r  wave/VGA_Red_waveform10__1_carry__2/O[0]
                         net (fo=12, routed)          0.679     8.794    wave/VGA_Red_waveform10__1_carry__2_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     9.625 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.625    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.959 r  wave/VGA_Red_waveform10__40_carry__0/O[1]
                         net (fo=3, routed)           0.610    10.569    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.303    10.872 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.872    wave/h_cntr_reg_reg[9]_rep__0[3]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.273 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.544 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=5, routed)           0.340    11.884    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X35Y29         LUT4 (Prop_lut4_I2_O)        0.373    12.257 r  wave/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=205, routed)         0.493    12.750    wave/VGA_Red_waveform9[0]
    SLICE_X33Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.874 r  wave/memory_reg_r2_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000    12.874    wave/memory_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.101 r  wave/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.285    14.386    wave/memory_reg_r2_576_639_3_5/ADDRB5
    SLICE_X38Y16         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    14.689 r  wave/memory_reg_r2_576_639_3_5/RAMB/O
                         net (fo=1, routed)           1.114    15.803    wave/memory_reg_r2_576_639_3_5_n_1
    SLICE_X33Y17         LUT6 (Prop_lut6_I3_O)        0.124    15.927 r  wave/VGA_Red_waveform6__5_carry_i_58/O
                         net (fo=1, routed)           0.000    15.927    wave/VGA_Red_waveform6__5_carry_i_58_n_0
    SLICE_X33Y17         MUXF7 (Prop_muxf7_I0_O)      0.238    16.165 r  wave/VGA_Red_waveform6__5_carry_i_41/O
                         net (fo=1, routed)           0.557    16.722    wave/VGA_Red_waveform6__5_carry_i_41_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.298    17.020 r  wave/VGA_Red_waveform6__5_carry_i_19/O
                         net (fo=6, routed)           0.844    17.864    wave/VGA_Red_waveform6__5_carry_i_19_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.124    17.988 r  wave/VGA_Red_waveform6__5_carry__2_i_4/O
                         net (fo=27, routed)          0.692    18.680    wave/VGA_Red_waveform6__5_carry__2_i_4_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.804 r  wave/VGA_Red_waveform6__5_carry__1_i_3/O
                         net (fo=1, routed)           0.379    19.183    wave/VGA_Red_waveform6__5_carry__1_i_3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    19.739 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[2]
                         net (fo=1, routed)           0.443    20.183    wave/VGA_Red_waveform7[14]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.017 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.017    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.131 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.131    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.245 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.245    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.579 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.772    22.351    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.303    22.654 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.654    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.204 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.635    23.839    wave/VGA_Red_waveform5_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I3_O)        0.124    23.963 f  wave/VGA_RED[3]_i_113/O
                         net (fo=1, routed)           0.263    24.226    mode_s/h_cntr_reg_reg[11]_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.350 r  mode_s/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           0.289    24.639    mode_s/VGA_RED[3]_i_45_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.763 r  mode_s/VGA_RED[3]_i_15/O
                         net (fo=1, routed)           0.289    25.052    mode_s/VGA_RED[3]_i_15_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.176 r  mode_s/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.612    25.788    vga/VGA_CONTROL/waveMode_reg[1]
    SLICE_X39Y27         LUT5 (Prop_lut5_I3_O)        0.124    25.912 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    25.912    vga/VGA_GREEN0[3]
    SLICE_X39Y27         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.431    14.032    vga/CLK_VGA
    SLICE_X39Y27         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.188    14.220    
                         clock uncertainty           -0.072    14.147    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)        0.029    14.176    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                         -25.912    
  -------------------------------------------------------------------
                         slack                                -11.736    

Slack (VIOLATED) :        -11.619ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.731ns  (logic 8.925ns (43.051%)  route 11.806ns (56.949%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.032 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.545     5.066    vga/VGA_CONTROL/CLK_VGA
    SLICE_X33Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q
                         net (fo=102, routed)         0.643     6.165    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_0[1]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.289 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8/O
                         net (fo=3, routed)           0.622     6.912    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.036 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_1/O
                         net (fo=1, routed)           0.350     7.386    wave/DI[2]
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.771 r  wave/VGA_Red_waveform10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.780    wave/VGA_Red_waveform10__1_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.894    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.116 r  wave/VGA_Red_waveform10__1_carry__2/O[0]
                         net (fo=12, routed)          0.679     8.794    wave/VGA_Red_waveform10__1_carry__2_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     9.625 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.625    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.959 r  wave/VGA_Red_waveform10__40_carry__0/O[1]
                         net (fo=3, routed)           0.610    10.569    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.303    10.872 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.872    wave/h_cntr_reg_reg[9]_rep__0[3]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.273 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.544 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=5, routed)           0.340    11.884    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X35Y29         LUT4 (Prop_lut4_I2_O)        0.373    12.257 r  wave/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=205, routed)         0.493    12.750    wave/VGA_Red_waveform9[0]
    SLICE_X33Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.874 r  wave/memory_reg_r2_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000    12.874    wave/memory_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.101 r  wave/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.285    14.386    wave/memory_reg_r2_576_639_3_5/ADDRB5
    SLICE_X38Y16         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    14.689 r  wave/memory_reg_r2_576_639_3_5/RAMB/O
                         net (fo=1, routed)           1.114    15.803    wave/memory_reg_r2_576_639_3_5_n_1
    SLICE_X33Y17         LUT6 (Prop_lut6_I3_O)        0.124    15.927 r  wave/VGA_Red_waveform6__5_carry_i_58/O
                         net (fo=1, routed)           0.000    15.927    wave/VGA_Red_waveform6__5_carry_i_58_n_0
    SLICE_X33Y17         MUXF7 (Prop_muxf7_I0_O)      0.238    16.165 r  wave/VGA_Red_waveform6__5_carry_i_41/O
                         net (fo=1, routed)           0.557    16.722    wave/VGA_Red_waveform6__5_carry_i_41_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.298    17.020 r  wave/VGA_Red_waveform6__5_carry_i_19/O
                         net (fo=6, routed)           0.844    17.864    wave/VGA_Red_waveform6__5_carry_i_19_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.124    17.988 r  wave/VGA_Red_waveform6__5_carry__2_i_4/O
                         net (fo=27, routed)          0.692    18.680    wave/VGA_Red_waveform6__5_carry__2_i_4_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.804 r  wave/VGA_Red_waveform6__5_carry__1_i_3/O
                         net (fo=1, routed)           0.379    19.183    wave/VGA_Red_waveform6__5_carry__1_i_3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    19.739 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[2]
                         net (fo=1, routed)           0.443    20.183    wave/VGA_Red_waveform7[14]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.017 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.017    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.131 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.131    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.245 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.245    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.579 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.772    22.351    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.303    22.654 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.654    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.204 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.635    23.839    wave/VGA_Red_waveform5_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I3_O)        0.124    23.963 f  wave/VGA_RED[3]_i_113/O
                         net (fo=1, routed)           0.263    24.226    mode_s/h_cntr_reg_reg[11]_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.350 r  mode_s/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           0.289    24.639    mode_s/VGA_RED[3]_i_45_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.763 r  mode_s/VGA_RED[3]_i_15/O
                         net (fo=1, routed)           0.289    25.052    mode_s/VGA_RED[3]_i_15_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.176 r  mode_s/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.497    25.674    mode_s/VGA_RED_reg[3]_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124    25.798 r  mode_s/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000    25.798    vga/D[1]
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.431    14.032    vga/CLK_VGA
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism              0.188    14.220    
                         clock uncertainty           -0.072    14.147    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.031    14.178    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                         -25.798    
  -------------------------------------------------------------------
                         slack                                -11.619    

Slack (VIOLATED) :        -11.613ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.726ns  (logic 8.925ns (43.062%)  route 11.801ns (56.938%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.032 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.545     5.066    vga/VGA_CONTROL/CLK_VGA
    SLICE_X33Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q
                         net (fo=102, routed)         0.643     6.165    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_0[1]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.289 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8/O
                         net (fo=3, routed)           0.622     6.912    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.036 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_1/O
                         net (fo=1, routed)           0.350     7.386    wave/DI[2]
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.771 r  wave/VGA_Red_waveform10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.780    wave/VGA_Red_waveform10__1_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.894    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.116 r  wave/VGA_Red_waveform10__1_carry__2/O[0]
                         net (fo=12, routed)          0.679     8.794    wave/VGA_Red_waveform10__1_carry__2_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     9.625 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.625    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.959 r  wave/VGA_Red_waveform10__40_carry__0/O[1]
                         net (fo=3, routed)           0.610    10.569    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.303    10.872 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.872    wave/h_cntr_reg_reg[9]_rep__0[3]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.273 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.544 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=5, routed)           0.340    11.884    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X35Y29         LUT4 (Prop_lut4_I2_O)        0.373    12.257 r  wave/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=205, routed)         0.493    12.750    wave/VGA_Red_waveform9[0]
    SLICE_X33Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.874 r  wave/memory_reg_r2_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000    12.874    wave/memory_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.101 r  wave/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.285    14.386    wave/memory_reg_r2_576_639_3_5/ADDRB5
    SLICE_X38Y16         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    14.689 r  wave/memory_reg_r2_576_639_3_5/RAMB/O
                         net (fo=1, routed)           1.114    15.803    wave/memory_reg_r2_576_639_3_5_n_1
    SLICE_X33Y17         LUT6 (Prop_lut6_I3_O)        0.124    15.927 r  wave/VGA_Red_waveform6__5_carry_i_58/O
                         net (fo=1, routed)           0.000    15.927    wave/VGA_Red_waveform6__5_carry_i_58_n_0
    SLICE_X33Y17         MUXF7 (Prop_muxf7_I0_O)      0.238    16.165 r  wave/VGA_Red_waveform6__5_carry_i_41/O
                         net (fo=1, routed)           0.557    16.722    wave/VGA_Red_waveform6__5_carry_i_41_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.298    17.020 r  wave/VGA_Red_waveform6__5_carry_i_19/O
                         net (fo=6, routed)           0.844    17.864    wave/VGA_Red_waveform6__5_carry_i_19_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.124    17.988 r  wave/VGA_Red_waveform6__5_carry__2_i_4/O
                         net (fo=27, routed)          0.692    18.680    wave/VGA_Red_waveform6__5_carry__2_i_4_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.804 r  wave/VGA_Red_waveform6__5_carry__1_i_3/O
                         net (fo=1, routed)           0.379    19.183    wave/VGA_Red_waveform6__5_carry__1_i_3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    19.739 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[2]
                         net (fo=1, routed)           0.443    20.183    wave/VGA_Red_waveform7[14]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.017 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.017    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.131 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.131    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.245 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.245    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.579 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.772    22.351    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.303    22.654 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.654    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.204 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.635    23.839    wave/VGA_Red_waveform5_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I3_O)        0.124    23.963 f  wave/VGA_RED[3]_i_113/O
                         net (fo=1, routed)           0.263    24.226    mode_s/h_cntr_reg_reg[11]_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.350 r  mode_s/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           0.289    24.639    mode_s/VGA_RED[3]_i_45_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.763 r  mode_s/VGA_RED[3]_i_15/O
                         net (fo=1, routed)           0.289    25.052    mode_s/VGA_RED[3]_i_15_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.176 r  mode_s/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.492    25.668    vga/VGA_CONTROL/waveMode_reg[1]
    SLICE_X37Y27         LUT5 (Prop_lut5_I3_O)        0.124    25.792 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    25.792    vga/VGA_RED0[0]
    SLICE_X37Y27         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.431    14.032    vga/CLK_VGA
    SLICE_X37Y27         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.188    14.220    
                         clock uncertainty           -0.072    14.147    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.032    14.179    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                         -25.792    
  -------------------------------------------------------------------
                         slack                                -11.613    

Slack (VIOLATED) :        -11.590ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.702ns  (logic 8.925ns (43.112%)  route 11.777ns (56.888%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.545     5.066    vga/VGA_CONTROL/CLK_VGA
    SLICE_X33Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q
                         net (fo=102, routed)         0.643     6.165    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_0[1]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.289 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8/O
                         net (fo=3, routed)           0.622     6.912    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.036 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_1/O
                         net (fo=1, routed)           0.350     7.386    wave/DI[2]
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.771 r  wave/VGA_Red_waveform10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.780    wave/VGA_Red_waveform10__1_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.894    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.116 r  wave/VGA_Red_waveform10__1_carry__2/O[0]
                         net (fo=12, routed)          0.679     8.794    wave/VGA_Red_waveform10__1_carry__2_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     9.625 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.625    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.959 r  wave/VGA_Red_waveform10__40_carry__0/O[1]
                         net (fo=3, routed)           0.610    10.569    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.303    10.872 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.872    wave/h_cntr_reg_reg[9]_rep__0[3]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.273 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.544 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=5, routed)           0.340    11.884    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X35Y29         LUT4 (Prop_lut4_I2_O)        0.373    12.257 r  wave/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=205, routed)         0.493    12.750    wave/VGA_Red_waveform9[0]
    SLICE_X33Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.874 r  wave/memory_reg_r2_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000    12.874    wave/memory_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.101 r  wave/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.285    14.386    wave/memory_reg_r2_576_639_3_5/ADDRB5
    SLICE_X38Y16         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    14.689 r  wave/memory_reg_r2_576_639_3_5/RAMB/O
                         net (fo=1, routed)           1.114    15.803    wave/memory_reg_r2_576_639_3_5_n_1
    SLICE_X33Y17         LUT6 (Prop_lut6_I3_O)        0.124    15.927 r  wave/VGA_Red_waveform6__5_carry_i_58/O
                         net (fo=1, routed)           0.000    15.927    wave/VGA_Red_waveform6__5_carry_i_58_n_0
    SLICE_X33Y17         MUXF7 (Prop_muxf7_I0_O)      0.238    16.165 r  wave/VGA_Red_waveform6__5_carry_i_41/O
                         net (fo=1, routed)           0.557    16.722    wave/VGA_Red_waveform6__5_carry_i_41_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.298    17.020 r  wave/VGA_Red_waveform6__5_carry_i_19/O
                         net (fo=6, routed)           0.844    17.864    wave/VGA_Red_waveform6__5_carry_i_19_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.124    17.988 r  wave/VGA_Red_waveform6__5_carry__2_i_4/O
                         net (fo=27, routed)          0.692    18.680    wave/VGA_Red_waveform6__5_carry__2_i_4_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.804 r  wave/VGA_Red_waveform6__5_carry__1_i_3/O
                         net (fo=1, routed)           0.379    19.183    wave/VGA_Red_waveform6__5_carry__1_i_3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    19.739 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[2]
                         net (fo=1, routed)           0.443    20.183    wave/VGA_Red_waveform7[14]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.017 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.017    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.131 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.131    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.245 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.245    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.579 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.772    22.351    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.303    22.654 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.654    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.204 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.635    23.839    wave/VGA_Red_waveform5_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I3_O)        0.124    23.963 f  wave/VGA_RED[3]_i_113/O
                         net (fo=1, routed)           0.263    24.226    mode_s/h_cntr_reg_reg[11]_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.350 r  mode_s/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           0.289    24.639    mode_s/VGA_RED[3]_i_45_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.763 r  mode_s/VGA_RED[3]_i_15/O
                         net (fo=1, routed)           0.289    25.052    mode_s/VGA_RED[3]_i_15_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.176 r  mode_s/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.468    25.644    vga/VGA_CONTROL/waveMode_reg[1]
    SLICE_X37Y28         LUT5 (Prop_lut5_I3_O)        0.124    25.768 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    25.768    vga/VGA_GREEN0[1]
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.433    14.034    vga/CLK_VGA
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.188    14.222    
                         clock uncertainty           -0.072    14.149    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.029    14.178    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                         -25.768    
  -------------------------------------------------------------------
                         slack                                -11.590    

Slack (VIOLATED) :        -11.540ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.652ns  (logic 8.925ns (43.216%)  route 11.727ns (56.784%))
  Logic Levels:           31  (CARRY4=14 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.032 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.545     5.066    vga/VGA_CONTROL/CLK_VGA
    SLICE_X33Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q
                         net (fo=102, routed)         0.643     6.165    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0_0[1]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.289 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8/O
                         net (fo=3, routed)           0.622     6.912    vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_8_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.036 r  vga/VGA_CONTROL/VGA_Red_waveform10__1_carry__0_i_1/O
                         net (fo=1, routed)           0.350     7.386    wave/DI[2]
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.771 r  wave/VGA_Red_waveform10__1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.780    wave/VGA_Red_waveform10__1_carry__0_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  wave/VGA_Red_waveform10__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.894    wave/VGA_Red_waveform10__1_carry__1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.116 r  wave/VGA_Red_waveform10__1_carry__2/O[0]
                         net (fo=12, routed)          0.679     8.794    wave/VGA_Red_waveform10__1_carry__2_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     9.625 r  wave/VGA_Red_waveform10__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.625    wave/VGA_Red_waveform10__40_carry_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.959 r  wave/VGA_Red_waveform10__40_carry__0/O[1]
                         net (fo=3, routed)           0.610    10.569    vga/VGA_CONTROL/h_cntr_reg_reg[8]_0[1]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.303    10.872 r  vga/VGA_CONTROL/VGA_Red_waveform10__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.872    wave/h_cntr_reg_reg[9]_rep__0[3]
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.273 r  wave/VGA_Red_waveform10__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.273    wave/VGA_Red_waveform10__61_carry__0_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.544 r  wave/VGA_Red_waveform10__61_carry__1/CO[0]
                         net (fo=5, routed)           0.340    11.884    wave/VGA_Red_waveform10__61_carry__1_n_3
    SLICE_X35Y29         LUT4 (Prop_lut4_I2_O)        0.373    12.257 r  wave/memory_reg_r2_0_63_0_2_i_2/O
                         net (fo=205, routed)         0.493    12.750    wave/VGA_Red_waveform9[0]
    SLICE_X33Y28         LUT5 (Prop_lut5_I4_O)        0.124    12.874 r  wave/memory_reg_r2_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000    12.874    wave/memory_reg_r2_0_63_0_2_i_7_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.101 r  wave/memory_reg_r2_0_63_0_2_i_1/O[1]
                         net (fo=202, routed)         1.285    14.386    wave/memory_reg_r2_576_639_3_5/ADDRB5
    SLICE_X38Y16         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.303    14.689 r  wave/memory_reg_r2_576_639_3_5/RAMB/O
                         net (fo=1, routed)           1.114    15.803    wave/memory_reg_r2_576_639_3_5_n_1
    SLICE_X33Y17         LUT6 (Prop_lut6_I3_O)        0.124    15.927 r  wave/VGA_Red_waveform6__5_carry_i_58/O
                         net (fo=1, routed)           0.000    15.927    wave/VGA_Red_waveform6__5_carry_i_58_n_0
    SLICE_X33Y17         MUXF7 (Prop_muxf7_I0_O)      0.238    16.165 r  wave/VGA_Red_waveform6__5_carry_i_41/O
                         net (fo=1, routed)           0.557    16.722    wave/VGA_Red_waveform6__5_carry_i_41_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I3_O)        0.298    17.020 r  wave/VGA_Red_waveform6__5_carry_i_19/O
                         net (fo=6, routed)           0.844    17.864    wave/VGA_Red_waveform6__5_carry_i_19_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I4_O)        0.124    17.988 r  wave/VGA_Red_waveform6__5_carry__2_i_4/O
                         net (fo=27, routed)          0.692    18.680    wave/VGA_Red_waveform6__5_carry__2_i_4_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.804 r  wave/VGA_Red_waveform6__5_carry__1_i_3/O
                         net (fo=1, routed)           0.379    19.183    wave/VGA_Red_waveform6__5_carry__1_i_3_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    19.739 r  wave/VGA_Red_waveform6__5_carry__1_i_1/O[2]
                         net (fo=1, routed)           0.443    20.183    wave/VGA_Red_waveform7[14]
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.017 r  wave/VGA_Red_waveform6__5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    21.017    wave/VGA_Red_waveform6__5_carry__2_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.131 r  wave/VGA_Red_waveform6__5_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.131    wave/VGA_Red_waveform6__5_carry__3_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.245 r  wave/VGA_Red_waveform6__5_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.245    wave/VGA_Red_waveform6__5_carry__4_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.579 f  wave/VGA_Red_waveform6__5_carry__5/O[1]
                         net (fo=1, routed)           0.772    22.351    wave/VGA_Red_waveform6__5_carry__5_n_6
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.303    22.654 r  wave/VGA_Red_waveform5_carry__2_i_3/O
                         net (fo=1, routed)           0.000    22.654    wave/VGA_Red_waveform5_carry__2_i_3_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.204 r  wave/VGA_Red_waveform5_carry__2/CO[3]
                         net (fo=1, routed)           0.635    23.839    wave/VGA_Red_waveform5_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I3_O)        0.124    23.963 f  wave/VGA_RED[3]_i_113/O
                         net (fo=1, routed)           0.263    24.226    mode_s/h_cntr_reg_reg[11]_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.350 r  mode_s/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           0.289    24.639    mode_s/VGA_RED[3]_i_45_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    24.763 r  mode_s/VGA_RED[3]_i_15/O
                         net (fo=1, routed)           0.289    25.052    mode_s/VGA_RED[3]_i_15_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.176 r  mode_s/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.418    25.594    vga/VGA_CONTROL/waveMode_reg[1]
    SLICE_X36Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.718 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    25.718    vga/VGA_RED0[1]
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.431    14.032    vga/CLK_VGA
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.188    14.220    
                         clock uncertainty           -0.072    14.147    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.031    14.178    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                         -25.718    
  -------------------------------------------------------------------
                         slack                                -11.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.256ns (42.770%)  route 0.343ns (57.230%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.550     1.433    vga/VGA_CONTROL/CLK_VGA
    SLICE_X36Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=22, routed)          0.343     1.917    vga/VGA_CONTROL/Condition_For_Arc03__2_0
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.962 r  vga/VGA_CONTROL/h_cntr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.962    vga/VGA_CONTROL/h_cntr_reg[0]_i_5_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.032 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=38, routed)          0.000     2.032    vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_7
    SLICE_X32Y28         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.820     1.947    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y28         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.102     1.800    vga/VGA_CONTROL/h_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=97, routed)          0.139     1.751    vga/VGA_CONTROL/VGA_BLUE_reg[2][10]
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.835     1.962    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.134     1.582    vga/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.274ns (62.340%)  route 0.166ns (37.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y39         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=93, routed)          0.166     1.777    vga/VGA_CONTROL/VGA_BLUE_reg[2][6]
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X14Y39         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.834     1.961    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y39         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.134     1.581    vga/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.332ns (49.218%)  route 0.343ns (50.782%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.550     1.433    vga/VGA_CONTROL/CLK_VGA
    SLICE_X36Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=22, routed)          0.343     1.917    vga/VGA_CONTROL/Condition_For_Arc03__2_0
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.962 r  vga/VGA_CONTROL/h_cntr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.962    vga/VGA_CONTROL/h_cntr_reg[0]_i_5_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.108 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=40, routed)          0.000     2.108    vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X32Y28         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.820     1.947    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y28         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.102     1.800    vga/VGA_CONTROL/h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.087%)  route 0.139ns (30.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=97, routed)          0.139     1.751    vga/VGA_CONTROL/VGA_BLUE_reg[2][10]
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.897 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.835     1.962    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.134     1.582    vga/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.707%)  route 0.277ns (66.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.563     1.446    vga/VGA_CONTROL/CLK_VGA
    SLICE_X15Y37         FDRE                                         r  vga/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vga/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.277     1.864    vga/h_sync_reg
    SLICE_X14Y34         FDRE                                         r  vga/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.830     1.957    vga/CLK_VGA
    SLICE_X14Y34         FDRE                                         r  vga/VGA_HS_reg/C
                         clock pessimism             -0.498     1.459    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.090     1.549    vga/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.352ns (50.680%)  route 0.343ns (49.320%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.550     1.433    vga/VGA_CONTROL/CLK_VGA
    SLICE_X36Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=22, routed)          0.343     1.917    vga/VGA_CONTROL/Condition_For_Arc03__2_0
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.962 r  vga/VGA_CONTROL/h_cntr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.962    vga/VGA_CONTROL/h_cntr_reg[0]_i_5_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.128 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=15, routed)          0.000     2.128    vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X32Y28         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.820     1.947    vga/VGA_CONTROL/CLK_VGA
    SLICE_X32Y28         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.102     1.800    vga/VGA_CONTROL/h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.310ns (65.191%)  route 0.166ns (34.809%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y39         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=93, routed)          0.166     1.777    vga/VGA_CONTROL/VGA_BLUE_reg[2][6]
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.923 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X14Y39         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.834     1.961    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y39         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.134     1.581    vga/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.279ns (57.410%)  route 0.207ns (42.590%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=89, routed)          0.207     1.819    vga/VGA_CONTROL/VGA_BLUE_reg[2][8]
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.934 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.934    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.835     1.962    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y40         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.134     1.582    vga/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.275ns (55.629%)  route 0.219ns (44.371%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y39         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=100, routed)         0.219     1.830    vga/VGA_CONTROL/VGA_BLUE_reg[2][5]
    SLICE_X14Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.941 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.941    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_6
    SLICE_X14Y39         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.834     1.961    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y39         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.134     1.581    vga/VGA_CONTROL/v_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         9.259       8.259      SLICE_X36Y29     vga/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y27     vga/VGA_BLUE_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         9.259       8.259      SLICE_X36Y29     vga/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y27     vga/VGA_BLUE_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y28     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X36Y24     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X31Y39     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X31Y24     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y24     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y24     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y14     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y25     vga/VGA_CONTROL/h_cntr_reg_reg[10]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y24     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__24/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y39     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__12/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y24     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__18/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y39     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__18_replica_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y25     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__20/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y25     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__21_replica_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y27     vga/VGA_BLUE_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y27     vga/VGA_BLUE_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y28     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y39     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y97     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__12/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y97     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__13/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y67     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__25/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y67     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__25/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y50     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__26/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y78     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :          581  Failing Endpoints,  Worst Slack       -6.259ns,  Total Violation    -2309.454ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.259ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/circ2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.820ns  (logic 0.642ns (11.031%)  route 5.178ns (88.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 134.834 - 130.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 134.717 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.566   134.717    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y38         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518   135.235 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=122, routed)         3.180   138.415    vga/VGA_CONTROL/VGA_BLUE_reg[2][2]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.124   138.539 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__2/O
                         net (fo=13, routed)          1.998   140.537    dbg/circ2/c/U1/ADDR[6]
    RAMB18_X0Y0          RAMB18E1                                     r  dbg/circ2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.493   134.834    dbg/circ2/c/U1/CLK
    RAMB18_X0Y0          RAMB18E1                                     r  dbg/circ2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.014    
                         clock uncertainty           -0.170   134.844    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   134.278    dbg/circ2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.278    
                         arrival time                        -140.537    
  -------------------------------------------------------------------
                         slack                                 -6.259    

Slack (VIOLATED) :        -6.171ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/circ1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.727ns  (logic 0.642ns (11.210%)  route 5.085ns (88.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 134.829 - 130.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 134.717 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.566   134.717    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y38         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518   135.235 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=122, routed)         3.180   138.415    vga/VGA_CONTROL/VGA_BLUE_reg[2][2]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.124   138.539 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__2/O
                         net (fo=13, routed)          1.905   140.444    dbg/circ1/c/U1/ADDR[6]
    RAMB18_X0Y4          RAMB18E1                                     r  dbg/circ1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.488   134.829    dbg/circ1/c/U1/CLK
    RAMB18_X0Y4          RAMB18E1                                     r  dbg/circ1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.009    
                         clock uncertainty           -0.170   134.839    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   134.273    dbg/circ1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.273    
                         arrival time                        -140.444    
  -------------------------------------------------------------------
                         slack                                 -6.171    

Slack (VIOLATED) :        -6.171ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/waveform2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.727ns  (logic 0.642ns (11.210%)  route 5.085ns (88.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 134.829 - 130.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 134.717 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.566   134.717    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y38         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518   135.235 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=122, routed)         3.180   138.415    vga/VGA_CONTROL/VGA_BLUE_reg[2][2]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.124   138.539 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__2/O
                         net (fo=13, routed)          1.905   140.444    dbg/waveform2/c/U1/ADDR[6]
    RAMB18_X0Y5          RAMB18E1                                     r  dbg/waveform2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.488   134.829    dbg/waveform2/c/U1/CLK
    RAMB18_X0Y5          RAMB18E1                                     r  dbg/waveform2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.009    
                         clock uncertainty           -0.170   134.839    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   134.273    dbg/waveform2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.273    
                         arrival time                        -140.444    
  -------------------------------------------------------------------
                         slack                                 -6.171    

Slack (VIOLATED) :        -6.105ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/hist2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.665ns  (logic 0.642ns (11.332%)  route 5.023ns (88.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 134.833 - 130.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 134.717 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.566   134.717    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y38         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518   135.235 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=122, routed)         3.180   138.415    vga/VGA_CONTROL/VGA_BLUE_reg[2][2]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.124   138.539 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__2/O
                         net (fo=13, routed)          1.843   140.382    dbg/hist2/c/U1/ADDR[6]
    RAMB18_X0Y2          RAMB18E1                                     r  dbg/hist2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.492   134.833    dbg/hist2/c/U1/CLK
    RAMB18_X0Y2          RAMB18E1                                     r  dbg/hist2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.013    
                         clock uncertainty           -0.170   134.843    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   134.277    dbg/hist2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.277    
                         arrival time                        -140.382    
  -------------------------------------------------------------------
                         slack                                 -6.105    

Slack (VIOLATED) :        -6.105ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/waveform5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.665ns  (logic 0.642ns (11.332%)  route 5.023ns (88.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 134.833 - 130.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 134.717 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.566   134.717    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y38         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518   135.235 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=122, routed)         3.180   138.415    vga/VGA_CONTROL/VGA_BLUE_reg[2][2]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.124   138.539 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__2/O
                         net (fo=13, routed)          1.843   140.382    dbg/waveform5/c/U1/ADDR[6]
    RAMB18_X0Y3          RAMB18E1                                     r  dbg/waveform5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.492   134.833    dbg/waveform5/c/U1/CLK
    RAMB18_X0Y3          RAMB18E1                                     r  dbg/waveform5/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.013    
                         clock uncertainty           -0.170   134.843    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   134.277    dbg/waveform5/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.277    
                         arrival time                        -140.382    
  -------------------------------------------------------------------
                         slack                                 -6.105    

Slack (VIOLATED) :        -6.103ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/waveform3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.654ns  (logic 0.642ns (11.354%)  route 5.012ns (88.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 134.824 - 130.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 134.717 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.566   134.717    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y38         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518   135.235 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=122, routed)         3.180   138.415    vga/VGA_CONTROL/VGA_BLUE_reg[2][2]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.124   138.539 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__2/O
                         net (fo=13, routed)          1.832   140.371    dbg/waveform3/c/U1/ADDR[6]
    RAMB18_X0Y6          RAMB18E1                                     r  dbg/waveform3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.483   134.824    dbg/waveform3/c/U1/CLK
    RAMB18_X0Y6          RAMB18E1                                     r  dbg/waveform3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.004    
                         clock uncertainty           -0.170   134.834    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   134.268    dbg/waveform3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.268    
                         arrival time                        -140.371    
  -------------------------------------------------------------------
                         slack                                 -6.103    

Slack (VIOLATED) :        -6.103ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/waveform4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.654ns  (logic 0.642ns (11.354%)  route 5.012ns (88.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 134.824 - 130.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 134.717 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.566   134.717    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y38         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518   135.235 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=122, routed)         3.180   138.415    vga/VGA_CONTROL/VGA_BLUE_reg[2][2]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.124   138.539 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__2/O
                         net (fo=13, routed)          1.832   140.371    dbg/waveform4/c/U1/ADDR[6]
    RAMB18_X0Y7          RAMB18E1                                     r  dbg/waveform4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.483   134.824    dbg/waveform4/c/U1/CLK
    RAMB18_X0Y7          RAMB18E1                                     r  dbg/waveform4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.004    
                         clock uncertainty           -0.170   134.834    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   134.268    dbg/waveform4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.268    
                         arrival time                        -140.371    
  -------------------------------------------------------------------
                         slack                                 -6.103    

Slack (VIOLATED) :        -6.061ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/hist4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.623ns  (logic 0.642ns (11.417%)  route 4.981ns (88.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 134.835 - 130.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 134.717 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.566   134.717    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y38         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518   135.235 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=122, routed)         3.180   138.415    vga/VGA_CONTROL/VGA_BLUE_reg[2][2]
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.124   138.539 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__2/O
                         net (fo=13, routed)          1.801   140.340    dbg/hist4/c/U1/ADDR[6]
    RAMB18_X1Y1          RAMB18E1                                     r  dbg/hist4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.494   134.835    dbg/hist4/c/U1/CLK
    RAMB18_X1Y1          RAMB18E1                                     r  dbg/hist4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.015    
                         clock uncertainty           -0.170   134.845    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   134.279    dbg/hist4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.279    
                         arrival time                        -140.340    
  -------------------------------------------------------------------
                         slack                                 -6.061    

Slack (VIOLATED) :        -5.964ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/block3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.305ns  (logic 0.634ns (11.952%)  route 4.671ns (88.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 134.817 - 130.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 134.717 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.566   134.717    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y38         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518   135.235 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=127, routed)         2.715   137.950    vga/VGA_CONTROL/VGA_BLUE_reg[2][0]
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.116   138.066 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_3__1/O
                         net (fo=13, routed)          1.956   140.022    dbg/block3/c/U1/ADDR[4]
    RAMB18_X1Y32         RAMB18E1                                     r  dbg/block3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.476   134.817    dbg/block3/c/U1/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  dbg/block3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.997    
                         clock uncertainty           -0.170   134.827    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770   134.057    dbg/block3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.057    
                         arrival time                        -140.022    
  -------------------------------------------------------------------
                         slack                                 -5.964    

Slack (VIOLATED) :        -5.908ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.261ns  (logic 0.634ns (12.050%)  route 4.627ns (87.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 134.830 - 130.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 134.717 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.566   134.717    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y38         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518   135.235 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=127, routed)         2.715   137.950    vga/VGA_CONTROL/VGA_BLUE_reg[2][0]
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.116   138.066 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_3__1/O
                         net (fo=13, routed)          1.912   139.978    dbg/ehar2/c/U1/ADDR[4]
    RAMB18_X1Y5          RAMB18E1                                     r  dbg/ehar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.489   134.830    dbg/ehar2/c/U1/CLK
    RAMB18_X1Y5          RAMB18E1                                     r  dbg/ehar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.010    
                         clock uncertainty           -0.170   134.840    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770   134.070    dbg/ehar2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.070    
                         arrival time                        -139.978    
  -------------------------------------------------------------------
                         slack                                 -5.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__18_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normal3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.488%)  route 0.583ns (80.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X9Y53          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__18_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__18_replica_3/Q
                         net (fo=2, routed)           0.583     2.171    dbg/normal3/c/U1/Condition_For_Arc03__2_repN_3_alias
    RAMB18_X0Y23         RAMB18E1                                     r  dbg/normal3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.875     2.003    dbg/normal3/c/U1/CLK
    RAMB18_X0Y23         RAMB18E1                                     r  dbg/normal3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.759    
                         clock uncertainty            0.170     1.928    
    RAMB18_X0Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.111    dbg/normal3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar15/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.293%)  route 0.590ns (80.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X57Y14         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_6/Q
                         net (fo=5, routed)           0.590     2.178    dbg/ahar15/c/U1/Condition_For_Arc03__2_0_repN_6_alias
    RAMB18_X2Y2          RAMB18E1                                     r  dbg/ahar15/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.878     2.006    dbg/ahar15/c/U1/CLK
    RAMB18_X2Y2          RAMB18E1                                     r  dbg/ahar15/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.170     1.931    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.114    dbg/ahar15/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.293%)  route 0.590ns (80.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X57Y14         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_6/Q
                         net (fo=5, routed)           0.590     2.178    dbg/ahar7/c/U1/Condition_For_Arc03__2_0_repN_6_alias
    RAMB18_X2Y3          RAMB18E1                                     r  dbg/ahar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.878     2.006    dbg/ahar7/c/U1/CLK
    RAMB18_X2Y3          RAMB18E1                                     r  dbg/ahar7/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.170     1.931    
    RAMB18_X2Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.114    dbg/ahar7/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normalc4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.247%)  route 0.592ns (80.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X57Y58         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_7/Q
                         net (fo=1, routed)           0.592     2.181    dbg/normalc4/c/U1/Condition_For_Arc03__2_0_repN_7_alias
    RAMB18_X2Y25         RAMB18E1                                     r  dbg/normalc4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.872     2.000    dbg/normalc4/c/U1/CLK
    RAMB18_X2Y25         RAMB18E1                                     r  dbg/normalc4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.756    
                         clock uncertainty            0.170     1.925    
    RAMB18_X2Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.108    dbg/normalc4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__23_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar9/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.147%)  route 0.595ns (80.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.555     1.438    vga/VGA_CONTROL/CLK_VGA
    SLICE_X57Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__23_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__23_replica/Q
                         net (fo=3, routed)           0.595     2.175    dbg/ahar9/c/U1/VGA_RED_reg[0]_repN_alias
    RAMB18_X2Y9          RAMB18E1                                     r  dbg/ahar9/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.864     1.992    dbg/ahar9/c/U1/CLK
    RAMB18_X2Y9          RAMB18E1                                     r  dbg/ahar9/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.748    
                         clock uncertainty            0.170     1.917    
    RAMB18_X2Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.100    dbg/ahar9/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/waveform1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.139%)  route 0.596ns (80.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.555     1.438    vga/VGA_CONTROL/CLK_VGA
    SLICE_X37Y19         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_5/Q
                         net (fo=8, routed)           0.596     2.175    dbg/waveform1/c/U1/Condition_For_Arc03__2_0_repN_5_alias
    RAMB18_X0Y9          RAMB18E1                                     r  dbg/waveform1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.863     1.991    dbg/waveform1/c/U1/CLK
    RAMB18_X0Y9          RAMB18E1                                     r  dbg/waveform1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.170     1.916    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.099    dbg/waveform1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__23_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/slow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.141ns (18.877%)  route 0.606ns (81.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.556     1.439    vga/VGA_CONTROL/CLK_VGA
    SLICE_X57Y26         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__23_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__23_replica_7/Q
                         net (fo=2, routed)           0.606     2.186    dbg/slow1/c/U1/VGA_RED_reg[0]_repN_7_alias
    RAMB18_X2Y7          RAMB18E1                                     r  dbg/slow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.870     1.998    dbg/slow1/c/U1/CLK
    RAMB18_X2Y7          RAMB18E1                                     r  dbg/slow1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.754    
                         clock uncertainty            0.170     1.923    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.106    dbg/slow1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__21/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/bhar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.164ns (21.959%)  route 0.583ns (78.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X14Y42         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__21/Q
                         net (fo=10, routed)          0.583     2.195    dbg/bhar3/c/U1/ADDR[2]
    RAMB18_X0Y16         RAMB18E1                                     r  dbg/bhar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.878     2.006    dbg/bhar3/c/U1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  dbg/bhar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.170     1.931    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.114    dbg/bhar3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__21_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/circ4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.899%)  route 0.605ns (81.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.555     1.438    vga/VGA_CONTROL/CLK_VGA
    SLICE_X47Y20         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__21_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__21_replica_6/Q
                         net (fo=13, routed)          0.605     2.184    dbg/circ4/c/U1/h_cntr_reg_reg[0]_rep__26_0_repN_6_alias
    RAMB18_X1Y10         RAMB18E1                                     r  dbg/circ4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.866     1.994    dbg/circ4/c/U1/CLK
    RAMB18_X1Y10         RAMB18E1                                     r  dbg/circ4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.750    
                         clock uncertainty            0.170     1.919    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.102    dbg/circ4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/bhar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.822%)  route 0.608ns (81.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.561     1.444    vga/VGA_CONTROL/CLK_VGA
    SLICE_X15Y33         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica/Q
                         net (fo=10, routed)          0.608     2.193    dbg/bhar2/c/U1/Condition_For_Arc03__2_0_repN_alias
    RAMB18_X0Y8          RAMB18E1                                     r  dbg/bhar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.863     1.991    dbg/bhar2/c/U1/CLK
    RAMB18_X0Y8          RAMB18E1                                     r  dbg/bhar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.747    
                         clock uncertainty            0.170     1.916    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.099    dbg/bhar2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -9.942ns,  Total Violation     -112.140ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.942ns  (required time - arrival time)
  Source:                 mc/mc/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        10.042ns  (logic 3.470ns (34.555%)  route 6.572ns (65.445%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 125.143 - 120.370 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 125.084 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.563   125.084    mc/mc/CLK
    SLICE_X38Y39         FDRE                                         r  mc/mc/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518   125.602 r  mc/mc/ypos_reg[3]/Q
                         net (fo=17, routed)          0.896   126.499    mc/mc/waveformPrev_reg[2][3]
    SLICE_X35Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   126.884 r  mc/mc/VGA_BLUE_reg[1]_i_218/CO[3]
                         net (fo=1, routed)           0.000   126.884    mc/mc/VGA_BLUE_reg[1]_i_218_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.998 r  mc/mc/VGA_BLUE_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000   126.998    mc/mc/VGA_BLUE_reg[1]_i_146_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.332 r  mc/mc/VGA_BLUE_reg[1]_i_79/O[1]
                         net (fo=2, routed)           0.786   128.118    vga/VGA_CONTROL/Condition_For_Mouse6[9]
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   128.421 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_145/O
                         net (fo=1, routed)           0.000   128.421    vga/VGA_CONTROL/VGA_BLUE[1]_i_145_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.934 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_78/CO[3]
                         net (fo=1, routed)           0.000   128.934    vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_78_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.051 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   129.051    vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_39_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.168 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_23/CO[3]
                         net (fo=2, routed)           0.942   130.110    mc/mc/ypos_reg[11]_0[0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124   130.234 f  mc/mc/VGA_BLUE[1]_i_10/O
                         net (fo=1, routed)           0.964   131.197    mc/mc/VGA_BLUE[1]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124   131.321 r  mc/mc/VGA_BLUE[1]_i_4/O
                         net (fo=6, routed)           0.810   132.131    mode_s/ypos_reg[3]
    SLICE_X40Y35         LUT2 (Prop_lut2_I1_O)        0.117   132.248 r  mode_s/VGA_GREEN[3]_i_6/O
                         net (fo=3, routed)           0.876   133.124    vga/VGA_CONTROL/clrState_reg[1]
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.332   133.456 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_4/O
                         net (fo=3, routed)           0.304   133.760    vga/VGA_CONTROL/VGA_BLUE_reg[2]_9
    SLICE_X36Y30         LUT5 (Prop_lut5_I1_O)        0.124   133.884 r  vga/VGA_CONTROL/VGA_RED[1]_i_8/O
                         net (fo=1, routed)           0.715   134.599    vga/VGA_CONTROL/VGA_Red_grid[1]
    SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.124   134.723 r  vga/VGA_CONTROL/VGA_RED[1]_i_3/O
                         net (fo=1, routed)           0.280   135.002    vga/VGA_CONTROL/VGA_RED[1]_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.124   135.126 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000   135.126    vga/VGA_RED0[1]
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.431   125.143    vga/CLK_VGA
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.180   125.323    
                         clock uncertainty           -0.170   125.153    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.031   125.184    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                        125.184    
                         arrival time                        -135.126    
  -------------------------------------------------------------------
                         slack                                 -9.942    

Slack (VIOLATED) :        -9.786ns  (required time - arrival time)
  Source:                 mc/mc/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.890ns  (logic 3.470ns (35.086%)  route 6.420ns (64.914%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 125.146 - 120.370 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 125.084 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.563   125.084    mc/mc/CLK
    SLICE_X38Y39         FDRE                                         r  mc/mc/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518   125.602 r  mc/mc/ypos_reg[3]/Q
                         net (fo=17, routed)          0.896   126.499    mc/mc/waveformPrev_reg[2][3]
    SLICE_X35Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   126.884 r  mc/mc/VGA_BLUE_reg[1]_i_218/CO[3]
                         net (fo=1, routed)           0.000   126.884    mc/mc/VGA_BLUE_reg[1]_i_218_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.998 r  mc/mc/VGA_BLUE_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000   126.998    mc/mc/VGA_BLUE_reg[1]_i_146_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.332 r  mc/mc/VGA_BLUE_reg[1]_i_79/O[1]
                         net (fo=2, routed)           0.786   128.118    vga/VGA_CONTROL/Condition_For_Mouse6[9]
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   128.421 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_145/O
                         net (fo=1, routed)           0.000   128.421    vga/VGA_CONTROL/VGA_BLUE[1]_i_145_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.934 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_78/CO[3]
                         net (fo=1, routed)           0.000   128.934    vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_78_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.051 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   129.051    vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_39_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.168 f  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_23/CO[3]
                         net (fo=2, routed)           0.942   130.110    mc/mc/ypos_reg[11]_0[0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124   130.234 r  mc/mc/VGA_BLUE[1]_i_10/O
                         net (fo=1, routed)           0.964   131.197    mc/mc/VGA_BLUE[1]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124   131.321 f  mc/mc/VGA_BLUE[1]_i_4/O
                         net (fo=6, routed)           0.810   132.131    mode_s/ypos_reg[3]
    SLICE_X40Y35         LUT2 (Prop_lut2_I1_O)        0.117   132.248 f  mode_s/VGA_GREEN[3]_i_6/O
                         net (fo=3, routed)           0.709   132.957    vga/VGA_CONTROL/clrState_reg[1]
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.332   133.289 f  vga/VGA_CONTROL/VGA_GREEN[1]_i_6/O
                         net (fo=3, routed)           0.185   133.474    vga/VGA_CONTROL/VGA_GREEN[1]_i_6_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.124   133.598 f  vga/VGA_CONTROL/VGA_GREEN[2]_i_8/O
                         net (fo=1, routed)           0.620   134.218    vga/VGA_CONTROL/VGA_GREEN[2]_i_8_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I3_O)        0.124   134.342 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=1, routed)           0.508   134.850    vga/VGA_CONTROL/VGA_Green_grid[2]
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.124   134.974 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.000   134.974    vga/VGA_CONTROL_n_736
    SLICE_X36Y29         FDSE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.434   125.146    vga/CLK_VGA
    SLICE_X36Y29         FDSE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180   125.326    
                         clock uncertainty           -0.170   125.156    
    SLICE_X36Y29         FDSE (Setup_fdse_C_D)        0.032   125.188    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        125.188    
                         arrival time                        -134.974    
  -------------------------------------------------------------------
                         slack                                 -9.786    

Slack (VIOLATED) :        -9.765ns  (required time - arrival time)
  Source:                 mc/mc/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.868ns  (logic 3.346ns (33.908%)  route 6.522ns (66.091%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 125.146 - 120.370 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 125.084 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.563   125.084    mc/mc/CLK
    SLICE_X38Y39         FDRE                                         r  mc/mc/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518   125.602 r  mc/mc/ypos_reg[3]/Q
                         net (fo=17, routed)          0.896   126.499    mc/mc/waveformPrev_reg[2][3]
    SLICE_X35Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   126.884 r  mc/mc/VGA_BLUE_reg[1]_i_218/CO[3]
                         net (fo=1, routed)           0.000   126.884    mc/mc/VGA_BLUE_reg[1]_i_218_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.998 r  mc/mc/VGA_BLUE_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000   126.998    mc/mc/VGA_BLUE_reg[1]_i_146_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.332 r  mc/mc/VGA_BLUE_reg[1]_i_79/O[1]
                         net (fo=2, routed)           0.786   128.118    vga/VGA_CONTROL/Condition_For_Mouse6[9]
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   128.421 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_145/O
                         net (fo=1, routed)           0.000   128.421    vga/VGA_CONTROL/VGA_BLUE[1]_i_145_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.934 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_78/CO[3]
                         net (fo=1, routed)           0.000   128.934    vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_78_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.051 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   129.051    vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_39_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.168 f  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_23/CO[3]
                         net (fo=2, routed)           0.942   130.110    mc/mc/ypos_reg[11]_0[0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124   130.234 r  mc/mc/VGA_BLUE[1]_i_10/O
                         net (fo=1, routed)           0.964   131.197    mc/mc/VGA_BLUE[1]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124   131.321 f  mc/mc/VGA_BLUE[1]_i_4/O
                         net (fo=6, routed)           0.810   132.131    mode_s/ypos_reg[3]
    SLICE_X40Y35         LUT2 (Prop_lut2_I1_O)        0.117   132.248 f  mode_s/VGA_GREEN[3]_i_6/O
                         net (fo=3, routed)           0.709   132.957    vga/VGA_CONTROL/clrState_reg[1]
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.332   133.289 f  vga/VGA_CONTROL/VGA_GREEN[1]_i_6/O
                         net (fo=3, routed)           0.735   134.024    vga/VGA_CONTROL/VGA_GREEN[1]_i_6_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.124   134.148 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.680   134.828    vga/VGA_CONTROL/VGA_Green_grid[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.124   134.952 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000   134.952    vga/VGA_CONTROL_n_735
    SLICE_X36Y29         FDSE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.434   125.146    vga/CLK_VGA
    SLICE_X36Y29         FDSE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180   125.326    
                         clock uncertainty           -0.170   125.156    
    SLICE_X36Y29         FDSE (Setup_fdse_C_D)        0.031   125.187    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                        125.187    
                         arrival time                        -134.952    
  -------------------------------------------------------------------
                         slack                                 -9.765    

Slack (VIOLATED) :        -9.743ns  (required time - arrival time)
  Source:                 mc/mc/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.846ns  (logic 3.346ns (33.984%)  route 6.500ns (66.016%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 125.146 - 120.370 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 125.084 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.563   125.084    mc/mc/CLK
    SLICE_X38Y39         FDRE                                         r  mc/mc/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518   125.602 r  mc/mc/ypos_reg[3]/Q
                         net (fo=17, routed)          0.896   126.499    mc/mc/waveformPrev_reg[2][3]
    SLICE_X35Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   126.884 r  mc/mc/VGA_BLUE_reg[1]_i_218/CO[3]
                         net (fo=1, routed)           0.000   126.884    mc/mc/VGA_BLUE_reg[1]_i_218_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.998 r  mc/mc/VGA_BLUE_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000   126.998    mc/mc/VGA_BLUE_reg[1]_i_146_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.332 r  mc/mc/VGA_BLUE_reg[1]_i_79/O[1]
                         net (fo=2, routed)           0.786   128.118    vga/VGA_CONTROL/Condition_For_Mouse6[9]
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   128.421 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_145/O
                         net (fo=1, routed)           0.000   128.421    vga/VGA_CONTROL/VGA_BLUE[1]_i_145_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.934 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_78/CO[3]
                         net (fo=1, routed)           0.000   128.934    vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_78_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.051 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   129.051    vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_39_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.168 f  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_23/CO[3]
                         net (fo=2, routed)           0.942   130.110    mc/mc/ypos_reg[11]_0[0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124   130.234 r  mc/mc/VGA_BLUE[1]_i_10/O
                         net (fo=1, routed)           0.964   131.197    mc/mc/VGA_BLUE[1]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124   131.321 f  mc/mc/VGA_BLUE[1]_i_4/O
                         net (fo=6, routed)           0.810   132.131    mode_s/ypos_reg[3]
    SLICE_X40Y35         LUT2 (Prop_lut2_I1_O)        0.117   132.248 f  mode_s/VGA_GREEN[3]_i_6/O
                         net (fo=3, routed)           0.876   133.124    vga/VGA_CONTROL/clrState_reg[1]
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.332   133.456 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_4/O
                         net (fo=3, routed)           0.634   134.091    vga/VGA_CONTROL/VGA_BLUE_reg[2]_9
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124   134.215 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=1, routed)           0.592   134.806    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I1_O)        0.124   134.930 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   134.930    vga/VGA_CONTROL_n_815
    SLICE_X36Y29         FDSE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.434   125.146    vga/CLK_VGA
    SLICE_X36Y29         FDSE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180   125.326    
                         clock uncertainty           -0.170   125.156    
    SLICE_X36Y29         FDSE (Setup_fdse_C_D)        0.031   125.187    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        125.187    
                         arrival time                        -134.930    
  -------------------------------------------------------------------
                         slack                                 -9.743    

Slack (VIOLATED) :        -9.613ns  (required time - arrival time)
  Source:                 mc/mc/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.714ns  (logic 3.346ns (34.446%)  route 6.368ns (65.554%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 125.146 - 120.370 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 125.084 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.563   125.084    mc/mc/CLK
    SLICE_X38Y39         FDRE                                         r  mc/mc/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518   125.602 r  mc/mc/ypos_reg[3]/Q
                         net (fo=17, routed)          0.896   126.499    mc/mc/waveformPrev_reg[2][3]
    SLICE_X35Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   126.884 r  mc/mc/VGA_BLUE_reg[1]_i_218/CO[3]
                         net (fo=1, routed)           0.000   126.884    mc/mc/VGA_BLUE_reg[1]_i_218_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.998 r  mc/mc/VGA_BLUE_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000   126.998    mc/mc/VGA_BLUE_reg[1]_i_146_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.332 r  mc/mc/VGA_BLUE_reg[1]_i_79/O[1]
                         net (fo=2, routed)           0.786   128.118    vga/VGA_CONTROL/Condition_For_Mouse6[9]
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   128.421 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_145/O
                         net (fo=1, routed)           0.000   128.421    vga/VGA_CONTROL/VGA_BLUE[1]_i_145_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.934 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_78/CO[3]
                         net (fo=1, routed)           0.000   128.934    vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_78_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.051 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   129.051    vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_39_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.168 f  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_23/CO[3]
                         net (fo=2, routed)           0.942   130.110    mc/mc/ypos_reg[11]_0[0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124   130.234 r  mc/mc/VGA_BLUE[1]_i_10/O
                         net (fo=1, routed)           0.964   131.197    mc/mc/VGA_BLUE[1]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124   131.321 f  mc/mc/VGA_BLUE[1]_i_4/O
                         net (fo=6, routed)           0.810   132.131    mode_s/ypos_reg[3]
    SLICE_X40Y35         LUT2 (Prop_lut2_I1_O)        0.117   132.248 f  mode_s/VGA_GREEN[3]_i_6/O
                         net (fo=3, routed)           0.876   133.124    vga/VGA_CONTROL/clrState_reg[1]
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.332   133.456 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_4/O
                         net (fo=3, routed)           0.791   134.247    cs/v_cntr_reg_reg[4]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124   134.371 r  cs/VGA_BLUE[0]_i_2/O
                         net (fo=1, routed)           0.303   134.674    vga/VGA_CONTROL/left_reg_0[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.124   134.798 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000   134.798    vga/VGA_CONTROL_n_734
    SLICE_X36Y29         FDSE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.434   125.146    vga/CLK_VGA
    SLICE_X36Y29         FDSE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180   125.326    
                         clock uncertainty           -0.170   125.156    
    SLICE_X36Y29         FDSE (Setup_fdse_C_D)        0.029   125.185    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                        125.185    
                         arrival time                        -134.798    
  -------------------------------------------------------------------
                         slack                                 -9.613    

Slack (VIOLATED) :        -9.555ns  (required time - arrival time)
  Source:                 mc/mc/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.655ns  (logic 3.346ns (34.656%)  route 6.309ns (65.344%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 125.145 - 120.370 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 125.084 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.563   125.084    mc/mc/CLK
    SLICE_X38Y39         FDRE                                         r  mc/mc/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.518   125.602 r  mc/mc/ypos_reg[3]/Q
                         net (fo=17, routed)          0.896   126.499    mc/mc/waveformPrev_reg[2][3]
    SLICE_X35Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   126.884 r  mc/mc/VGA_BLUE_reg[1]_i_218/CO[3]
                         net (fo=1, routed)           0.000   126.884    mc/mc/VGA_BLUE_reg[1]_i_218_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.998 r  mc/mc/VGA_BLUE_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000   126.998    mc/mc/VGA_BLUE_reg[1]_i_146_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.332 r  mc/mc/VGA_BLUE_reg[1]_i_79/O[1]
                         net (fo=2, routed)           0.786   128.118    vga/VGA_CONTROL/Condition_For_Mouse6[9]
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   128.421 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_145/O
                         net (fo=1, routed)           0.000   128.421    vga/VGA_CONTROL/VGA_BLUE[1]_i_145_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   128.934 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_78/CO[3]
                         net (fo=1, routed)           0.000   128.934    vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_78_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.051 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   129.051    vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_39_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   129.168 r  vga/VGA_CONTROL/VGA_BLUE_reg[1]_i_23/CO[3]
                         net (fo=2, routed)           0.942   130.110    mc/mc/ypos_reg[11]_0[0]
    SLICE_X35Y39         LUT6 (Prop_lut6_I2_O)        0.124   130.234 f  mc/mc/VGA_BLUE[1]_i_10/O
                         net (fo=1, routed)           0.964   131.197    mc/mc/VGA_BLUE[1]_i_10_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124   131.321 r  mc/mc/VGA_BLUE[1]_i_4/O
                         net (fo=6, routed)           0.810   132.131    mode_s/ypos_reg[3]
    SLICE_X40Y35         LUT2 (Prop_lut2_I1_O)        0.117   132.248 r  mode_s/VGA_GREEN[3]_i_6/O
                         net (fo=3, routed)           0.709   132.957    vga/VGA_CONTROL/clrState_reg[1]
    SLICE_X38Y36         LUT6 (Prop_lut6_I0_O)        0.332   133.289 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_6/O
                         net (fo=3, routed)           0.769   134.058    vga/VGA_CONTROL/VGA_GREEN[1]_i_6_n_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I3_O)        0.124   134.182 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_2/O
                         net (fo=1, routed)           0.433   134.615    vga/VGA_CONTROL/VGA_Green_grid[1]
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.124   134.739 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000   134.739    vga/VGA_GREEN0[1]
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.433   125.145    vga/CLK_VGA
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180   125.325    
                         clock uncertainty           -0.170   125.155    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.029   125.184    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                        125.184    
                         arrival time                        -134.739    
  -------------------------------------------------------------------
                         slack                                 -9.555    

Slack (VIOLATED) :        -9.397ns  (required time - arrival time)
  Source:                 dbg/circ2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.448ns  (logic 3.647ns (38.602%)  route 5.801ns (61.398%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 125.143 - 120.370 ) 
    Source Clock Delay      (SCD):    5.133ns = ( 125.133 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.612   125.133    dbg/circ2/c/U1/CLK
    RAMB18_X0Y0          RAMB18E1                                     r  dbg/circ2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.587 r  dbg/circ2/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           1.499   129.086    vga/VGA_CONTROL/v_cntr_reg_reg[0]_12[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I4_O)        0.124   129.210 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_45/O
                         net (fo=1, routed)           0.402   129.612    vga/VGA_CONTROL/VGA_GREEN[1]_i_45_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I5_O)        0.124   129.736 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_24/O
                         net (fo=1, routed)           0.711   130.447    vga/VGA_CONTROL/VGA_GREEN[1]_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124   130.571 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_12/O
                         net (fo=1, routed)           1.188   131.759    vga/VGA_CONTROL/VGA_GREEN[1]_i_12_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124   131.883 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_8/O
                         net (fo=6, routed)           0.627   132.511    vga/VGA_CONTROL/VGA_GREEN_reg[1]_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.117   132.628 r  vga/VGA_CONTROL/VGA_RED[0]_i_4/O
                         net (fo=5, routed)           0.507   133.135    vga/VGA_CONTROL/VGA_RED[0]_i_4_n_0
    SLICE_X36Y26         LUT5 (Prop_lut5_I0_O)        0.332   133.467 r  vga/VGA_CONTROL/VGA_RED[3]_i_7/O
                         net (fo=1, routed)           0.425   133.892    mode_s/VGA_Red_grid[0]
    SLICE_X36Y25         LUT4 (Prop_lut4_I3_O)        0.124   134.016 r  mode_s/VGA_RED[3]_i_3/O
                         net (fo=1, routed)           0.440   134.457    mode_s/VGA_RED[3]_i_3_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I1_O)        0.124   134.581 r  mode_s/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000   134.581    vga/D[1]
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.431   125.143    vga/CLK_VGA
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism              0.180   125.323    
                         clock uncertainty           -0.170   125.153    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.031   125.184    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                        125.184    
                         arrival time                        -134.581    
  -------------------------------------------------------------------
                         slack                                 -9.397    

Slack (VIOLATED) :        -9.377ns  (required time - arrival time)
  Source:                 dbg/circ2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.426ns  (logic 3.647ns (38.690%)  route 5.779ns (61.310%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 125.143 - 120.370 ) 
    Source Clock Delay      (SCD):    5.133ns = ( 125.133 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.612   125.133    dbg/circ2/c/U1/CLK
    RAMB18_X0Y0          RAMB18E1                                     r  dbg/circ2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.587 r  dbg/circ2/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           1.499   129.086    vga/VGA_CONTROL/v_cntr_reg_reg[0]_12[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I4_O)        0.124   129.210 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_45/O
                         net (fo=1, routed)           0.402   129.612    vga/VGA_CONTROL/VGA_GREEN[1]_i_45_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I5_O)        0.124   129.736 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_24/O
                         net (fo=1, routed)           0.711   130.447    vga/VGA_CONTROL/VGA_GREEN[1]_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124   130.571 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_12/O
                         net (fo=1, routed)           1.188   131.759    vga/VGA_CONTROL/VGA_GREEN[1]_i_12_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124   131.883 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_8/O
                         net (fo=6, routed)           0.627   132.511    vga/VGA_CONTROL/VGA_GREEN_reg[1]_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.117   132.628 r  vga/VGA_CONTROL/VGA_RED[0]_i_4/O
                         net (fo=5, routed)           0.490   133.117    vga/VGA_CONTROL/VGA_RED[0]_i_4_n_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.332   133.449 r  vga/VGA_CONTROL/VGA_RED[2]_i_8/O
                         net (fo=1, routed)           0.559   134.008    cs/clrState_reg[1]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.124   134.132 r  cs/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.303   134.435    cs/VGA_Red_grid[2]
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.559 r  cs/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000   134.559    vga/D[0]
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.431   125.143    vga/CLK_VGA
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.180   125.323    
                         clock uncertainty           -0.170   125.153    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.029   125.182    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                        125.182    
                         arrival time                        -134.559    
  -------------------------------------------------------------------
                         slack                                 -9.377    

Slack (VIOLATED) :        -9.201ns  (required time - arrival time)
  Source:                 dbg/circ2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.250ns  (logic 3.523ns (38.088%)  route 5.727ns (61.912%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 125.143 - 120.370 ) 
    Source Clock Delay      (SCD):    5.133ns = ( 125.133 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.612   125.133    dbg/circ2/c/U1/CLK
    RAMB18_X0Y0          RAMB18E1                                     r  dbg/circ2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.587 r  dbg/circ2/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           1.499   129.086    vga/VGA_CONTROL/v_cntr_reg_reg[0]_12[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I4_O)        0.124   129.210 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_45/O
                         net (fo=1, routed)           0.402   129.612    vga/VGA_CONTROL/VGA_GREEN[1]_i_45_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I5_O)        0.124   129.736 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_24/O
                         net (fo=1, routed)           0.711   130.447    vga/VGA_CONTROL/VGA_GREEN[1]_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124   130.571 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_12/O
                         net (fo=1, routed)           1.188   131.759    vga/VGA_CONTROL/VGA_GREEN[1]_i_12_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124   131.883 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_8/O
                         net (fo=6, routed)           0.627   132.511    vga/VGA_CONTROL/VGA_GREEN_reg[1]_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.117   132.628 r  vga/VGA_CONTROL/VGA_RED[0]_i_4/O
                         net (fo=5, routed)           0.851   133.478    vga/VGA_CONTROL/VGA_RED[0]_i_4_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.332   133.810 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=1, routed)           0.448   134.258    vga/VGA_CONTROL/VGA_Green_grid[3]
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.382 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000   134.382    vga/VGA_GREEN0[3]
    SLICE_X39Y27         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.431   125.143    vga/CLK_VGA
    SLICE_X39Y27         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180   125.323    
                         clock uncertainty           -0.170   125.153    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)        0.029   125.182    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                        125.182    
                         arrival time                        -134.382    
  -------------------------------------------------------------------
                         slack                                 -9.201    

Slack (VIOLATED) :        -8.998ns  (required time - arrival time)
  Source:                 dbg/circ2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        9.049ns  (logic 3.523ns (38.931%)  route 5.526ns (61.069%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 125.143 - 120.370 ) 
    Source Clock Delay      (SCD):    5.133ns = ( 125.133 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.612   125.133    dbg/circ2/c/U1/CLK
    RAMB18_X0Y0          RAMB18E1                                     r  dbg/circ2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454   127.587 r  dbg/circ2/c/U1/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=1, routed)           1.499   129.086    vga/VGA_CONTROL/v_cntr_reg_reg[0]_12[0]
    SLICE_X28Y15         LUT6 (Prop_lut6_I4_O)        0.124   129.210 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_45/O
                         net (fo=1, routed)           0.402   129.612    vga/VGA_CONTROL/VGA_GREEN[1]_i_45_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I5_O)        0.124   129.736 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_24/O
                         net (fo=1, routed)           0.711   130.447    vga/VGA_CONTROL/VGA_GREEN[1]_i_24_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.124   130.571 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_12/O
                         net (fo=1, routed)           1.188   131.759    vga/VGA_CONTROL/VGA_GREEN[1]_i_12_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.124   131.883 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_8/O
                         net (fo=6, routed)           0.627   132.511    vga/VGA_CONTROL/VGA_GREEN_reg[1]_0
    SLICE_X36Y30         LUT2 (Prop_lut2_I0_O)        0.117   132.628 r  vga/VGA_CONTROL/VGA_RED[0]_i_4/O
                         net (fo=5, routed)           0.503   133.131    vga/VGA_CONTROL/VGA_RED[0]_i_4_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.332   133.463 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=1, routed)           0.595   134.058    vga/VGA_CONTROL/VGA_Blue_grid[3]
    SLICE_X37Y27         LUT5 (Prop_lut5_I0_O)        0.124   134.182 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000   134.182    vga/VGA_BLUE0[3]
    SLICE_X37Y27         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.431   125.143    vga/CLK_VGA
    SLICE_X37Y27         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180   125.323    
                         clock uncertainty           -0.170   125.153    
    SLICE_X37Y27         FDRE (Setup_fdre_C_D)        0.031   125.184    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                        125.184    
                         arrival time                        -134.182    
  -------------------------------------------------------------------
                         slack                                 -8.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.231ns (21.116%)  route 0.863ns (78.884%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    mc/mc/CLK
    SLICE_X40Y48         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  mc/mc/left_reg/Q
                         net (fo=14, routed)          0.694     2.282    mc/mc/histPrev_reg[1]
    SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.045     2.327 r  mc/mc/VGA_BLUE[1]_i_2/O
                         net (fo=1, routed)           0.169     2.496    vga/VGA_CONTROL/left_reg_0[1]
    SLICE_X37Y27         LUT5 (Prop_lut5_I0_O)        0.045     2.541 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.541    vga/VGA_BLUE0[1]
    SLICE_X37Y27         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.819     1.946    vga/CLK_VGA
    SLICE_X37Y27         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.702    
                         clock uncertainty            0.170     1.872    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.091     1.963    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.231ns (20.888%)  route 0.875ns (79.112%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    mc/mc/CLK
    SLICE_X40Y48         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  mc/mc/left_reg/Q
                         net (fo=14, routed)          0.638     2.226    mc/mc/histPrev_reg[1]
    SLICE_X37Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.271 r  mc/mc/VGA_BLUE[2]_i_2/O
                         net (fo=2, routed)           0.237     2.508    vga/VGA_CONTROL/left_reg_1
    SLICE_X36Y29         LUT5 (Prop_lut5_I0_O)        0.045     2.553 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.553    vga/VGA_CONTROL_n_815
    SLICE_X36Y29         FDSE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.821     1.948    vga/CLK_VGA
    SLICE_X36Y29         FDSE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.704    
                         clock uncertainty            0.170     1.874    
    SLICE_X36Y29         FDSE (Hold_fdse_C_D)         0.092     1.966    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.276ns (22.978%)  route 0.925ns (77.022%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    mc/mc/CLK
    SLICE_X40Y48         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  mc/mc/left_reg/Q
                         net (fo=14, routed)          0.569     2.157    vga/VGA_CONTROL/mouseLeft
    SLICE_X39Y36         LUT4 (Prop_lut4_I2_O)        0.045     2.202 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_5/O
                         net (fo=2, routed)           0.168     2.370    vga/VGA_CONTROL/VGA_GREEN[2]_i_5_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.045     2.415 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=1, routed)           0.188     2.603    vga/VGA_CONTROL/VGA_Green_grid[2]
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.045     2.648 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.000     2.648    vga/VGA_CONTROL_n_736
    SLICE_X36Y29         FDSE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.821     1.948    vga/CLK_VGA
    SLICE_X36Y29         FDSE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.704    
                         clock uncertainty            0.170     1.874    
    SLICE_X36Y29         FDSE (Hold_fdse_C_D)         0.092     1.966    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.276ns (21.702%)  route 0.996ns (78.298%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    mc/mc/CLK
    SLICE_X40Y48         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  mc/mc/left_reg/Q
                         net (fo=14, routed)          0.504     2.092    mc/mc/histPrev_reg[1]
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.045     2.137 f  mc/mc/VGA_GREEN[1]_i_7/O
                         net (fo=1, routed)           0.357     2.494    vga/VGA_CONTROL/left_reg
    SLICE_X37Y28         LUT6 (Prop_lut6_I4_O)        0.045     2.539 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_2/O
                         net (fo=1, routed)           0.135     2.674    vga/VGA_CONTROL/VGA_Green_grid[1]
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.045     2.719 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.719    vga/VGA_GREEN0[1]
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.820     1.947    vga/CLK_VGA
    SLICE_X37Y28         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.170     1.873    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.091     1.964    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.276ns (21.220%)  route 1.025ns (78.780%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    mc/mc/CLK
    SLICE_X40Y48         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  mc/mc/left_reg/Q
                         net (fo=14, routed)          0.569     2.157    vga/VGA_CONTROL/mouseLeft
    SLICE_X39Y36         LUT4 (Prop_lut4_I2_O)        0.045     2.202 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_5/O
                         net (fo=2, routed)           0.204     2.407    vga/VGA_CONTROL/VGA_GREEN[2]_i_5_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.452 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.251     2.703    vga/VGA_CONTROL/VGA_Green_grid[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.045     2.748 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.748    vga/VGA_CONTROL_n_735
    SLICE_X36Y29         FDSE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.821     1.948    vga/CLK_VGA
    SLICE_X36Y29         FDSE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.704    
                         clock uncertainty            0.170     1.874    
    SLICE_X36Y29         FDSE (Hold_fdse_C_D)         0.092     1.966    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.276ns (19.366%)  route 1.149ns (80.634%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.564     1.447    mc/mc/CLK
    SLICE_X40Y48         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  mc/mc/left_reg/Q
                         net (fo=14, routed)          0.638     2.226    mc/mc/histPrev_reg[1]
    SLICE_X37Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.271 r  mc/mc/VGA_BLUE[2]_i_2/O
                         net (fo=2, routed)           0.396     2.668    cs/left_reg
    SLICE_X36Y28         LUT6 (Prop_lut6_I2_O)        0.045     2.713 r  cs/VGA_BLUE[0]_i_2/O
                         net (fo=1, routed)           0.115     2.827    vga/VGA_CONTROL/left_reg_0[0]
    SLICE_X36Y29         LUT4 (Prop_lut4_I0_O)        0.045     2.872 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.872    vga/VGA_CONTROL_n_734
    SLICE_X36Y29         FDSE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.821     1.948    vga/CLK_VGA
    SLICE_X36Y29         FDSE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.704    
                         clock uncertainty            0.170     1.874    
    SLICE_X36Y29         FDSE (Hold_fdse_C_D)         0.091     1.965    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 mc/mc/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.432ns (26.660%)  route 1.188ns (73.340%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.561     1.444    mc/mc/CLK
    SLICE_X39Y39         FDRE                                         r  mc/mc/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  mc/mc/ypos_reg[0]/Q
                         net (fo=13, routed)          0.136     1.721    mc/mc/waveformPrev_reg[2][0]
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.766 f  mc/mc/VGA_BLUE[1]_i_6/O
                         net (fo=1, routed)           0.312     2.078    mc/mc/VGA_BLUE[1]_i_6_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.123 r  mc/mc/VGA_BLUE[1]_i_4/O
                         net (fo=6, routed)           0.385     2.508    vga/VGA_CONTROL/ypos_reg[3]
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.044     2.552 r  vga/VGA_CONTROL/VGA_RED[0]_i_4/O
                         net (fo=5, routed)           0.189     2.741    vga/VGA_CONTROL/VGA_RED[0]_i_4_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.112     2.853 r  vga/VGA_CONTROL/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.166     3.020    vga/VGA_CONTROL/VGA_Red_grid[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I0_O)        0.045     3.065 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     3.065    vga/VGA_RED0[0]
    SLICE_X37Y27         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.819     1.946    vga/CLK_VGA
    SLICE_X37Y27         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism             -0.244     1.702    
                         clock uncertainty            0.170     1.872    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.092     1.964    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 mc/mc/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.432ns (25.482%)  route 1.263ns (74.518%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.561     1.444    mc/mc/CLK
    SLICE_X39Y39         FDRE                                         r  mc/mc/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  mc/mc/ypos_reg[0]/Q
                         net (fo=13, routed)          0.136     1.721    mc/mc/waveformPrev_reg[2][0]
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.766 f  mc/mc/VGA_BLUE[1]_i_6/O
                         net (fo=1, routed)           0.312     2.078    mc/mc/VGA_BLUE[1]_i_6_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.123 r  mc/mc/VGA_BLUE[1]_i_4/O
                         net (fo=6, routed)           0.385     2.508    vga/VGA_CONTROL/ypos_reg[3]
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.044     2.552 r  vga/VGA_CONTROL/VGA_RED[0]_i_4/O
                         net (fo=5, routed)           0.233     2.785    vga/VGA_CONTROL/VGA_RED[0]_i_4_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.112     2.897 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=1, routed)           0.197     3.094    vga/VGA_CONTROL/VGA_Blue_grid[3]
    SLICE_X37Y27         LUT5 (Prop_lut5_I0_O)        0.045     3.139 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     3.139    vga/VGA_BLUE0[3]
    SLICE_X37Y27         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.819     1.946    vga/CLK_VGA
    SLICE_X37Y27         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.702    
                         clock uncertainty            0.170     1.872    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.092     1.964    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.232ns  (arrival time - required time)
  Source:                 mc/mc/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.432ns (24.677%)  route 1.319ns (75.323%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.561     1.444    mc/mc/CLK
    SLICE_X39Y39         FDRE                                         r  mc/mc/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  mc/mc/ypos_reg[0]/Q
                         net (fo=13, routed)          0.136     1.721    mc/mc/waveformPrev_reg[2][0]
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.766 f  mc/mc/VGA_BLUE[1]_i_6/O
                         net (fo=1, routed)           0.312     2.078    mc/mc/VGA_BLUE[1]_i_6_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.123 r  mc/mc/VGA_BLUE[1]_i_4/O
                         net (fo=6, routed)           0.385     2.508    vga/VGA_CONTROL/ypos_reg[3]
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.044     2.552 r  vga/VGA_CONTROL/VGA_RED[0]_i_4/O
                         net (fo=5, routed)           0.318     2.870    vga/VGA_CONTROL/VGA_RED[0]_i_4_n_0
    SLICE_X39Y30         LUT6 (Prop_lut6_I0_O)        0.112     2.982 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=1, routed)           0.168     3.150    vga/VGA_CONTROL/VGA_Green_grid[3]
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.045     3.195 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     3.195    vga/VGA_GREEN0[3]
    SLICE_X39Y27         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.819     1.946    vga/CLK_VGA
    SLICE_X39Y27         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism             -0.244     1.702    
                         clock uncertainty            0.170     1.872    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.091     1.963    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 mc/mc/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.477ns (26.205%)  route 1.343ns (73.795%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.561     1.444    mc/mc/CLK
    SLICE_X39Y39         FDRE                                         r  mc/mc/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  mc/mc/ypos_reg[0]/Q
                         net (fo=13, routed)          0.136     1.721    mc/mc/waveformPrev_reg[2][0]
    SLICE_X38Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.766 f  mc/mc/VGA_BLUE[1]_i_6/O
                         net (fo=1, routed)           0.312     2.078    mc/mc/VGA_BLUE[1]_i_6_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.123 r  mc/mc/VGA_BLUE[1]_i_4/O
                         net (fo=6, routed)           0.385     2.508    vga/VGA_CONTROL/ypos_reg[3]
    SLICE_X36Y30         LUT2 (Prop_lut2_I1_O)        0.044     2.552 r  vga/VGA_CONTROL/VGA_RED[0]_i_4/O
                         net (fo=5, routed)           0.198     2.750    vga/VGA_CONTROL/VGA_RED[0]_i_4_n_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I0_O)        0.112     2.862 r  vga/VGA_CONTROL/VGA_RED[2]_i_8/O
                         net (fo=1, routed)           0.199     3.061    cs/clrState_reg[1]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.045     3.106 r  cs/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.114     3.219    cs/VGA_Red_grid[2]
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.045     3.264 r  cs/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     3.264    vga/D[0]
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.819     1.946    vga/CLK_VGA
    SLICE_X36Y27         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.702    
                         clock uncertainty            0.170     1.872    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.091     1.963    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           3.264    
  -------------------------------------------------------------------
                         slack                                  1.301    





