

================================================================
== Vitis HLS Report for 'matrix_multiply'
================================================================
* Date:           Mon Jul 15 04:26:24 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.760 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  8388611|  8388611|  83.886 ms|  83.886 ms|  8388608|  8388608|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_10_1_VITIS_LOOP_11_2  |  8388609|  8388609|       130|        128|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 128, depth = 130


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 130
* Pipeline : 1
  Pipeline-0 : II = 128, D = 130, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 133 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 134 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 135 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../mat_mult.cpp:3]   --->   Operation 136 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %j3"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 144 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %i2"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 145 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten1"   --->   Operation 145 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 146 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 146 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%icmp_ln114 = phi i1 0, void %entry, i1 %icmp_ln11, void %for.inc22" [../mat_mult.cpp:11]   --->   Operation 147 'phi' 'icmp_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%i2_load = load i9 %i2" [../mat_mult.cpp:10]   --->   Operation 148 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%j3_load = load i9 %j3" [../mat_mult.cpp:10]   --->   Operation 149 'load' 'j3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.71ns)   --->   "%add_ln10 = add i9 %i2_load, i9 1" [../mat_mult.cpp:10]   --->   Operation 150 'add' 'add_ln10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.30ns)   --->   "%select_ln10 = select i1 %icmp_ln114, i9 0, i9 %j3_load" [../mat_mult.cpp:10]   --->   Operation 151 'select' 'select_ln10' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.30ns)   --->   "%i = select i1 %icmp_ln114, i9 %add_ln10, i9 %i2_load" [../mat_mult.cpp:10]   --->   Operation 152 'select' 'i' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%empty = trunc i9 %i" [../mat_mult.cpp:10]   --->   Operation 153 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 0" [../mat_mult.cpp:10]   --->   Operation 154 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %tmp" [../mat_mult.cpp:10]   --->   Operation 155 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %tmp_cast" [../mat_mult.cpp:10]   --->   Operation 156 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 1" [../mat_mult.cpp:10]   --->   Operation 157 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i16 %tmp_1" [../mat_mult.cpp:10]   --->   Operation 158 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %tmp_1_cast" [../mat_mult.cpp:10]   --->   Operation 159 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [2/2] (1.24ns)   --->   "%temp_a = load i16 %A_addr" [../mat_mult.cpp:10]   --->   Operation 160 'load' 'temp_a' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 161 [2/2] (1.24ns)   --->   "%temp_a_1 = load i16 %A_addr_1" [../mat_mult.cpp:10]   --->   Operation 161 'load' 'temp_a_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i9 %select_ln10" [../mat_mult.cpp:11]   --->   Operation 162 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 163 'zext' 'zext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln11" [../mat_mult.cpp:16]   --->   Operation 164 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.72ns)   --->   "%add_ln16 = add i10 %zext_ln16_6, i10 256" [../mat_mult.cpp:16]   --->   Operation 165 'add' 'add_ln16' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i10 %add_ln16" [../mat_mult.cpp:16]   --->   Operation 166 'zext' 'zext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln16_7" [../mat_mult.cpp:16]   --->   Operation 167 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i9, i9 %select_ln10, i9 8" [../mat_mult.cpp:16]   --->   Operation 168 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 169 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [2/2] (1.24ns)   --->   "%temp_b = load i16 %B_addr" [../mat_mult.cpp:16]   --->   Operation 170 'load' 'temp_b' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 171 [2/2] (1.24ns)   --->   "%temp_b_1 = load i16 %B_addr_1" [../mat_mult.cpp:16]   --->   Operation 171 'load' 'temp_b_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_1 : Operation 172 [1/1] (0.38ns)   --->   "%store_ln10 = store i9 %i, i9 %i2" [../mat_mult.cpp:10]   --->   Operation 172 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.41>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 2" [../mat_mult.cpp:10]   --->   Operation 173 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i16 %tmp_2" [../mat_mult.cpp:10]   --->   Operation 174 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %tmp_2_cast" [../mat_mult.cpp:10]   --->   Operation 175 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 3" [../mat_mult.cpp:10]   --->   Operation 176 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i16 %tmp_3" [../mat_mult.cpp:10]   --->   Operation 177 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %tmp_3_cast" [../mat_mult.cpp:10]   --->   Operation 178 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/2] (1.24ns)   --->   "%temp_a = load i16 %A_addr" [../mat_mult.cpp:10]   --->   Operation 179 'load' 'temp_a' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 180 [1/2] (1.24ns)   --->   "%temp_a_1 = load i16 %A_addr_1" [../mat_mult.cpp:10]   --->   Operation 180 'load' 'temp_a_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 181 [2/2] (1.24ns)   --->   "%temp_a_2 = load i16 %A_addr_2" [../mat_mult.cpp:10]   --->   Operation 181 'load' 'temp_a_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 182 [2/2] (1.24ns)   --->   "%temp_a_3 = load i16 %A_addr_3" [../mat_mult.cpp:10]   --->   Operation 182 'load' 'temp_a_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 183 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_256_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 1, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 184 'bitconcatenate' 'tmp_256_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln16_8 = zext i10 %tmp_256_cast" [../mat_mult.cpp:16]   --->   Operation 185 'zext' 'zext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln16_8" [../mat_mult.cpp:16]   --->   Operation 186 'getelementptr' 'B_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.73ns)   --->   "%add_ln16_1 = add i11 %zext_ln16_1, i11 768" [../mat_mult.cpp:16]   --->   Operation 187 'add' 'add_ln16_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln16_9 = zext i11 %add_ln16_1" [../mat_mult.cpp:16]   --->   Operation 188 'zext' 'zext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln16_9" [../mat_mult.cpp:16]   --->   Operation 189 'getelementptr' 'B_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/2] (1.24ns)   --->   "%temp_b = load i16 %B_addr" [../mat_mult.cpp:16]   --->   Operation 190 'load' 'temp_b' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 191 [1/2] (1.24ns)   --->   "%temp_b_1 = load i16 %B_addr_1" [../mat_mult.cpp:16]   --->   Operation 191 'load' 'temp_b_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 192 [2/2] (1.24ns)   --->   "%temp_b_2 = load i16 %B_addr_2" [../mat_mult.cpp:16]   --->   Operation 192 'load' 'temp_b_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 193 [2/2] (1.24ns)   --->   "%temp_b_3 = load i16 %B_addr_3" [../mat_mult.cpp:16]   --->   Operation 193 'load' 'temp_b_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 194 [1/1] (3.17ns)   --->   "%mul_ln17_93 = mul i32 %temp_b, i32 %temp_a" [../mat_mult.cpp:17]   --->   Operation 194 'mul' 'mul_ln17_93' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (3.17ns)   --->   "%mul_ln17_188 = mul i32 %temp_b_1, i32 %temp_a_1" [../mat_mult.cpp:17]   --->   Operation 195 'mul' 'mul_ln17_188' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.02>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 4" [../mat_mult.cpp:10]   --->   Operation 196 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i16 %tmp_4" [../mat_mult.cpp:10]   --->   Operation 197 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %tmp_4_cast" [../mat_mult.cpp:10]   --->   Operation 198 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 5" [../mat_mult.cpp:10]   --->   Operation 199 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i16 %tmp_5" [../mat_mult.cpp:10]   --->   Operation 200 'zext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %tmp_5_cast" [../mat_mult.cpp:10]   --->   Operation 201 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/2] (1.24ns)   --->   "%temp_a_2 = load i16 %A_addr_2" [../mat_mult.cpp:10]   --->   Operation 202 'load' 'temp_a_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 203 [1/2] (1.24ns)   --->   "%temp_a_3 = load i16 %A_addr_3" [../mat_mult.cpp:10]   --->   Operation 203 'load' 'temp_a_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 204 [2/2] (1.24ns)   --->   "%temp_a_4 = load i16 %A_addr_4" [../mat_mult.cpp:10]   --->   Operation 204 'load' 'temp_a_4' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 205 [2/2] (1.24ns)   --->   "%temp_a_5 = load i16 %A_addr_5" [../mat_mult.cpp:10]   --->   Operation 205 'load' 'temp_a_5' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_257_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 206 'bitconcatenate' 'tmp_257_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln16_10 = zext i11 %tmp_257_cast" [../mat_mult.cpp:16]   --->   Operation 207 'zext' 'zext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln16_10" [../mat_mult.cpp:16]   --->   Operation 208 'getelementptr' 'B_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.73ns)   --->   "%add_ln16_2 = add i11 %zext_ln16_1, i11 1280" [../mat_mult.cpp:16]   --->   Operation 209 'add' 'add_ln16_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln16_11 = zext i11 %add_ln16_2" [../mat_mult.cpp:16]   --->   Operation 210 'zext' 'zext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln16_11" [../mat_mult.cpp:16]   --->   Operation 211 'getelementptr' 'B_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/2] (1.24ns)   --->   "%temp_b_2 = load i16 %B_addr_2" [../mat_mult.cpp:16]   --->   Operation 212 'load' 'temp_b_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 213 [1/2] (1.24ns)   --->   "%temp_b_3 = load i16 %B_addr_3" [../mat_mult.cpp:16]   --->   Operation 213 'load' 'temp_b_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 214 [2/2] (1.24ns)   --->   "%temp_b_4 = load i16 %B_addr_4" [../mat_mult.cpp:16]   --->   Operation 214 'load' 'temp_b_4' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 215 [2/2] (1.24ns)   --->   "%temp_b_5 = load i16 %B_addr_5" [../mat_mult.cpp:16]   --->   Operation 215 'load' 'temp_b_5' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 216 [1/1] (3.17ns)   --->   "%mul_ln17_171 = mul i32 %temp_b_3, i32 %temp_a_3" [../mat_mult.cpp:17]   --->   Operation 216 'mul' 'mul_ln17_171' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (3.17ns)   --->   "%mul_ln17_202 = mul i32 %temp_b_2, i32 %temp_a_2" [../mat_mult.cpp:17]   --->   Operation 217 'mul' 'mul_ln17_202' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17 = add i32 %mul_ln17_188, i32 %mul_ln17_93" [../mat_mult.cpp:17]   --->   Operation 218 'add' 'add_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 219 [1/1] (0.88ns)   --->   "%add_ln17_1 = add i32 %mul_ln17_202, i32 %mul_ln17_171" [../mat_mult.cpp:17]   --->   Operation 219 'add' 'add_ln17_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_2 = add i32 %add_ln17_1, i32 %add_ln17" [../mat_mult.cpp:17]   --->   Operation 220 'add' 'add_ln17_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.41>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 6" [../mat_mult.cpp:10]   --->   Operation 221 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i16 %tmp_6" [../mat_mult.cpp:10]   --->   Operation 222 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %tmp_6_cast" [../mat_mult.cpp:10]   --->   Operation 223 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 7" [../mat_mult.cpp:10]   --->   Operation 224 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i16 %tmp_7" [../mat_mult.cpp:10]   --->   Operation 225 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %tmp_7_cast" [../mat_mult.cpp:10]   --->   Operation 226 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/2] (1.24ns)   --->   "%temp_a_4 = load i16 %A_addr_4" [../mat_mult.cpp:10]   --->   Operation 227 'load' 'temp_a_4' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 228 [1/2] (1.24ns)   --->   "%temp_a_5 = load i16 %A_addr_5" [../mat_mult.cpp:10]   --->   Operation 228 'load' 'temp_a_5' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 229 [2/2] (1.24ns)   --->   "%temp_a_6 = load i16 %A_addr_6" [../mat_mult.cpp:10]   --->   Operation 229 'load' 'temp_a_6' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 230 [2/2] (1.24ns)   --->   "%temp_a_7 = load i16 %A_addr_7" [../mat_mult.cpp:10]   --->   Operation 230 'load' 'temp_a_7' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 231 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i10 %tmp_256_cast" [../mat_mult.cpp:16]   --->   Operation 232 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln16_12 = zext i11 %sext_ln16" [../mat_mult.cpp:16]   --->   Operation 233 'zext' 'zext_ln16_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln16_12" [../mat_mult.cpp:16]   --->   Operation 234 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.74ns)   --->   "%add_ln16_3 = add i12 %zext_ln16_2, i12 1792" [../mat_mult.cpp:16]   --->   Operation 235 'add' 'add_ln16_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln16_13 = zext i12 %add_ln16_3" [../mat_mult.cpp:16]   --->   Operation 236 'zext' 'zext_ln16_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln16_13" [../mat_mult.cpp:16]   --->   Operation 237 'getelementptr' 'B_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/2] (1.24ns)   --->   "%temp_b_4 = load i16 %B_addr_4" [../mat_mult.cpp:16]   --->   Operation 238 'load' 'temp_b_4' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 239 [1/2] (1.24ns)   --->   "%temp_b_5 = load i16 %B_addr_5" [../mat_mult.cpp:16]   --->   Operation 239 'load' 'temp_b_5' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 240 [2/2] (1.24ns)   --->   "%temp_b_6 = load i16 %B_addr_6" [../mat_mult.cpp:16]   --->   Operation 240 'load' 'temp_b_6' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 241 [2/2] (1.24ns)   --->   "%temp_b_7 = load i16 %B_addr_7" [../mat_mult.cpp:16]   --->   Operation 241 'load' 'temp_b_7' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 242 [1/1] (3.17ns)   --->   "%mul_ln17_140 = mul i32 %temp_b_4, i32 %temp_a_4" [../mat_mult.cpp:17]   --->   Operation 242 'mul' 'mul_ln17_140' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (3.17ns)   --->   "%mul_ln17_186 = mul i32 %temp_b_5, i32 %temp_a_5" [../mat_mult.cpp:17]   --->   Operation 243 'mul' 'mul_ln17_186' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 8" [../mat_mult.cpp:10]   --->   Operation 244 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i16 %tmp_8" [../mat_mult.cpp:10]   --->   Operation 245 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %tmp_8_cast" [../mat_mult.cpp:10]   --->   Operation 246 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 9" [../mat_mult.cpp:10]   --->   Operation 247 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i16 %tmp_9" [../mat_mult.cpp:10]   --->   Operation 248 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %tmp_9_cast" [../mat_mult.cpp:10]   --->   Operation 249 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/2] (1.24ns)   --->   "%temp_a_6 = load i16 %A_addr_6" [../mat_mult.cpp:10]   --->   Operation 250 'load' 'temp_a_6' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 251 [1/2] (1.24ns)   --->   "%temp_a_7 = load i16 %A_addr_7" [../mat_mult.cpp:10]   --->   Operation 251 'load' 'temp_a_7' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 252 [2/2] (1.24ns)   --->   "%temp_a_8 = load i16 %A_addr_8" [../mat_mult.cpp:10]   --->   Operation 252 'load' 'temp_a_8' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 253 [2/2] (1.24ns)   --->   "%temp_a_9 = load i16 %A_addr_9" [../mat_mult.cpp:10]   --->   Operation 253 'load' 'temp_a_9' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_259_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %zext_ln16_1" [../mat_mult.cpp:16]   --->   Operation 254 'bitconcatenate' 'tmp_259_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln16_14 = zext i12 %tmp_259_cast" [../mat_mult.cpp:16]   --->   Operation 255 'zext' 'zext_ln16_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i32 %B, i64 0, i64 %zext_ln16_14" [../mat_mult.cpp:16]   --->   Operation 256 'getelementptr' 'B_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.74ns)   --->   "%add_ln16_4 = add i12 %zext_ln16_2, i12 2304" [../mat_mult.cpp:16]   --->   Operation 257 'add' 'add_ln16_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln16_15 = zext i12 %add_ln16_4" [../mat_mult.cpp:16]   --->   Operation 258 'zext' 'zext_ln16_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i32 %B, i64 0, i64 %zext_ln16_15" [../mat_mult.cpp:16]   --->   Operation 259 'getelementptr' 'B_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 260 [1/2] (1.24ns)   --->   "%temp_b_6 = load i16 %B_addr_6" [../mat_mult.cpp:16]   --->   Operation 260 'load' 'temp_b_6' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 261 [1/2] (1.24ns)   --->   "%temp_b_7 = load i16 %B_addr_7" [../mat_mult.cpp:16]   --->   Operation 261 'load' 'temp_b_7' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 262 [2/2] (1.24ns)   --->   "%temp_b_8 = load i16 %B_addr_8" [../mat_mult.cpp:16]   --->   Operation 262 'load' 'temp_b_8' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 263 [2/2] (1.24ns)   --->   "%temp_b_9 = load i16 %B_addr_9" [../mat_mult.cpp:16]   --->   Operation 263 'load' 'temp_b_9' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_5 : Operation 264 [1/1] (3.17ns)   --->   "%mul_ln17_129 = mul i32 %temp_b_6, i32 %temp_a_6" [../mat_mult.cpp:17]   --->   Operation 264 'mul' 'mul_ln17_129' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (3.17ns)   --->   "%mul_ln17_244 = mul i32 %temp_b_7, i32 %temp_a_7" [../mat_mult.cpp:17]   --->   Operation 265 'mul' 'mul_ln17_244' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_3 = add i32 %mul_ln17_140, i32 %mul_ln17_186" [../mat_mult.cpp:17]   --->   Operation 266 'add' 'add_ln17_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 267 [1/1] (0.88ns)   --->   "%add_ln17_4 = add i32 %mul_ln17_129, i32 %mul_ln17_244" [../mat_mult.cpp:17]   --->   Operation 267 'add' 'add_ln17_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_5 = add i32 %add_ln17_4, i32 %add_ln17_3" [../mat_mult.cpp:17]   --->   Operation 268 'add' 'add_ln17_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.29>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 10" [../mat_mult.cpp:10]   --->   Operation 269 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i16 %tmp_s" [../mat_mult.cpp:10]   --->   Operation 270 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 %tmp_10_cast" [../mat_mult.cpp:10]   --->   Operation 271 'getelementptr' 'A_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 11" [../mat_mult.cpp:10]   --->   Operation 272 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i16 %tmp_10" [../mat_mult.cpp:10]   --->   Operation 273 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 %tmp_11_cast" [../mat_mult.cpp:10]   --->   Operation 274 'getelementptr' 'A_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/2] (1.24ns)   --->   "%temp_a_8 = load i16 %A_addr_8" [../mat_mult.cpp:10]   --->   Operation 275 'load' 'temp_a_8' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 276 [1/2] (1.24ns)   --->   "%temp_a_9 = load i16 %A_addr_9" [../mat_mult.cpp:10]   --->   Operation 276 'load' 'temp_a_9' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 277 [2/2] (1.24ns)   --->   "%temp_a_10 = load i16 %A_addr_10" [../mat_mult.cpp:10]   --->   Operation 277 'load' 'temp_a_10' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 278 [2/2] (1.24ns)   --->   "%temp_a_11 = load i16 %A_addr_11" [../mat_mult.cpp:10]   --->   Operation 278 'load' 'temp_a_11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_260_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 5, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 279 'bitconcatenate' 'tmp_260_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln16_16 = zext i12 %tmp_260_cast" [../mat_mult.cpp:16]   --->   Operation 280 'zext' 'zext_ln16_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr i32 %B, i64 0, i64 %zext_ln16_16" [../mat_mult.cpp:16]   --->   Operation 281 'getelementptr' 'B_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.74ns)   --->   "%add_ln16_5 = add i12 %zext_ln16_2, i12 2816" [../mat_mult.cpp:16]   --->   Operation 282 'add' 'add_ln16_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln16_17 = zext i12 %add_ln16_5" [../mat_mult.cpp:16]   --->   Operation 283 'zext' 'zext_ln16_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr i32 %B, i64 0, i64 %zext_ln16_17" [../mat_mult.cpp:16]   --->   Operation 284 'getelementptr' 'B_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [1/2] (1.24ns)   --->   "%temp_b_8 = load i16 %B_addr_8" [../mat_mult.cpp:16]   --->   Operation 285 'load' 'temp_b_8' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 286 [1/2] (1.24ns)   --->   "%temp_b_9 = load i16 %B_addr_9" [../mat_mult.cpp:16]   --->   Operation 286 'load' 'temp_b_9' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 287 [2/2] (1.24ns)   --->   "%temp_b_10 = load i16 %B_addr_10" [../mat_mult.cpp:16]   --->   Operation 287 'load' 'temp_b_10' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 288 [2/2] (1.24ns)   --->   "%temp_b_11 = load i16 %B_addr_11" [../mat_mult.cpp:16]   --->   Operation 288 'load' 'temp_b_11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_6 : Operation 289 [1/1] (3.17ns)   --->   "%mul_ln17_53 = mul i32 %temp_b_9, i32 %temp_a_9" [../mat_mult.cpp:17]   --->   Operation 289 'mul' 'mul_ln17_53' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (3.17ns)   --->   "%mul_ln17_208 = mul i32 %temp_b_8, i32 %temp_a_8" [../mat_mult.cpp:17]   --->   Operation 290 'mul' 'mul_ln17_208' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.88ns)   --->   "%add_ln17_7 = add i32 %mul_ln17_208, i32 %mul_ln17_53" [../mat_mult.cpp:17]   --->   Operation 291 'add' 'add_ln17_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.29>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 12" [../mat_mult.cpp:10]   --->   Operation 292 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i16 %tmp_11" [../mat_mult.cpp:10]   --->   Operation 293 'zext' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 %tmp_12_cast" [../mat_mult.cpp:10]   --->   Operation 294 'getelementptr' 'A_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 13" [../mat_mult.cpp:10]   --->   Operation 295 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i16 %tmp_12" [../mat_mult.cpp:10]   --->   Operation 296 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 %tmp_13_cast" [../mat_mult.cpp:10]   --->   Operation 297 'getelementptr' 'A_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 298 [1/2] (1.24ns)   --->   "%temp_a_10 = load i16 %A_addr_10" [../mat_mult.cpp:10]   --->   Operation 298 'load' 'temp_a_10' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 299 [1/2] (1.24ns)   --->   "%temp_a_11 = load i16 %A_addr_11" [../mat_mult.cpp:10]   --->   Operation 299 'load' 'temp_a_11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 300 [2/2] (1.24ns)   --->   "%temp_a_12 = load i16 %A_addr_12" [../mat_mult.cpp:10]   --->   Operation 300 'load' 'temp_a_12' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 301 [2/2] (1.24ns)   --->   "%temp_a_13 = load i16 %A_addr_13" [../mat_mult.cpp:10]   --->   Operation 301 'load' 'temp_a_13' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i11 %tmp_257_cast" [../mat_mult.cpp:16]   --->   Operation 302 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln16_18 = zext i12 %sext_ln16_1" [../mat_mult.cpp:16]   --->   Operation 303 'zext' 'zext_ln16_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr i32 %B, i64 0, i64 %zext_ln16_18" [../mat_mult.cpp:16]   --->   Operation 304 'getelementptr' 'B_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i11 %add_ln16_2" [../mat_mult.cpp:16]   --->   Operation 305 'sext' 'sext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln16_19 = zext i12 %sext_ln16_2" [../mat_mult.cpp:16]   --->   Operation 306 'zext' 'zext_ln16_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr i32 %B, i64 0, i64 %zext_ln16_19" [../mat_mult.cpp:16]   --->   Operation 307 'getelementptr' 'B_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 308 [1/2] (1.24ns)   --->   "%temp_b_10 = load i16 %B_addr_10" [../mat_mult.cpp:16]   --->   Operation 308 'load' 'temp_b_10' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 309 [1/2] (1.24ns)   --->   "%temp_b_11 = load i16 %B_addr_11" [../mat_mult.cpp:16]   --->   Operation 309 'load' 'temp_b_11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 310 [2/2] (1.24ns)   --->   "%temp_b_12 = load i16 %B_addr_12" [../mat_mult.cpp:16]   --->   Operation 310 'load' 'temp_b_12' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 311 [2/2] (1.24ns)   --->   "%temp_b_13 = load i16 %B_addr_13" [../mat_mult.cpp:16]   --->   Operation 311 'load' 'temp_b_13' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_7 : Operation 312 [1/1] (3.17ns)   --->   "%mul_ln17_150 = mul i32 %temp_b_10, i32 %temp_a_10" [../mat_mult.cpp:17]   --->   Operation 312 'mul' 'mul_ln17_150' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (3.17ns)   --->   "%mul_ln17_212 = mul i32 %temp_b_11, i32 %temp_a_11" [../mat_mult.cpp:17]   --->   Operation 313 'mul' 'mul_ln17_212' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 314 [1/1] (0.88ns)   --->   "%add_ln17_8 = add i32 %mul_ln17_150, i32 %mul_ln17_212" [../mat_mult.cpp:17]   --->   Operation 314 'add' 'add_ln17_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.41>
ST_8 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 14" [../mat_mult.cpp:10]   --->   Operation 315 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i16 %tmp_13" [../mat_mult.cpp:10]   --->   Operation 316 'zext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 %tmp_14_cast" [../mat_mult.cpp:10]   --->   Operation 317 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 15" [../mat_mult.cpp:10]   --->   Operation 318 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i16 %tmp_14" [../mat_mult.cpp:10]   --->   Operation 319 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 %tmp_15_cast" [../mat_mult.cpp:10]   --->   Operation 320 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 321 [1/2] (1.24ns)   --->   "%temp_a_12 = load i16 %A_addr_12" [../mat_mult.cpp:10]   --->   Operation 321 'load' 'temp_a_12' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 322 [1/2] (1.24ns)   --->   "%temp_a_13 = load i16 %A_addr_13" [../mat_mult.cpp:10]   --->   Operation 322 'load' 'temp_a_13' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 323 [2/2] (1.24ns)   --->   "%temp_a_14 = load i16 %A_addr_14" [../mat_mult.cpp:10]   --->   Operation 323 'load' 'temp_a_14' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 324 [2/2] (1.24ns)   --->   "%temp_a_15 = load i16 %A_addr_15" [../mat_mult.cpp:10]   --->   Operation 324 'load' 'temp_a_15' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 325 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln16_3 = sext i10 %tmp_256_cast" [../mat_mult.cpp:16]   --->   Operation 326 'sext' 'sext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln16_20 = zext i12 %sext_ln16_3" [../mat_mult.cpp:16]   --->   Operation 327 'zext' 'zext_ln16_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr i32 %B, i64 0, i64 %zext_ln16_20" [../mat_mult.cpp:16]   --->   Operation 328 'getelementptr' 'B_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (0.75ns)   --->   "%add_ln16_6 = add i13 %zext_ln16_3, i13 3840" [../mat_mult.cpp:16]   --->   Operation 329 'add' 'add_ln16_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln16_21 = zext i13 %add_ln16_6" [../mat_mult.cpp:16]   --->   Operation 330 'zext' 'zext_ln16_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr i32 %B, i64 0, i64 %zext_ln16_21" [../mat_mult.cpp:16]   --->   Operation 331 'getelementptr' 'B_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 332 [1/2] (1.24ns)   --->   "%temp_b_12 = load i16 %B_addr_12" [../mat_mult.cpp:16]   --->   Operation 332 'load' 'temp_b_12' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 333 [1/2] (1.24ns)   --->   "%temp_b_13 = load i16 %B_addr_13" [../mat_mult.cpp:16]   --->   Operation 333 'load' 'temp_b_13' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 334 [2/2] (1.24ns)   --->   "%temp_b_14 = load i16 %B_addr_14" [../mat_mult.cpp:16]   --->   Operation 334 'load' 'temp_b_14' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 335 [2/2] (1.24ns)   --->   "%temp_b_15 = load i16 %B_addr_15" [../mat_mult.cpp:16]   --->   Operation 335 'load' 'temp_b_15' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_8 : Operation 336 [1/1] (3.17ns)   --->   "%mul_ln17_133 = mul i32 %temp_b_13, i32 %temp_a_13" [../mat_mult.cpp:17]   --->   Operation 336 'mul' 'mul_ln17_133' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 337 [1/1] (3.17ns)   --->   "%mul_ln17_181 = mul i32 %temp_b_12, i32 %temp_a_12" [../mat_mult.cpp:17]   --->   Operation 337 'mul' 'mul_ln17_181' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.76>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 16" [../mat_mult.cpp:10]   --->   Operation 338 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i16 %tmp_15" [../mat_mult.cpp:10]   --->   Operation 339 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 %tmp_16_cast" [../mat_mult.cpp:10]   --->   Operation 340 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 17" [../mat_mult.cpp:10]   --->   Operation 341 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i16 %tmp_16" [../mat_mult.cpp:10]   --->   Operation 342 'zext' 'tmp_17_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 %tmp_17_cast" [../mat_mult.cpp:10]   --->   Operation 343 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 344 [1/2] (1.24ns)   --->   "%temp_a_14 = load i16 %A_addr_14" [../mat_mult.cpp:10]   --->   Operation 344 'load' 'temp_a_14' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 345 [1/2] (1.24ns)   --->   "%temp_a_15 = load i16 %A_addr_15" [../mat_mult.cpp:10]   --->   Operation 345 'load' 'temp_a_15' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 346 [2/2] (1.24ns)   --->   "%temp_a_16 = load i16 %A_addr_16" [../mat_mult.cpp:10]   --->   Operation 346 'load' 'temp_a_16' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 347 [2/2] (1.24ns)   --->   "%temp_a_17 = load i16 %A_addr_17" [../mat_mult.cpp:10]   --->   Operation 347 'load' 'temp_a_17' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_263_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 1, i12 %zext_ln16_2" [../mat_mult.cpp:16]   --->   Operation 348 'bitconcatenate' 'tmp_263_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln16_22 = zext i13 %tmp_263_cast" [../mat_mult.cpp:16]   --->   Operation 349 'zext' 'zext_ln16_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr i32 %B, i64 0, i64 %zext_ln16_22" [../mat_mult.cpp:16]   --->   Operation 350 'getelementptr' 'B_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/1] (0.75ns)   --->   "%add_ln16_7 = add i13 %zext_ln16_3, i13 4352" [../mat_mult.cpp:16]   --->   Operation 351 'add' 'add_ln16_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln16_23 = zext i13 %add_ln16_7" [../mat_mult.cpp:16]   --->   Operation 352 'zext' 'zext_ln16_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 353 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr i32 %B, i64 0, i64 %zext_ln16_23" [../mat_mult.cpp:16]   --->   Operation 353 'getelementptr' 'B_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 354 [1/2] (1.24ns)   --->   "%temp_b_14 = load i16 %B_addr_14" [../mat_mult.cpp:16]   --->   Operation 354 'load' 'temp_b_14' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 355 [1/2] (1.24ns)   --->   "%temp_b_15 = load i16 %B_addr_15" [../mat_mult.cpp:16]   --->   Operation 355 'load' 'temp_b_15' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 356 [2/2] (1.24ns)   --->   "%temp_b_16 = load i16 %B_addr_16" [../mat_mult.cpp:16]   --->   Operation 356 'load' 'temp_b_16' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 357 [2/2] (1.24ns)   --->   "%temp_b_17 = load i16 %B_addr_17" [../mat_mult.cpp:16]   --->   Operation 357 'load' 'temp_b_17' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_9 : Operation 358 [1/1] (3.17ns)   --->   "%mul_ln17_28 = mul i32 %temp_b_15, i32 %temp_a_15" [../mat_mult.cpp:17]   --->   Operation 358 'mul' 'mul_ln17_28' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 359 [1/1] (3.17ns)   --->   "%mul_ln17_92 = mul i32 %temp_b_14, i32 %temp_a_14" [../mat_mult.cpp:17]   --->   Operation 359 'mul' 'mul_ln17_92' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_9 = add i32 %add_ln17_8, i32 %add_ln17_7" [../mat_mult.cpp:17]   --->   Operation 360 'add' 'add_ln17_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_10 = add i32 %mul_ln17_181, i32 %mul_ln17_133" [../mat_mult.cpp:17]   --->   Operation 361 'add' 'add_ln17_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 362 [1/1] (0.88ns)   --->   "%add_ln17_11 = add i32 %mul_ln17_92, i32 %mul_ln17_28" [../mat_mult.cpp:17]   --->   Operation 362 'add' 'add_ln17_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 363 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_12 = add i32 %add_ln17_11, i32 %add_ln17_10" [../mat_mult.cpp:17]   --->   Operation 363 'add' 'add_ln17_12' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 364 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_13 = add i32 %add_ln17_12, i32 %add_ln17_9" [../mat_mult.cpp:17]   --->   Operation 364 'add' 'add_ln17_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.41>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 18" [../mat_mult.cpp:10]   --->   Operation 365 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i16 %tmp_17" [../mat_mult.cpp:10]   --->   Operation 366 'zext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 367 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 %tmp_18_cast" [../mat_mult.cpp:10]   --->   Operation 367 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 19" [../mat_mult.cpp:10]   --->   Operation 368 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i16 %tmp_18" [../mat_mult.cpp:10]   --->   Operation 369 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 %tmp_19_cast" [../mat_mult.cpp:10]   --->   Operation 370 'getelementptr' 'A_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 371 [1/2] (1.24ns)   --->   "%temp_a_16 = load i16 %A_addr_16" [../mat_mult.cpp:10]   --->   Operation 371 'load' 'temp_a_16' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 372 [1/2] (1.24ns)   --->   "%temp_a_17 = load i16 %A_addr_17" [../mat_mult.cpp:10]   --->   Operation 372 'load' 'temp_a_17' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 373 [2/2] (1.24ns)   --->   "%temp_a_18 = load i16 %A_addr_18" [../mat_mult.cpp:10]   --->   Operation 373 'load' 'temp_a_18' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 374 [2/2] (1.24ns)   --->   "%temp_a_19 = load i16 %A_addr_19" [../mat_mult.cpp:10]   --->   Operation 374 'load' 'temp_a_19' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_264_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 9, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 375 'bitconcatenate' 'tmp_264_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln16_24 = zext i13 %tmp_264_cast" [../mat_mult.cpp:16]   --->   Operation 376 'zext' 'zext_ln16_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%B_addr_18 = getelementptr i32 %B, i64 0, i64 %zext_ln16_24" [../mat_mult.cpp:16]   --->   Operation 377 'getelementptr' 'B_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 378 [1/1] (0.75ns)   --->   "%add_ln16_8 = add i13 %zext_ln16_3, i13 4864" [../mat_mult.cpp:16]   --->   Operation 378 'add' 'add_ln16_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln16_25 = zext i13 %add_ln16_8" [../mat_mult.cpp:16]   --->   Operation 379 'zext' 'zext_ln16_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 380 [1/1] (0.00ns)   --->   "%B_addr_19 = getelementptr i32 %B, i64 0, i64 %zext_ln16_25" [../mat_mult.cpp:16]   --->   Operation 380 'getelementptr' 'B_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 381 [1/2] (1.24ns)   --->   "%temp_b_16 = load i16 %B_addr_16" [../mat_mult.cpp:16]   --->   Operation 381 'load' 'temp_b_16' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 382 [1/2] (1.24ns)   --->   "%temp_b_17 = load i16 %B_addr_17" [../mat_mult.cpp:16]   --->   Operation 382 'load' 'temp_b_17' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 383 [2/2] (1.24ns)   --->   "%temp_b_18 = load i16 %B_addr_18" [../mat_mult.cpp:16]   --->   Operation 383 'load' 'temp_b_18' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 384 [2/2] (1.24ns)   --->   "%temp_b_19 = load i16 %B_addr_19" [../mat_mult.cpp:16]   --->   Operation 384 'load' 'temp_b_19' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 385 [1/1] (3.17ns)   --->   "%mul_ln17_6 = mul i32 %temp_b_16, i32 %temp_a_16" [../mat_mult.cpp:17]   --->   Operation 385 'mul' 'mul_ln17_6' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 386 [1/1] (3.17ns)   --->   "%mul_ln17_43 = mul i32 %temp_b_17, i32 %temp_a_17" [../mat_mult.cpp:17]   --->   Operation 386 'mul' 'mul_ln17_43' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_6 = add i32 %add_ln17_5, i32 %add_ln17_2" [../mat_mult.cpp:17]   --->   Operation 387 'add' 'add_ln17_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 388 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_14 = add i32 %add_ln17_13, i32 %add_ln17_6" [../mat_mult.cpp:17]   --->   Operation 388 'add' 'add_ln17_14' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 6.02>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 20" [../mat_mult.cpp:10]   --->   Operation 389 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i16 %tmp_19" [../mat_mult.cpp:10]   --->   Operation 390 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 %tmp_20_cast" [../mat_mult.cpp:10]   --->   Operation 391 'getelementptr' 'A_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 21" [../mat_mult.cpp:10]   --->   Operation 392 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i16 %tmp_20" [../mat_mult.cpp:10]   --->   Operation 393 'zext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64 0, i64 %tmp_21_cast" [../mat_mult.cpp:10]   --->   Operation 394 'getelementptr' 'A_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 395 [1/2] (1.24ns)   --->   "%temp_a_18 = load i16 %A_addr_18" [../mat_mult.cpp:10]   --->   Operation 395 'load' 'temp_a_18' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 396 [1/2] (1.24ns)   --->   "%temp_a_19 = load i16 %A_addr_19" [../mat_mult.cpp:10]   --->   Operation 396 'load' 'temp_a_19' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 397 [2/2] (1.24ns)   --->   "%temp_a_20 = load i16 %A_addr_20" [../mat_mult.cpp:10]   --->   Operation 397 'load' 'temp_a_20' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 398 [2/2] (1.24ns)   --->   "%temp_a_21 = load i16 %A_addr_21" [../mat_mult.cpp:10]   --->   Operation 398 'load' 'temp_a_21' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_265_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i10, i3 5, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 399 'bitconcatenate' 'tmp_265_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln16_26 = zext i13 %tmp_265_cast" [../mat_mult.cpp:16]   --->   Operation 400 'zext' 'zext_ln16_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (0.00ns)   --->   "%B_addr_20 = getelementptr i32 %B, i64 0, i64 %zext_ln16_26" [../mat_mult.cpp:16]   --->   Operation 401 'getelementptr' 'B_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 402 [1/1] (0.75ns)   --->   "%add_ln16_9 = add i13 %zext_ln16_3, i13 5376" [../mat_mult.cpp:16]   --->   Operation 402 'add' 'add_ln16_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln16_27 = zext i13 %add_ln16_9" [../mat_mult.cpp:16]   --->   Operation 403 'zext' 'zext_ln16_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (0.00ns)   --->   "%B_addr_21 = getelementptr i32 %B, i64 0, i64 %zext_ln16_27" [../mat_mult.cpp:16]   --->   Operation 404 'getelementptr' 'B_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 405 [1/2] (1.24ns)   --->   "%temp_b_18 = load i16 %B_addr_18" [../mat_mult.cpp:16]   --->   Operation 405 'load' 'temp_b_18' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 406 [1/2] (1.24ns)   --->   "%temp_b_19 = load i16 %B_addr_19" [../mat_mult.cpp:16]   --->   Operation 406 'load' 'temp_b_19' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 407 [2/2] (1.24ns)   --->   "%temp_b_20 = load i16 %B_addr_20" [../mat_mult.cpp:16]   --->   Operation 407 'load' 'temp_b_20' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 408 [2/2] (1.24ns)   --->   "%temp_b_21 = load i16 %B_addr_21" [../mat_mult.cpp:16]   --->   Operation 408 'load' 'temp_b_21' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 409 [1/1] (3.17ns)   --->   "%mul_ln17_128 = mul i32 %temp_b_18, i32 %temp_a_18" [../mat_mult.cpp:17]   --->   Operation 409 'mul' 'mul_ln17_128' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 410 [1/1] (3.17ns)   --->   "%mul_ln17_172 = mul i32 %temp_b_19, i32 %temp_a_19" [../mat_mult.cpp:17]   --->   Operation 410 'mul' 'mul_ln17_172' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_15 = add i32 %mul_ln17_6, i32 %mul_ln17_43" [../mat_mult.cpp:17]   --->   Operation 411 'add' 'add_ln17_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 412 [1/1] (0.88ns)   --->   "%add_ln17_16 = add i32 %mul_ln17_128, i32 %mul_ln17_172" [../mat_mult.cpp:17]   --->   Operation 412 'add' 'add_ln17_16' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 413 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_17 = add i32 %add_ln17_16, i32 %add_ln17_15" [../mat_mult.cpp:17]   --->   Operation 413 'add' 'add_ln17_17' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 4.41>
ST_12 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 22" [../mat_mult.cpp:10]   --->   Operation 414 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i16 %tmp_21" [../mat_mult.cpp:10]   --->   Operation 415 'zext' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 416 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64 0, i64 %tmp_22_cast" [../mat_mult.cpp:10]   --->   Operation 416 'getelementptr' 'A_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 23" [../mat_mult.cpp:10]   --->   Operation 417 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i16 %tmp_22" [../mat_mult.cpp:10]   --->   Operation 418 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 419 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64 0, i64 %tmp_23_cast" [../mat_mult.cpp:10]   --->   Operation 419 'getelementptr' 'A_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 420 [1/2] (1.24ns)   --->   "%temp_a_20 = load i16 %A_addr_20" [../mat_mult.cpp:10]   --->   Operation 420 'load' 'temp_a_20' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 421 [1/2] (1.24ns)   --->   "%temp_a_21 = load i16 %A_addr_21" [../mat_mult.cpp:10]   --->   Operation 421 'load' 'temp_a_21' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 422 [2/2] (1.24ns)   --->   "%temp_a_22 = load i16 %A_addr_22" [../mat_mult.cpp:10]   --->   Operation 422 'load' 'temp_a_22' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 423 [2/2] (1.24ns)   --->   "%temp_a_23 = load i16 %A_addr_23" [../mat_mult.cpp:10]   --->   Operation 423 'load' 'temp_a_23' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_266_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 11, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 424 'bitconcatenate' 'tmp_266_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln16_28 = zext i13 %tmp_266_cast" [../mat_mult.cpp:16]   --->   Operation 425 'zext' 'zext_ln16_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "%B_addr_22 = getelementptr i32 %B, i64 0, i64 %zext_ln16_28" [../mat_mult.cpp:16]   --->   Operation 426 'getelementptr' 'B_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 427 [1/1] (0.75ns)   --->   "%add_ln16_10 = add i13 %zext_ln16_3, i13 5888" [../mat_mult.cpp:16]   --->   Operation 427 'add' 'add_ln16_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln16_29 = zext i13 %add_ln16_10" [../mat_mult.cpp:16]   --->   Operation 428 'zext' 'zext_ln16_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%B_addr_23 = getelementptr i32 %B, i64 0, i64 %zext_ln16_29" [../mat_mult.cpp:16]   --->   Operation 429 'getelementptr' 'B_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 430 [1/2] (1.24ns)   --->   "%temp_b_20 = load i16 %B_addr_20" [../mat_mult.cpp:16]   --->   Operation 430 'load' 'temp_b_20' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 431 [1/2] (1.24ns)   --->   "%temp_b_21 = load i16 %B_addr_21" [../mat_mult.cpp:16]   --->   Operation 431 'load' 'temp_b_21' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 432 [2/2] (1.24ns)   --->   "%temp_b_22 = load i16 %B_addr_22" [../mat_mult.cpp:16]   --->   Operation 432 'load' 'temp_b_22' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 433 [2/2] (1.24ns)   --->   "%temp_b_23 = load i16 %B_addr_23" [../mat_mult.cpp:16]   --->   Operation 433 'load' 'temp_b_23' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_12 : Operation 434 [1/1] (3.17ns)   --->   "%mul_ln17_1 = mul i32 %temp_b_20, i32 %temp_a_20" [../mat_mult.cpp:17]   --->   Operation 434 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 435 [1/1] (3.17ns)   --->   "%mul_ln17_138 = mul i32 %temp_b_21, i32 %temp_a_21" [../mat_mult.cpp:17]   --->   Operation 435 'mul' 'mul_ln17_138' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.02>
ST_13 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 24" [../mat_mult.cpp:10]   --->   Operation 436 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i16 %tmp_23" [../mat_mult.cpp:10]   --->   Operation 437 'zext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 438 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64 0, i64 %tmp_24_cast" [../mat_mult.cpp:10]   --->   Operation 438 'getelementptr' 'A_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 25" [../mat_mult.cpp:10]   --->   Operation 439 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i16 %tmp_24" [../mat_mult.cpp:10]   --->   Operation 440 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 441 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64 0, i64 %tmp_25_cast" [../mat_mult.cpp:10]   --->   Operation 441 'getelementptr' 'A_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 442 [1/2] (1.24ns)   --->   "%temp_a_22 = load i16 %A_addr_22" [../mat_mult.cpp:10]   --->   Operation 442 'load' 'temp_a_22' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_13 : Operation 443 [1/2] (1.24ns)   --->   "%temp_a_23 = load i16 %A_addr_23" [../mat_mult.cpp:10]   --->   Operation 443 'load' 'temp_a_23' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_13 : Operation 444 [2/2] (1.24ns)   --->   "%temp_a_24 = load i16 %A_addr_24" [../mat_mult.cpp:10]   --->   Operation 444 'load' 'temp_a_24' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_13 : Operation 445 [2/2] (1.24ns)   --->   "%temp_a_25 = load i16 %A_addr_25" [../mat_mult.cpp:10]   --->   Operation 445 'load' 'temp_a_25' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_13 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln16_4 = sext i12 %tmp_259_cast" [../mat_mult.cpp:16]   --->   Operation 446 'sext' 'sext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln16_30 = zext i13 %sext_ln16_4" [../mat_mult.cpp:16]   --->   Operation 447 'zext' 'zext_ln16_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 448 [1/1] (0.00ns)   --->   "%B_addr_24 = getelementptr i32 %B, i64 0, i64 %zext_ln16_30" [../mat_mult.cpp:16]   --->   Operation 448 'getelementptr' 'B_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln16_5 = sext i12 %add_ln16_4" [../mat_mult.cpp:16]   --->   Operation 449 'sext' 'sext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln16_31 = zext i13 %sext_ln16_5" [../mat_mult.cpp:16]   --->   Operation 450 'zext' 'zext_ln16_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 451 [1/1] (0.00ns)   --->   "%B_addr_25 = getelementptr i32 %B, i64 0, i64 %zext_ln16_31" [../mat_mult.cpp:16]   --->   Operation 451 'getelementptr' 'B_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 452 [1/2] (1.24ns)   --->   "%temp_b_22 = load i16 %B_addr_22" [../mat_mult.cpp:16]   --->   Operation 452 'load' 'temp_b_22' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_13 : Operation 453 [1/2] (1.24ns)   --->   "%temp_b_23 = load i16 %B_addr_23" [../mat_mult.cpp:16]   --->   Operation 453 'load' 'temp_b_23' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_13 : Operation 454 [2/2] (1.24ns)   --->   "%temp_b_24 = load i16 %B_addr_24" [../mat_mult.cpp:16]   --->   Operation 454 'load' 'temp_b_24' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_13 : Operation 455 [2/2] (1.24ns)   --->   "%temp_b_25 = load i16 %B_addr_25" [../mat_mult.cpp:16]   --->   Operation 455 'load' 'temp_b_25' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_13 : Operation 456 [1/1] (3.17ns)   --->   "%mul_ln17_151 = mul i32 %temp_b_23, i32 %temp_a_23" [../mat_mult.cpp:17]   --->   Operation 456 'mul' 'mul_ln17_151' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 457 [1/1] (3.17ns)   --->   "%mul_ln17_250 = mul i32 %temp_b_22, i32 %temp_a_22" [../mat_mult.cpp:17]   --->   Operation 457 'mul' 'mul_ln17_250' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_18 = add i32 %mul_ln17_1, i32 %mul_ln17_138" [../mat_mult.cpp:17]   --->   Operation 458 'add' 'add_ln17_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 459 [1/1] (0.88ns)   --->   "%add_ln17_19 = add i32 %mul_ln17_250, i32 %mul_ln17_151" [../mat_mult.cpp:17]   --->   Operation 459 'add' 'add_ln17_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 460 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_20 = add i32 %add_ln17_19, i32 %add_ln17_18" [../mat_mult.cpp:17]   --->   Operation 460 'add' 'add_ln17_20' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 5.29>
ST_14 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 26" [../mat_mult.cpp:10]   --->   Operation 461 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i16 %tmp_25" [../mat_mult.cpp:10]   --->   Operation 462 'zext' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64 0, i64 %tmp_26_cast" [../mat_mult.cpp:10]   --->   Operation 463 'getelementptr' 'A_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 27" [../mat_mult.cpp:10]   --->   Operation 464 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i16 %tmp_26" [../mat_mult.cpp:10]   --->   Operation 465 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64 0, i64 %tmp_27_cast" [../mat_mult.cpp:10]   --->   Operation 466 'getelementptr' 'A_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 467 [1/2] (1.24ns)   --->   "%temp_a_24 = load i16 %A_addr_24" [../mat_mult.cpp:10]   --->   Operation 467 'load' 'temp_a_24' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_14 : Operation 468 [1/2] (1.24ns)   --->   "%temp_a_25 = load i16 %A_addr_25" [../mat_mult.cpp:10]   --->   Operation 468 'load' 'temp_a_25' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_14 : Operation 469 [2/2] (1.24ns)   --->   "%temp_a_26 = load i16 %A_addr_26" [../mat_mult.cpp:10]   --->   Operation 469 'load' 'temp_a_26' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_14 : Operation 470 [2/2] (1.24ns)   --->   "%temp_a_27 = load i16 %A_addr_27" [../mat_mult.cpp:10]   --->   Operation 470 'load' 'temp_a_27' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_14 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln16_6 = sext i12 %tmp_260_cast" [../mat_mult.cpp:16]   --->   Operation 471 'sext' 'sext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln16_32 = zext i13 %sext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 472 'zext' 'zext_ln16_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 473 [1/1] (0.00ns)   --->   "%B_addr_26 = getelementptr i32 %B, i64 0, i64 %zext_ln16_32" [../mat_mult.cpp:16]   --->   Operation 473 'getelementptr' 'B_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln16_7 = sext i12 %add_ln16_5" [../mat_mult.cpp:16]   --->   Operation 474 'sext' 'sext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln16_33 = zext i13 %sext_ln16_7" [../mat_mult.cpp:16]   --->   Operation 475 'zext' 'zext_ln16_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 476 [1/1] (0.00ns)   --->   "%B_addr_27 = getelementptr i32 %B, i64 0, i64 %zext_ln16_33" [../mat_mult.cpp:16]   --->   Operation 476 'getelementptr' 'B_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 477 [1/2] (1.24ns)   --->   "%temp_b_24 = load i16 %B_addr_24" [../mat_mult.cpp:16]   --->   Operation 477 'load' 'temp_b_24' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_14 : Operation 478 [1/2] (1.24ns)   --->   "%temp_b_25 = load i16 %B_addr_25" [../mat_mult.cpp:16]   --->   Operation 478 'load' 'temp_b_25' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_14 : Operation 479 [2/2] (1.24ns)   --->   "%temp_b_26 = load i16 %B_addr_26" [../mat_mult.cpp:16]   --->   Operation 479 'load' 'temp_b_26' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_14 : Operation 480 [2/2] (1.24ns)   --->   "%temp_b_27 = load i16 %B_addr_27" [../mat_mult.cpp:16]   --->   Operation 480 'load' 'temp_b_27' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_14 : Operation 481 [1/1] (3.17ns)   --->   "%mul_ln17_68 = mul i32 %temp_b_24, i32 %temp_a_24" [../mat_mult.cpp:17]   --->   Operation 481 'mul' 'mul_ln17_68' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 482 [1/1] (3.17ns)   --->   "%mul_ln17_229 = mul i32 %temp_b_25, i32 %temp_a_25" [../mat_mult.cpp:17]   --->   Operation 482 'mul' 'mul_ln17_229' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 483 [1/1] (0.88ns)   --->   "%add_ln17_22 = add i32 %mul_ln17_68, i32 %mul_ln17_229" [../mat_mult.cpp:17]   --->   Operation 483 'add' 'add_ln17_22' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.29>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 28" [../mat_mult.cpp:10]   --->   Operation 484 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i16 %tmp_27" [../mat_mult.cpp:10]   --->   Operation 485 'zext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 486 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64 0, i64 %tmp_28_cast" [../mat_mult.cpp:10]   --->   Operation 486 'getelementptr' 'A_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 29" [../mat_mult.cpp:10]   --->   Operation 487 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i16 %tmp_28" [../mat_mult.cpp:10]   --->   Operation 488 'zext' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64 0, i64 %tmp_29_cast" [../mat_mult.cpp:10]   --->   Operation 489 'getelementptr' 'A_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 490 [1/2] (1.24ns)   --->   "%temp_a_26 = load i16 %A_addr_26" [../mat_mult.cpp:10]   --->   Operation 490 'load' 'temp_a_26' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_15 : Operation 491 [1/2] (1.24ns)   --->   "%temp_a_27 = load i16 %A_addr_27" [../mat_mult.cpp:10]   --->   Operation 491 'load' 'temp_a_27' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_15 : Operation 492 [2/2] (1.24ns)   --->   "%temp_a_28 = load i16 %A_addr_28" [../mat_mult.cpp:10]   --->   Operation 492 'load' 'temp_a_28' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_15 : Operation 493 [2/2] (1.24ns)   --->   "%temp_a_29 = load i16 %A_addr_29" [../mat_mult.cpp:10]   --->   Operation 493 'load' 'temp_a_29' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_15 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln16_8 = sext i11 %tmp_257_cast" [../mat_mult.cpp:16]   --->   Operation 494 'sext' 'sext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln16_34 = zext i13 %sext_ln16_8" [../mat_mult.cpp:16]   --->   Operation 495 'zext' 'zext_ln16_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 496 [1/1] (0.00ns)   --->   "%B_addr_28 = getelementptr i32 %B, i64 0, i64 %zext_ln16_34" [../mat_mult.cpp:16]   --->   Operation 496 'getelementptr' 'B_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln16_9 = sext i11 %add_ln16_2" [../mat_mult.cpp:16]   --->   Operation 497 'sext' 'sext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln16_35 = zext i13 %sext_ln16_9" [../mat_mult.cpp:16]   --->   Operation 498 'zext' 'zext_ln16_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 499 [1/1] (0.00ns)   --->   "%B_addr_29 = getelementptr i32 %B, i64 0, i64 %zext_ln16_35" [../mat_mult.cpp:16]   --->   Operation 499 'getelementptr' 'B_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 500 [1/2] (1.24ns)   --->   "%temp_b_26 = load i16 %B_addr_26" [../mat_mult.cpp:16]   --->   Operation 500 'load' 'temp_b_26' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_15 : Operation 501 [1/2] (1.24ns)   --->   "%temp_b_27 = load i16 %B_addr_27" [../mat_mult.cpp:16]   --->   Operation 501 'load' 'temp_b_27' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_15 : Operation 502 [2/2] (1.24ns)   --->   "%temp_b_28 = load i16 %B_addr_28" [../mat_mult.cpp:16]   --->   Operation 502 'load' 'temp_b_28' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_15 : Operation 503 [2/2] (1.24ns)   --->   "%temp_b_29 = load i16 %B_addr_29" [../mat_mult.cpp:16]   --->   Operation 503 'load' 'temp_b_29' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_15 : Operation 504 [1/1] (3.17ns)   --->   "%mul_ln17_139 = mul i32 %temp_b_27, i32 %temp_a_27" [../mat_mult.cpp:17]   --->   Operation 504 'mul' 'mul_ln17_139' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 505 [1/1] (3.17ns)   --->   "%mul_ln17_177 = mul i32 %temp_b_26, i32 %temp_a_26" [../mat_mult.cpp:17]   --->   Operation 505 'mul' 'mul_ln17_177' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 506 [1/1] (0.88ns)   --->   "%add_ln17_23 = add i32 %mul_ln17_177, i32 %mul_ln17_139" [../mat_mult.cpp:17]   --->   Operation 506 'add' 'add_ln17_23' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.41>
ST_16 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 30" [../mat_mult.cpp:10]   --->   Operation 507 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i16 %tmp_29" [../mat_mult.cpp:10]   --->   Operation 508 'zext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 509 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr i32 %A, i64 0, i64 %tmp_30_cast" [../mat_mult.cpp:10]   --->   Operation 509 'getelementptr' 'A_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 31" [../mat_mult.cpp:10]   --->   Operation 510 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i16 %tmp_30" [../mat_mult.cpp:10]   --->   Operation 511 'zext' 'tmp_31_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 512 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr i32 %A, i64 0, i64 %tmp_31_cast" [../mat_mult.cpp:10]   --->   Operation 512 'getelementptr' 'A_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 513 [1/2] (1.24ns)   --->   "%temp_a_28 = load i16 %A_addr_28" [../mat_mult.cpp:10]   --->   Operation 513 'load' 'temp_a_28' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 514 [1/2] (1.24ns)   --->   "%temp_a_29 = load i16 %A_addr_29" [../mat_mult.cpp:10]   --->   Operation 514 'load' 'temp_a_29' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 515 [2/2] (1.24ns)   --->   "%temp_a_30 = load i16 %A_addr_30" [../mat_mult.cpp:10]   --->   Operation 515 'load' 'temp_a_30' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 516 [2/2] (1.24ns)   --->   "%temp_a_31 = load i16 %A_addr_31" [../mat_mult.cpp:10]   --->   Operation 516 'load' 'temp_a_31' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 517 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln16_10 = sext i10 %tmp_256_cast" [../mat_mult.cpp:16]   --->   Operation 518 'sext' 'sext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln16_36 = zext i13 %sext_ln16_10" [../mat_mult.cpp:16]   --->   Operation 519 'zext' 'zext_ln16_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 520 [1/1] (0.00ns)   --->   "%B_addr_30 = getelementptr i32 %B, i64 0, i64 %zext_ln16_36" [../mat_mult.cpp:16]   --->   Operation 520 'getelementptr' 'B_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 521 [1/1] (0.76ns)   --->   "%add_ln16_11 = add i14 %zext_ln16_4, i14 7936" [../mat_mult.cpp:16]   --->   Operation 521 'add' 'add_ln16_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln16_37 = zext i14 %add_ln16_11" [../mat_mult.cpp:16]   --->   Operation 522 'zext' 'zext_ln16_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 523 [1/1] (0.00ns)   --->   "%B_addr_31 = getelementptr i32 %B, i64 0, i64 %zext_ln16_37" [../mat_mult.cpp:16]   --->   Operation 523 'getelementptr' 'B_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 524 [1/2] (1.24ns)   --->   "%temp_b_28 = load i16 %B_addr_28" [../mat_mult.cpp:16]   --->   Operation 524 'load' 'temp_b_28' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 525 [1/2] (1.24ns)   --->   "%temp_b_29 = load i16 %B_addr_29" [../mat_mult.cpp:16]   --->   Operation 525 'load' 'temp_b_29' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 526 [2/2] (1.24ns)   --->   "%temp_b_30 = load i16 %B_addr_30" [../mat_mult.cpp:16]   --->   Operation 526 'load' 'temp_b_30' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 527 [2/2] (1.24ns)   --->   "%temp_b_31 = load i16 %B_addr_31" [../mat_mult.cpp:16]   --->   Operation 527 'load' 'temp_b_31' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_16 : Operation 528 [1/1] (3.17ns)   --->   "%mul_ln17_58 = mul i32 %temp_b_29, i32 %temp_a_29" [../mat_mult.cpp:17]   --->   Operation 528 'mul' 'mul_ln17_58' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 529 [1/1] (3.17ns)   --->   "%mul_ln17_125 = mul i32 %temp_b_28, i32 %temp_a_28" [../mat_mult.cpp:17]   --->   Operation 529 'mul' 'mul_ln17_125' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.76>
ST_17 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 32" [../mat_mult.cpp:10]   --->   Operation 530 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i16 %tmp_31" [../mat_mult.cpp:10]   --->   Operation 531 'zext' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 532 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr i32 %A, i64 0, i64 %tmp_32_cast" [../mat_mult.cpp:10]   --->   Operation 532 'getelementptr' 'A_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 33" [../mat_mult.cpp:10]   --->   Operation 533 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_33_cast = zext i16 %tmp_32" [../mat_mult.cpp:10]   --->   Operation 534 'zext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 535 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr i32 %A, i64 0, i64 %tmp_33_cast" [../mat_mult.cpp:10]   --->   Operation 535 'getelementptr' 'A_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 536 [1/2] (1.24ns)   --->   "%temp_a_30 = load i16 %A_addr_30" [../mat_mult.cpp:10]   --->   Operation 536 'load' 'temp_a_30' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 537 [1/2] (1.24ns)   --->   "%temp_a_31 = load i16 %A_addr_31" [../mat_mult.cpp:10]   --->   Operation 537 'load' 'temp_a_31' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 538 [2/2] (1.24ns)   --->   "%temp_a_32 = load i16 %A_addr_32" [../mat_mult.cpp:10]   --->   Operation 538 'load' 'temp_a_32' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 539 [2/2] (1.24ns)   --->   "%temp_a_33 = load i16 %A_addr_33" [../mat_mult.cpp:10]   --->   Operation 539 'load' 'temp_a_33' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_271_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i13, i1 1, i13 %zext_ln16_3" [../mat_mult.cpp:16]   --->   Operation 540 'bitconcatenate' 'tmp_271_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln16_38 = zext i14 %tmp_271_cast" [../mat_mult.cpp:16]   --->   Operation 541 'zext' 'zext_ln16_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 542 [1/1] (0.00ns)   --->   "%B_addr_32 = getelementptr i32 %B, i64 0, i64 %zext_ln16_38" [../mat_mult.cpp:16]   --->   Operation 542 'getelementptr' 'B_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 543 [1/1] (0.76ns)   --->   "%add_ln16_12 = add i14 %zext_ln16_4, i14 8448" [../mat_mult.cpp:16]   --->   Operation 543 'add' 'add_ln16_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln16_39 = zext i14 %add_ln16_12" [../mat_mult.cpp:16]   --->   Operation 544 'zext' 'zext_ln16_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 545 [1/1] (0.00ns)   --->   "%B_addr_33 = getelementptr i32 %B, i64 0, i64 %zext_ln16_39" [../mat_mult.cpp:16]   --->   Operation 545 'getelementptr' 'B_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 546 [1/2] (1.24ns)   --->   "%temp_b_30 = load i16 %B_addr_30" [../mat_mult.cpp:16]   --->   Operation 546 'load' 'temp_b_30' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 547 [1/2] (1.24ns)   --->   "%temp_b_31 = load i16 %B_addr_31" [../mat_mult.cpp:16]   --->   Operation 547 'load' 'temp_b_31' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 548 [2/2] (1.24ns)   --->   "%temp_b_32 = load i16 %B_addr_32" [../mat_mult.cpp:16]   --->   Operation 548 'load' 'temp_b_32' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 549 [2/2] (1.24ns)   --->   "%temp_b_33 = load i16 %B_addr_33" [../mat_mult.cpp:16]   --->   Operation 549 'load' 'temp_b_33' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_17 : Operation 550 [1/1] (3.17ns)   --->   "%mul_ln17_12 = mul i32 %temp_b_31, i32 %temp_a_31" [../mat_mult.cpp:17]   --->   Operation 550 'mul' 'mul_ln17_12' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 551 [1/1] (3.17ns)   --->   "%mul_ln17_41 = mul i32 %temp_b_30, i32 %temp_a_30" [../mat_mult.cpp:17]   --->   Operation 551 'mul' 'mul_ln17_41' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_24 = add i32 %add_ln17_23, i32 %add_ln17_22" [../mat_mult.cpp:17]   --->   Operation 552 'add' 'add_ln17_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_25 = add i32 %mul_ln17_125, i32 %mul_ln17_58" [../mat_mult.cpp:17]   --->   Operation 553 'add' 'add_ln17_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 554 [1/1] (0.88ns)   --->   "%add_ln17_26 = add i32 %mul_ln17_41, i32 %mul_ln17_12" [../mat_mult.cpp:17]   --->   Operation 554 'add' 'add_ln17_26' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 555 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_27 = add i32 %add_ln17_26, i32 %add_ln17_25" [../mat_mult.cpp:17]   --->   Operation 555 'add' 'add_ln17_27' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 556 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_28 = add i32 %add_ln17_27, i32 %add_ln17_24" [../mat_mult.cpp:17]   --->   Operation 556 'add' 'add_ln17_28' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 5.29>
ST_18 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 34" [../mat_mult.cpp:10]   --->   Operation 557 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i16 %tmp_33" [../mat_mult.cpp:10]   --->   Operation 558 'zext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 559 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr i32 %A, i64 0, i64 %tmp_34_cast" [../mat_mult.cpp:10]   --->   Operation 559 'getelementptr' 'A_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 35" [../mat_mult.cpp:10]   --->   Operation 560 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i16 %tmp_34" [../mat_mult.cpp:10]   --->   Operation 561 'zext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 562 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr i32 %A, i64 0, i64 %tmp_35_cast" [../mat_mult.cpp:10]   --->   Operation 562 'getelementptr' 'A_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 563 [1/2] (1.24ns)   --->   "%temp_a_32 = load i16 %A_addr_32" [../mat_mult.cpp:10]   --->   Operation 563 'load' 'temp_a_32' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 564 [1/2] (1.24ns)   --->   "%temp_a_33 = load i16 %A_addr_33" [../mat_mult.cpp:10]   --->   Operation 564 'load' 'temp_a_33' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 565 [2/2] (1.24ns)   --->   "%temp_a_34 = load i16 %A_addr_34" [../mat_mult.cpp:10]   --->   Operation 565 'load' 'temp_a_34' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 566 [2/2] (1.24ns)   --->   "%temp_a_35 = load i16 %A_addr_35" [../mat_mult.cpp:10]   --->   Operation 566 'load' 'temp_a_35' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_272_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 17, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 567 'bitconcatenate' 'tmp_272_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln16_40 = zext i14 %tmp_272_cast" [../mat_mult.cpp:16]   --->   Operation 568 'zext' 'zext_ln16_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 569 [1/1] (0.00ns)   --->   "%B_addr_34 = getelementptr i32 %B, i64 0, i64 %zext_ln16_40" [../mat_mult.cpp:16]   --->   Operation 569 'getelementptr' 'B_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 570 [1/1] (0.76ns)   --->   "%add_ln16_13 = add i14 %zext_ln16_4, i14 8960" [../mat_mult.cpp:16]   --->   Operation 570 'add' 'add_ln16_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln16_41 = zext i14 %add_ln16_13" [../mat_mult.cpp:16]   --->   Operation 571 'zext' 'zext_ln16_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 572 [1/1] (0.00ns)   --->   "%B_addr_35 = getelementptr i32 %B, i64 0, i64 %zext_ln16_41" [../mat_mult.cpp:16]   --->   Operation 572 'getelementptr' 'B_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 573 [1/2] (1.24ns)   --->   "%temp_b_32 = load i16 %B_addr_32" [../mat_mult.cpp:16]   --->   Operation 573 'load' 'temp_b_32' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 574 [1/2] (1.24ns)   --->   "%temp_b_33 = load i16 %B_addr_33" [../mat_mult.cpp:16]   --->   Operation 574 'load' 'temp_b_33' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 575 [2/2] (1.24ns)   --->   "%temp_b_34 = load i16 %B_addr_34" [../mat_mult.cpp:16]   --->   Operation 575 'load' 'temp_b_34' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 576 [2/2] (1.24ns)   --->   "%temp_b_35 = load i16 %B_addr_35" [../mat_mult.cpp:16]   --->   Operation 576 'load' 'temp_b_35' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 577 [1/1] (3.17ns)   --->   "%mul_ln17_7 = mul i32 %temp_b_32, i32 %temp_a_32" [../mat_mult.cpp:17]   --->   Operation 577 'mul' 'mul_ln17_7' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 578 [1/1] (3.17ns)   --->   "%mul_ln17_22 = mul i32 %temp_b_33, i32 %temp_a_33" [../mat_mult.cpp:17]   --->   Operation 578 'mul' 'mul_ln17_22' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_21 = add i32 %add_ln17_20, i32 %add_ln17_17" [../mat_mult.cpp:17]   --->   Operation 579 'add' 'add_ln17_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 580 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_29 = add i32 %add_ln17_28, i32 %add_ln17_21" [../mat_mult.cpp:17]   --->   Operation 580 'add' 'add_ln17_29' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 581 [1/1] (0.88ns)   --->   "%add_ln17_31 = add i32 %mul_ln17_7, i32 %mul_ln17_22" [../mat_mult.cpp:17]   --->   Operation 581 'add' 'add_ln17_31' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.29>
ST_19 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 36" [../mat_mult.cpp:10]   --->   Operation 582 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i16 %tmp_35" [../mat_mult.cpp:10]   --->   Operation 583 'zext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 584 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr i32 %A, i64 0, i64 %tmp_36_cast" [../mat_mult.cpp:10]   --->   Operation 584 'getelementptr' 'A_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 37" [../mat_mult.cpp:10]   --->   Operation 585 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i16 %tmp_36" [../mat_mult.cpp:10]   --->   Operation 586 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 587 [1/1] (0.00ns)   --->   "%A_addr_37 = getelementptr i32 %A, i64 0, i64 %tmp_37_cast" [../mat_mult.cpp:10]   --->   Operation 587 'getelementptr' 'A_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 588 [1/2] (1.24ns)   --->   "%temp_a_34 = load i16 %A_addr_34" [../mat_mult.cpp:10]   --->   Operation 588 'load' 'temp_a_34' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_19 : Operation 589 [1/2] (1.24ns)   --->   "%temp_a_35 = load i16 %A_addr_35" [../mat_mult.cpp:10]   --->   Operation 589 'load' 'temp_a_35' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_19 : Operation 590 [2/2] (1.24ns)   --->   "%temp_a_36 = load i16 %A_addr_36" [../mat_mult.cpp:10]   --->   Operation 590 'load' 'temp_a_36' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_19 : Operation 591 [2/2] (1.24ns)   --->   "%temp_a_37 = load i16 %A_addr_37" [../mat_mult.cpp:10]   --->   Operation 591 'load' 'temp_a_37' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_19 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_273_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 9, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 592 'bitconcatenate' 'tmp_273_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln16_42 = zext i14 %tmp_273_cast" [../mat_mult.cpp:16]   --->   Operation 593 'zext' 'zext_ln16_42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 594 [1/1] (0.00ns)   --->   "%B_addr_36 = getelementptr i32 %B, i64 0, i64 %zext_ln16_42" [../mat_mult.cpp:16]   --->   Operation 594 'getelementptr' 'B_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 595 [1/1] (0.76ns)   --->   "%add_ln16_14 = add i14 %zext_ln16_4, i14 9472" [../mat_mult.cpp:16]   --->   Operation 595 'add' 'add_ln16_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln16_43 = zext i14 %add_ln16_14" [../mat_mult.cpp:16]   --->   Operation 596 'zext' 'zext_ln16_43' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 597 [1/1] (0.00ns)   --->   "%B_addr_37 = getelementptr i32 %B, i64 0, i64 %zext_ln16_43" [../mat_mult.cpp:16]   --->   Operation 597 'getelementptr' 'B_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 598 [1/2] (1.24ns)   --->   "%temp_b_34 = load i16 %B_addr_34" [../mat_mult.cpp:16]   --->   Operation 598 'load' 'temp_b_34' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_19 : Operation 599 [1/2] (1.24ns)   --->   "%temp_b_35 = load i16 %B_addr_35" [../mat_mult.cpp:16]   --->   Operation 599 'load' 'temp_b_35' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_19 : Operation 600 [2/2] (1.24ns)   --->   "%temp_b_36 = load i16 %B_addr_36" [../mat_mult.cpp:16]   --->   Operation 600 'load' 'temp_b_36' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_19 : Operation 601 [2/2] (1.24ns)   --->   "%temp_b_37 = load i16 %B_addr_37" [../mat_mult.cpp:16]   --->   Operation 601 'load' 'temp_b_37' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_19 : Operation 602 [1/1] (3.17ns)   --->   "%mul_ln17_51 = mul i32 %temp_b_34, i32 %temp_a_34" [../mat_mult.cpp:17]   --->   Operation 602 'mul' 'mul_ln17_51' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 603 [1/1] (3.17ns)   --->   "%mul_ln17_110 = mul i32 %temp_b_35, i32 %temp_a_35" [../mat_mult.cpp:17]   --->   Operation 603 'mul' 'mul_ln17_110' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 604 [1/1] (0.88ns)   --->   "%add_ln17_32 = add i32 %mul_ln17_51, i32 %mul_ln17_110" [../mat_mult.cpp:17]   --->   Operation 604 'add' 'add_ln17_32' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.41>
ST_20 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 38" [../mat_mult.cpp:10]   --->   Operation 605 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i16 %tmp_37" [../mat_mult.cpp:10]   --->   Operation 606 'zext' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 607 [1/1] (0.00ns)   --->   "%A_addr_38 = getelementptr i32 %A, i64 0, i64 %tmp_38_cast" [../mat_mult.cpp:10]   --->   Operation 607 'getelementptr' 'A_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 39" [../mat_mult.cpp:10]   --->   Operation 608 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i16 %tmp_38" [../mat_mult.cpp:10]   --->   Operation 609 'zext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 610 [1/1] (0.00ns)   --->   "%A_addr_39 = getelementptr i32 %A, i64 0, i64 %tmp_39_cast" [../mat_mult.cpp:10]   --->   Operation 610 'getelementptr' 'A_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 611 [1/2] (1.24ns)   --->   "%temp_a_36 = load i16 %A_addr_36" [../mat_mult.cpp:10]   --->   Operation 611 'load' 'temp_a_36' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_20 : Operation 612 [1/2] (1.24ns)   --->   "%temp_a_37 = load i16 %A_addr_37" [../mat_mult.cpp:10]   --->   Operation 612 'load' 'temp_a_37' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_20 : Operation 613 [2/2] (1.24ns)   --->   "%temp_a_38 = load i16 %A_addr_38" [../mat_mult.cpp:10]   --->   Operation 613 'load' 'temp_a_38' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_20 : Operation 614 [2/2] (1.24ns)   --->   "%temp_a_39 = load i16 %A_addr_39" [../mat_mult.cpp:10]   --->   Operation 614 'load' 'temp_a_39' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_20 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_274_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 19, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 615 'bitconcatenate' 'tmp_274_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln16_44 = zext i14 %tmp_274_cast" [../mat_mult.cpp:16]   --->   Operation 616 'zext' 'zext_ln16_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 617 [1/1] (0.00ns)   --->   "%B_addr_38 = getelementptr i32 %B, i64 0, i64 %zext_ln16_44" [../mat_mult.cpp:16]   --->   Operation 617 'getelementptr' 'B_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 618 [1/1] (0.76ns)   --->   "%add_ln16_15 = add i14 %zext_ln16_4, i14 9984" [../mat_mult.cpp:16]   --->   Operation 618 'add' 'add_ln16_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln16_45 = zext i14 %add_ln16_15" [../mat_mult.cpp:16]   --->   Operation 619 'zext' 'zext_ln16_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 620 [1/1] (0.00ns)   --->   "%B_addr_39 = getelementptr i32 %B, i64 0, i64 %zext_ln16_45" [../mat_mult.cpp:16]   --->   Operation 620 'getelementptr' 'B_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 621 [1/2] (1.24ns)   --->   "%temp_b_36 = load i16 %B_addr_36" [../mat_mult.cpp:16]   --->   Operation 621 'load' 'temp_b_36' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_20 : Operation 622 [1/2] (1.24ns)   --->   "%temp_b_37 = load i16 %B_addr_37" [../mat_mult.cpp:16]   --->   Operation 622 'load' 'temp_b_37' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_20 : Operation 623 [2/2] (1.24ns)   --->   "%temp_b_38 = load i16 %B_addr_38" [../mat_mult.cpp:16]   --->   Operation 623 'load' 'temp_b_38' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_20 : Operation 624 [2/2] (1.24ns)   --->   "%temp_b_39 = load i16 %B_addr_39" [../mat_mult.cpp:16]   --->   Operation 624 'load' 'temp_b_39' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_20 : Operation 625 [1/1] (3.17ns)   --->   "%mul_ln17_145 = mul i32 %temp_b_36, i32 %temp_a_36" [../mat_mult.cpp:17]   --->   Operation 625 'mul' 'mul_ln17_145' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 626 [1/1] (3.17ns)   --->   "%mul_ln17_206 = mul i32 %temp_b_37, i32 %temp_a_37" [../mat_mult.cpp:17]   --->   Operation 626 'mul' 'mul_ln17_206' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.76>
ST_21 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 40" [../mat_mult.cpp:10]   --->   Operation 627 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i16 %tmp_39" [../mat_mult.cpp:10]   --->   Operation 628 'zext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 629 [1/1] (0.00ns)   --->   "%A_addr_40 = getelementptr i32 %A, i64 0, i64 %tmp_40_cast" [../mat_mult.cpp:10]   --->   Operation 629 'getelementptr' 'A_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 41" [../mat_mult.cpp:10]   --->   Operation 630 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i16 %tmp_40" [../mat_mult.cpp:10]   --->   Operation 631 'zext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 632 [1/1] (0.00ns)   --->   "%A_addr_41 = getelementptr i32 %A, i64 0, i64 %tmp_41_cast" [../mat_mult.cpp:10]   --->   Operation 632 'getelementptr' 'A_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 633 [1/2] (1.24ns)   --->   "%temp_a_38 = load i16 %A_addr_38" [../mat_mult.cpp:10]   --->   Operation 633 'load' 'temp_a_38' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 634 [1/2] (1.24ns)   --->   "%temp_a_39 = load i16 %A_addr_39" [../mat_mult.cpp:10]   --->   Operation 634 'load' 'temp_a_39' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 635 [2/2] (1.24ns)   --->   "%temp_a_40 = load i16 %A_addr_40" [../mat_mult.cpp:10]   --->   Operation 635 'load' 'temp_a_40' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 636 [2/2] (1.24ns)   --->   "%temp_a_41 = load i16 %A_addr_41" [../mat_mult.cpp:10]   --->   Operation 636 'load' 'temp_a_41' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_275_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 5, i11 %zext_ln16_1" [../mat_mult.cpp:16]   --->   Operation 637 'bitconcatenate' 'tmp_275_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln16_46 = zext i14 %tmp_275_cast" [../mat_mult.cpp:16]   --->   Operation 638 'zext' 'zext_ln16_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 639 [1/1] (0.00ns)   --->   "%B_addr_40 = getelementptr i32 %B, i64 0, i64 %zext_ln16_46" [../mat_mult.cpp:16]   --->   Operation 639 'getelementptr' 'B_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 640 [1/1] (0.76ns)   --->   "%add_ln16_16 = add i14 %zext_ln16_4, i14 10496" [../mat_mult.cpp:16]   --->   Operation 640 'add' 'add_ln16_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln16_47 = zext i14 %add_ln16_16" [../mat_mult.cpp:16]   --->   Operation 641 'zext' 'zext_ln16_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 642 [1/1] (0.00ns)   --->   "%B_addr_41 = getelementptr i32 %B, i64 0, i64 %zext_ln16_47" [../mat_mult.cpp:16]   --->   Operation 642 'getelementptr' 'B_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 643 [1/2] (1.24ns)   --->   "%temp_b_38 = load i16 %B_addr_38" [../mat_mult.cpp:16]   --->   Operation 643 'load' 'temp_b_38' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 644 [1/2] (1.24ns)   --->   "%temp_b_39 = load i16 %B_addr_39" [../mat_mult.cpp:16]   --->   Operation 644 'load' 'temp_b_39' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 645 [2/2] (1.24ns)   --->   "%temp_b_40 = load i16 %B_addr_40" [../mat_mult.cpp:16]   --->   Operation 645 'load' 'temp_b_40' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 646 [2/2] (1.24ns)   --->   "%temp_b_41 = load i16 %B_addr_41" [../mat_mult.cpp:16]   --->   Operation 646 'load' 'temp_b_41' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_21 : Operation 647 [1/1] (3.17ns)   --->   "%mul_ln17_30 = mul i32 %temp_b_38, i32 %temp_a_38" [../mat_mult.cpp:17]   --->   Operation 647 'mul' 'mul_ln17_30' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 648 [1/1] (3.17ns)   --->   "%mul_ln17_134 = mul i32 %temp_b_39, i32 %temp_a_39" [../mat_mult.cpp:17]   --->   Operation 648 'mul' 'mul_ln17_134' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_33 = add i32 %add_ln17_32, i32 %add_ln17_31" [../mat_mult.cpp:17]   --->   Operation 649 'add' 'add_ln17_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_34 = add i32 %mul_ln17_145, i32 %mul_ln17_206" [../mat_mult.cpp:17]   --->   Operation 650 'add' 'add_ln17_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 651 [1/1] (0.88ns)   --->   "%add_ln17_35 = add i32 %mul_ln17_30, i32 %mul_ln17_134" [../mat_mult.cpp:17]   --->   Operation 651 'add' 'add_ln17_35' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 652 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_36 = add i32 %add_ln17_35, i32 %add_ln17_34" [../mat_mult.cpp:17]   --->   Operation 652 'add' 'add_ln17_36' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 653 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_37 = add i32 %add_ln17_36, i32 %add_ln17_33" [../mat_mult.cpp:17]   --->   Operation 653 'add' 'add_ln17_37' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 5.29>
ST_22 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 42" [../mat_mult.cpp:10]   --->   Operation 654 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i16 %tmp_41" [../mat_mult.cpp:10]   --->   Operation 655 'zext' 'tmp_42_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 656 [1/1] (0.00ns)   --->   "%A_addr_42 = getelementptr i32 %A, i64 0, i64 %tmp_42_cast" [../mat_mult.cpp:10]   --->   Operation 656 'getelementptr' 'A_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 43" [../mat_mult.cpp:10]   --->   Operation 657 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i16 %tmp_42" [../mat_mult.cpp:10]   --->   Operation 658 'zext' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 659 [1/1] (0.00ns)   --->   "%A_addr_43 = getelementptr i32 %A, i64 0, i64 %tmp_43_cast" [../mat_mult.cpp:10]   --->   Operation 659 'getelementptr' 'A_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 660 [1/2] (1.24ns)   --->   "%temp_a_40 = load i16 %A_addr_40" [../mat_mult.cpp:10]   --->   Operation 660 'load' 'temp_a_40' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 661 [1/2] (1.24ns)   --->   "%temp_a_41 = load i16 %A_addr_41" [../mat_mult.cpp:10]   --->   Operation 661 'load' 'temp_a_41' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 662 [2/2] (1.24ns)   --->   "%temp_a_42 = load i16 %A_addr_42" [../mat_mult.cpp:10]   --->   Operation 662 'load' 'temp_a_42' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 663 [2/2] (1.24ns)   --->   "%temp_a_43 = load i16 %A_addr_43" [../mat_mult.cpp:10]   --->   Operation 663 'load' 'temp_a_43' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_276_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 21, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 664 'bitconcatenate' 'tmp_276_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln16_48 = zext i14 %tmp_276_cast" [../mat_mult.cpp:16]   --->   Operation 665 'zext' 'zext_ln16_48' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 666 [1/1] (0.00ns)   --->   "%B_addr_42 = getelementptr i32 %B, i64 0, i64 %zext_ln16_48" [../mat_mult.cpp:16]   --->   Operation 666 'getelementptr' 'B_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 667 [1/1] (0.76ns)   --->   "%add_ln16_17 = add i14 %zext_ln16_4, i14 11008" [../mat_mult.cpp:16]   --->   Operation 667 'add' 'add_ln16_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln16_49 = zext i14 %add_ln16_17" [../mat_mult.cpp:16]   --->   Operation 668 'zext' 'zext_ln16_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 669 [1/1] (0.00ns)   --->   "%B_addr_43 = getelementptr i32 %B, i64 0, i64 %zext_ln16_49" [../mat_mult.cpp:16]   --->   Operation 669 'getelementptr' 'B_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 670 [1/2] (1.24ns)   --->   "%temp_b_40 = load i16 %B_addr_40" [../mat_mult.cpp:16]   --->   Operation 670 'load' 'temp_b_40' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 671 [1/2] (1.24ns)   --->   "%temp_b_41 = load i16 %B_addr_41" [../mat_mult.cpp:16]   --->   Operation 671 'load' 'temp_b_41' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 672 [2/2] (1.24ns)   --->   "%temp_b_42 = load i16 %B_addr_42" [../mat_mult.cpp:16]   --->   Operation 672 'load' 'temp_b_42' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 673 [2/2] (1.24ns)   --->   "%temp_b_43 = load i16 %B_addr_43" [../mat_mult.cpp:16]   --->   Operation 673 'load' 'temp_b_43' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 674 [1/1] (3.17ns)   --->   "%mul_ln17_74 = mul i32 %temp_b_41, i32 %temp_a_41" [../mat_mult.cpp:17]   --->   Operation 674 'mul' 'mul_ln17_74' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 675 [1/1] (3.17ns)   --->   "%mul_ln17_211 = mul i32 %temp_b_40, i32 %temp_a_40" [../mat_mult.cpp:17]   --->   Operation 675 'mul' 'mul_ln17_211' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 676 [1/1] (0.88ns)   --->   "%add_ln17_38 = add i32 %mul_ln17_211, i32 %mul_ln17_74" [../mat_mult.cpp:17]   --->   Operation 676 'add' 'add_ln17_38' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.29>
ST_23 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 44" [../mat_mult.cpp:10]   --->   Operation 677 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i16 %tmp_43" [../mat_mult.cpp:10]   --->   Operation 678 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 679 [1/1] (0.00ns)   --->   "%A_addr_44 = getelementptr i32 %A, i64 0, i64 %tmp_44_cast" [../mat_mult.cpp:10]   --->   Operation 679 'getelementptr' 'A_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 45" [../mat_mult.cpp:10]   --->   Operation 680 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i16 %tmp_44" [../mat_mult.cpp:10]   --->   Operation 681 'zext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 682 [1/1] (0.00ns)   --->   "%A_addr_45 = getelementptr i32 %A, i64 0, i64 %tmp_45_cast" [../mat_mult.cpp:10]   --->   Operation 682 'getelementptr' 'A_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 683 [1/2] (1.24ns)   --->   "%temp_a_42 = load i16 %A_addr_42" [../mat_mult.cpp:10]   --->   Operation 683 'load' 'temp_a_42' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 684 [1/2] (1.24ns)   --->   "%temp_a_43 = load i16 %A_addr_43" [../mat_mult.cpp:10]   --->   Operation 684 'load' 'temp_a_43' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 685 [2/2] (1.24ns)   --->   "%temp_a_44 = load i16 %A_addr_44" [../mat_mult.cpp:10]   --->   Operation 685 'load' 'temp_a_44' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 686 [2/2] (1.24ns)   --->   "%temp_a_45 = load i16 %A_addr_45" [../mat_mult.cpp:10]   --->   Operation 686 'load' 'temp_a_45' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_277_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 11, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 687 'bitconcatenate' 'tmp_277_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln16_50 = zext i14 %tmp_277_cast" [../mat_mult.cpp:16]   --->   Operation 688 'zext' 'zext_ln16_50' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 689 [1/1] (0.00ns)   --->   "%B_addr_44 = getelementptr i32 %B, i64 0, i64 %zext_ln16_50" [../mat_mult.cpp:16]   --->   Operation 689 'getelementptr' 'B_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 690 [1/1] (0.76ns)   --->   "%add_ln16_18 = add i14 %zext_ln16_4, i14 11520" [../mat_mult.cpp:16]   --->   Operation 690 'add' 'add_ln16_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln16_51 = zext i14 %add_ln16_18" [../mat_mult.cpp:16]   --->   Operation 691 'zext' 'zext_ln16_51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 692 [1/1] (0.00ns)   --->   "%B_addr_45 = getelementptr i32 %B, i64 0, i64 %zext_ln16_51" [../mat_mult.cpp:16]   --->   Operation 692 'getelementptr' 'B_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 693 [1/2] (1.24ns)   --->   "%temp_b_42 = load i16 %B_addr_42" [../mat_mult.cpp:16]   --->   Operation 693 'load' 'temp_b_42' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 694 [1/2] (1.24ns)   --->   "%temp_b_43 = load i16 %B_addr_43" [../mat_mult.cpp:16]   --->   Operation 694 'load' 'temp_b_43' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 695 [2/2] (1.24ns)   --->   "%temp_b_44 = load i16 %B_addr_44" [../mat_mult.cpp:16]   --->   Operation 695 'load' 'temp_b_44' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 696 [2/2] (1.24ns)   --->   "%temp_b_45 = load i16 %B_addr_45" [../mat_mult.cpp:16]   --->   Operation 696 'load' 'temp_b_45' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_23 : Operation 697 [1/1] (3.17ns)   --->   "%mul_ln17_64 = mul i32 %temp_b_43, i32 %temp_a_43" [../mat_mult.cpp:17]   --->   Operation 697 'mul' 'mul_ln17_64' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 698 [1/1] (3.17ns)   --->   "%mul_ln17_187 = mul i32 %temp_b_42, i32 %temp_a_42" [../mat_mult.cpp:17]   --->   Operation 698 'mul' 'mul_ln17_187' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 699 [1/1] (0.88ns)   --->   "%add_ln17_39 = add i32 %mul_ln17_187, i32 %mul_ln17_64" [../mat_mult.cpp:17]   --->   Operation 699 'add' 'add_ln17_39' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.41>
ST_24 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 46" [../mat_mult.cpp:10]   --->   Operation 700 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i16 %tmp_45" [../mat_mult.cpp:10]   --->   Operation 701 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 702 [1/1] (0.00ns)   --->   "%A_addr_46 = getelementptr i32 %A, i64 0, i64 %tmp_46_cast" [../mat_mult.cpp:10]   --->   Operation 702 'getelementptr' 'A_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 47" [../mat_mult.cpp:10]   --->   Operation 703 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i16 %tmp_46" [../mat_mult.cpp:10]   --->   Operation 704 'zext' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 705 [1/1] (0.00ns)   --->   "%A_addr_47 = getelementptr i32 %A, i64 0, i64 %tmp_47_cast" [../mat_mult.cpp:10]   --->   Operation 705 'getelementptr' 'A_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 706 [1/2] (1.24ns)   --->   "%temp_a_44 = load i16 %A_addr_44" [../mat_mult.cpp:10]   --->   Operation 706 'load' 'temp_a_44' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_24 : Operation 707 [1/2] (1.24ns)   --->   "%temp_a_45 = load i16 %A_addr_45" [../mat_mult.cpp:10]   --->   Operation 707 'load' 'temp_a_45' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_24 : Operation 708 [2/2] (1.24ns)   --->   "%temp_a_46 = load i16 %A_addr_46" [../mat_mult.cpp:10]   --->   Operation 708 'load' 'temp_a_46' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_24 : Operation 709 [2/2] (1.24ns)   --->   "%temp_a_47 = load i16 %A_addr_47" [../mat_mult.cpp:10]   --->   Operation 709 'load' 'temp_a_47' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_24 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_278_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 23, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 710 'bitconcatenate' 'tmp_278_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln16_52 = zext i14 %tmp_278_cast" [../mat_mult.cpp:16]   --->   Operation 711 'zext' 'zext_ln16_52' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 712 [1/1] (0.00ns)   --->   "%B_addr_46 = getelementptr i32 %B, i64 0, i64 %zext_ln16_52" [../mat_mult.cpp:16]   --->   Operation 712 'getelementptr' 'B_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 713 [1/1] (0.76ns)   --->   "%add_ln16_19 = add i14 %zext_ln16_4, i14 12032" [../mat_mult.cpp:16]   --->   Operation 713 'add' 'add_ln16_19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln16_53 = zext i14 %add_ln16_19" [../mat_mult.cpp:16]   --->   Operation 714 'zext' 'zext_ln16_53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 715 [1/1] (0.00ns)   --->   "%B_addr_47 = getelementptr i32 %B, i64 0, i64 %zext_ln16_53" [../mat_mult.cpp:16]   --->   Operation 715 'getelementptr' 'B_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 716 [1/2] (1.24ns)   --->   "%temp_b_44 = load i16 %B_addr_44" [../mat_mult.cpp:16]   --->   Operation 716 'load' 'temp_b_44' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_24 : Operation 717 [1/2] (1.24ns)   --->   "%temp_b_45 = load i16 %B_addr_45" [../mat_mult.cpp:16]   --->   Operation 717 'load' 'temp_b_45' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_24 : Operation 718 [2/2] (1.24ns)   --->   "%temp_b_46 = load i16 %B_addr_46" [../mat_mult.cpp:16]   --->   Operation 718 'load' 'temp_b_46' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_24 : Operation 719 [2/2] (1.24ns)   --->   "%temp_b_47 = load i16 %B_addr_47" [../mat_mult.cpp:16]   --->   Operation 719 'load' 'temp_b_47' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_24 : Operation 720 [1/1] (3.17ns)   --->   "%mul_ln17_101 = mul i32 %temp_b_45, i32 %temp_a_45" [../mat_mult.cpp:17]   --->   Operation 720 'mul' 'mul_ln17_101' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 721 [1/1] (3.17ns)   --->   "%mul_ln17_195 = mul i32 %temp_b_44, i32 %temp_a_44" [../mat_mult.cpp:17]   --->   Operation 721 'mul' 'mul_ln17_195' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.76>
ST_25 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 48" [../mat_mult.cpp:10]   --->   Operation 722 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i16 %tmp_47" [../mat_mult.cpp:10]   --->   Operation 723 'zext' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 724 [1/1] (0.00ns)   --->   "%A_addr_48 = getelementptr i32 %A, i64 0, i64 %tmp_48_cast" [../mat_mult.cpp:10]   --->   Operation 724 'getelementptr' 'A_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 49" [../mat_mult.cpp:10]   --->   Operation 725 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_49_cast = zext i16 %tmp_48" [../mat_mult.cpp:10]   --->   Operation 726 'zext' 'tmp_49_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 727 [1/1] (0.00ns)   --->   "%A_addr_49 = getelementptr i32 %A, i64 0, i64 %tmp_49_cast" [../mat_mult.cpp:10]   --->   Operation 727 'getelementptr' 'A_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 728 [1/2] (1.24ns)   --->   "%temp_a_46 = load i16 %A_addr_46" [../mat_mult.cpp:10]   --->   Operation 728 'load' 'temp_a_46' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_25 : Operation 729 [1/2] (1.24ns)   --->   "%temp_a_47 = load i16 %A_addr_47" [../mat_mult.cpp:10]   --->   Operation 729 'load' 'temp_a_47' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_25 : Operation 730 [2/2] (1.24ns)   --->   "%temp_a_48 = load i16 %A_addr_48" [../mat_mult.cpp:10]   --->   Operation 730 'load' 'temp_a_48' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_25 : Operation 731 [2/2] (1.24ns)   --->   "%temp_a_49 = load i16 %A_addr_49" [../mat_mult.cpp:10]   --->   Operation 731 'load' 'temp_a_49' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_25 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln16_11 = sext i13 %tmp_263_cast" [../mat_mult.cpp:16]   --->   Operation 732 'sext' 'sext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln16_54 = zext i14 %sext_ln16_11" [../mat_mult.cpp:16]   --->   Operation 733 'zext' 'zext_ln16_54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 734 [1/1] (0.00ns)   --->   "%B_addr_48 = getelementptr i32 %B, i64 0, i64 %zext_ln16_54" [../mat_mult.cpp:16]   --->   Operation 734 'getelementptr' 'B_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln16_12 = sext i13 %add_ln16_7" [../mat_mult.cpp:16]   --->   Operation 735 'sext' 'sext_ln16_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln16_55 = zext i14 %sext_ln16_12" [../mat_mult.cpp:16]   --->   Operation 736 'zext' 'zext_ln16_55' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 737 [1/1] (0.00ns)   --->   "%B_addr_49 = getelementptr i32 %B, i64 0, i64 %zext_ln16_55" [../mat_mult.cpp:16]   --->   Operation 737 'getelementptr' 'B_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 738 [1/2] (1.24ns)   --->   "%temp_b_46 = load i16 %B_addr_46" [../mat_mult.cpp:16]   --->   Operation 738 'load' 'temp_b_46' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_25 : Operation 739 [1/2] (1.24ns)   --->   "%temp_b_47 = load i16 %B_addr_47" [../mat_mult.cpp:16]   --->   Operation 739 'load' 'temp_b_47' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_25 : Operation 740 [2/2] (1.24ns)   --->   "%temp_b_48 = load i16 %B_addr_48" [../mat_mult.cpp:16]   --->   Operation 740 'load' 'temp_b_48' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_25 : Operation 741 [2/2] (1.24ns)   --->   "%temp_b_49 = load i16 %B_addr_49" [../mat_mult.cpp:16]   --->   Operation 741 'load' 'temp_b_49' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_25 : Operation 742 [1/1] (3.17ns)   --->   "%mul_ln17_149 = mul i32 %temp_b_47, i32 %temp_a_47" [../mat_mult.cpp:17]   --->   Operation 742 'mul' 'mul_ln17_149' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 743 [1/1] (3.17ns)   --->   "%mul_ln17_247 = mul i32 %temp_b_46, i32 %temp_a_46" [../mat_mult.cpp:17]   --->   Operation 743 'mul' 'mul_ln17_247' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_40 = add i32 %add_ln17_39, i32 %add_ln17_38" [../mat_mult.cpp:17]   --->   Operation 744 'add' 'add_ln17_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_41 = add i32 %mul_ln17_195, i32 %mul_ln17_101" [../mat_mult.cpp:17]   --->   Operation 745 'add' 'add_ln17_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 746 [1/1] (0.88ns)   --->   "%add_ln17_42 = add i32 %mul_ln17_247, i32 %mul_ln17_149" [../mat_mult.cpp:17]   --->   Operation 746 'add' 'add_ln17_42' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 747 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_43 = add i32 %add_ln17_42, i32 %add_ln17_41" [../mat_mult.cpp:17]   --->   Operation 747 'add' 'add_ln17_43' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 748 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_44 = add i32 %add_ln17_43, i32 %add_ln17_40" [../mat_mult.cpp:17]   --->   Operation 748 'add' 'add_ln17_44' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 4.41>
ST_26 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 50" [../mat_mult.cpp:10]   --->   Operation 749 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i16 %tmp_49" [../mat_mult.cpp:10]   --->   Operation 750 'zext' 'tmp_50_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 751 [1/1] (0.00ns)   --->   "%A_addr_50 = getelementptr i32 %A, i64 0, i64 %tmp_50_cast" [../mat_mult.cpp:10]   --->   Operation 751 'getelementptr' 'A_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 51" [../mat_mult.cpp:10]   --->   Operation 752 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i16 %tmp_50" [../mat_mult.cpp:10]   --->   Operation 753 'zext' 'tmp_51_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 754 [1/1] (0.00ns)   --->   "%A_addr_51 = getelementptr i32 %A, i64 0, i64 %tmp_51_cast" [../mat_mult.cpp:10]   --->   Operation 754 'getelementptr' 'A_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 755 [1/2] (1.24ns)   --->   "%temp_a_48 = load i16 %A_addr_48" [../mat_mult.cpp:10]   --->   Operation 755 'load' 'temp_a_48' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_26 : Operation 756 [1/2] (1.24ns)   --->   "%temp_a_49 = load i16 %A_addr_49" [../mat_mult.cpp:10]   --->   Operation 756 'load' 'temp_a_49' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_26 : Operation 757 [2/2] (1.24ns)   --->   "%temp_a_50 = load i16 %A_addr_50" [../mat_mult.cpp:10]   --->   Operation 757 'load' 'temp_a_50' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_26 : Operation 758 [2/2] (1.24ns)   --->   "%temp_a_51 = load i16 %A_addr_51" [../mat_mult.cpp:10]   --->   Operation 758 'load' 'temp_a_51' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_26 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln16_13 = sext i13 %tmp_264_cast" [../mat_mult.cpp:16]   --->   Operation 759 'sext' 'sext_ln16_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln16_56 = zext i14 %sext_ln16_13" [../mat_mult.cpp:16]   --->   Operation 760 'zext' 'zext_ln16_56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 761 [1/1] (0.00ns)   --->   "%B_addr_50 = getelementptr i32 %B, i64 0, i64 %zext_ln16_56" [../mat_mult.cpp:16]   --->   Operation 761 'getelementptr' 'B_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln16_14 = sext i13 %add_ln16_8" [../mat_mult.cpp:16]   --->   Operation 762 'sext' 'sext_ln16_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln16_57 = zext i14 %sext_ln16_14" [../mat_mult.cpp:16]   --->   Operation 763 'zext' 'zext_ln16_57' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 764 [1/1] (0.00ns)   --->   "%B_addr_51 = getelementptr i32 %B, i64 0, i64 %zext_ln16_57" [../mat_mult.cpp:16]   --->   Operation 764 'getelementptr' 'B_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 765 [1/2] (1.24ns)   --->   "%temp_b_48 = load i16 %B_addr_48" [../mat_mult.cpp:16]   --->   Operation 765 'load' 'temp_b_48' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_26 : Operation 766 [1/2] (1.24ns)   --->   "%temp_b_49 = load i16 %B_addr_49" [../mat_mult.cpp:16]   --->   Operation 766 'load' 'temp_b_49' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_26 : Operation 767 [2/2] (1.24ns)   --->   "%temp_b_50 = load i16 %B_addr_50" [../mat_mult.cpp:16]   --->   Operation 767 'load' 'temp_b_50' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_26 : Operation 768 [2/2] (1.24ns)   --->   "%temp_b_51 = load i16 %B_addr_51" [../mat_mult.cpp:16]   --->   Operation 768 'load' 'temp_b_51' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_26 : Operation 769 [1/1] (3.17ns)   --->   "%mul_ln17_61 = mul i32 %temp_b_48, i32 %temp_a_48" [../mat_mult.cpp:17]   --->   Operation 769 'mul' 'mul_ln17_61' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 770 [1/1] (3.17ns)   --->   "%mul_ln17_240 = mul i32 %temp_b_49, i32 %temp_a_49" [../mat_mult.cpp:17]   --->   Operation 770 'mul' 'mul_ln17_240' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.02>
ST_27 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 52" [../mat_mult.cpp:10]   --->   Operation 771 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i16 %tmp_51" [../mat_mult.cpp:10]   --->   Operation 772 'zext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 773 [1/1] (0.00ns)   --->   "%A_addr_52 = getelementptr i32 %A, i64 0, i64 %tmp_52_cast" [../mat_mult.cpp:10]   --->   Operation 773 'getelementptr' 'A_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 53" [../mat_mult.cpp:10]   --->   Operation 774 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_53_cast = zext i16 %tmp_52" [../mat_mult.cpp:10]   --->   Operation 775 'zext' 'tmp_53_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 776 [1/1] (0.00ns)   --->   "%A_addr_53 = getelementptr i32 %A, i64 0, i64 %tmp_53_cast" [../mat_mult.cpp:10]   --->   Operation 776 'getelementptr' 'A_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 777 [1/2] (1.24ns)   --->   "%temp_a_50 = load i16 %A_addr_50" [../mat_mult.cpp:10]   --->   Operation 777 'load' 'temp_a_50' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_27 : Operation 778 [1/2] (1.24ns)   --->   "%temp_a_51 = load i16 %A_addr_51" [../mat_mult.cpp:10]   --->   Operation 778 'load' 'temp_a_51' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_27 : Operation 779 [2/2] (1.24ns)   --->   "%temp_a_52 = load i16 %A_addr_52" [../mat_mult.cpp:10]   --->   Operation 779 'load' 'temp_a_52' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_27 : Operation 780 [2/2] (1.24ns)   --->   "%temp_a_53 = load i16 %A_addr_53" [../mat_mult.cpp:10]   --->   Operation 780 'load' 'temp_a_53' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_27 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln16_15 = sext i13 %tmp_265_cast" [../mat_mult.cpp:16]   --->   Operation 781 'sext' 'sext_ln16_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln16_58 = zext i14 %sext_ln16_15" [../mat_mult.cpp:16]   --->   Operation 782 'zext' 'zext_ln16_58' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 783 [1/1] (0.00ns)   --->   "%B_addr_52 = getelementptr i32 %B, i64 0, i64 %zext_ln16_58" [../mat_mult.cpp:16]   --->   Operation 783 'getelementptr' 'B_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln16_16 = sext i13 %add_ln16_9" [../mat_mult.cpp:16]   --->   Operation 784 'sext' 'sext_ln16_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln16_59 = zext i14 %sext_ln16_16" [../mat_mult.cpp:16]   --->   Operation 785 'zext' 'zext_ln16_59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 786 [1/1] (0.00ns)   --->   "%B_addr_53 = getelementptr i32 %B, i64 0, i64 %zext_ln16_59" [../mat_mult.cpp:16]   --->   Operation 786 'getelementptr' 'B_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 787 [1/2] (1.24ns)   --->   "%temp_b_50 = load i16 %B_addr_50" [../mat_mult.cpp:16]   --->   Operation 787 'load' 'temp_b_50' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_27 : Operation 788 [1/2] (1.24ns)   --->   "%temp_b_51 = load i16 %B_addr_51" [../mat_mult.cpp:16]   --->   Operation 788 'load' 'temp_b_51' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_27 : Operation 789 [2/2] (1.24ns)   --->   "%temp_b_52 = load i16 %B_addr_52" [../mat_mult.cpp:16]   --->   Operation 789 'load' 'temp_b_52' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_27 : Operation 790 [2/2] (1.24ns)   --->   "%temp_b_53 = load i16 %B_addr_53" [../mat_mult.cpp:16]   --->   Operation 790 'load' 'temp_b_53' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_27 : Operation 791 [1/1] (3.17ns)   --->   "%mul_ln17_107 = mul i32 %temp_b_51, i32 %temp_a_51" [../mat_mult.cpp:17]   --->   Operation 791 'mul' 'mul_ln17_107' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 792 [1/1] (3.17ns)   --->   "%mul_ln17_159 = mul i32 %temp_b_50, i32 %temp_a_50" [../mat_mult.cpp:17]   --->   Operation 792 'mul' 'mul_ln17_159' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 793 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_46 = add i32 %mul_ln17_61, i32 %mul_ln17_240" [../mat_mult.cpp:17]   --->   Operation 793 'add' 'add_ln17_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 794 [1/1] (0.88ns)   --->   "%add_ln17_47 = add i32 %mul_ln17_159, i32 %mul_ln17_107" [../mat_mult.cpp:17]   --->   Operation 794 'add' 'add_ln17_47' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 795 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_48 = add i32 %add_ln17_47, i32 %add_ln17_46" [../mat_mult.cpp:17]   --->   Operation 795 'add' 'add_ln17_48' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 4.41>
ST_28 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 54" [../mat_mult.cpp:10]   --->   Operation 796 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i16 %tmp_53" [../mat_mult.cpp:10]   --->   Operation 797 'zext' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 798 [1/1] (0.00ns)   --->   "%A_addr_54 = getelementptr i32 %A, i64 0, i64 %tmp_54_cast" [../mat_mult.cpp:10]   --->   Operation 798 'getelementptr' 'A_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 55" [../mat_mult.cpp:10]   --->   Operation 799 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_55_cast = zext i16 %tmp_54" [../mat_mult.cpp:10]   --->   Operation 800 'zext' 'tmp_55_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 801 [1/1] (0.00ns)   --->   "%A_addr_55 = getelementptr i32 %A, i64 0, i64 %tmp_55_cast" [../mat_mult.cpp:10]   --->   Operation 801 'getelementptr' 'A_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 802 [1/2] (1.24ns)   --->   "%temp_a_52 = load i16 %A_addr_52" [../mat_mult.cpp:10]   --->   Operation 802 'load' 'temp_a_52' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_28 : Operation 803 [1/2] (1.24ns)   --->   "%temp_a_53 = load i16 %A_addr_53" [../mat_mult.cpp:10]   --->   Operation 803 'load' 'temp_a_53' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_28 : Operation 804 [2/2] (1.24ns)   --->   "%temp_a_54 = load i16 %A_addr_54" [../mat_mult.cpp:10]   --->   Operation 804 'load' 'temp_a_54' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_28 : Operation 805 [2/2] (1.24ns)   --->   "%temp_a_55 = load i16 %A_addr_55" [../mat_mult.cpp:10]   --->   Operation 805 'load' 'temp_a_55' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_28 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln16_17 = sext i13 %tmp_266_cast" [../mat_mult.cpp:16]   --->   Operation 806 'sext' 'sext_ln16_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln16_60 = zext i14 %sext_ln16_17" [../mat_mult.cpp:16]   --->   Operation 807 'zext' 'zext_ln16_60' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 808 [1/1] (0.00ns)   --->   "%B_addr_54 = getelementptr i32 %B, i64 0, i64 %zext_ln16_60" [../mat_mult.cpp:16]   --->   Operation 808 'getelementptr' 'B_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln16_18 = sext i13 %add_ln16_10" [../mat_mult.cpp:16]   --->   Operation 809 'sext' 'sext_ln16_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln16_61 = zext i14 %sext_ln16_18" [../mat_mult.cpp:16]   --->   Operation 810 'zext' 'zext_ln16_61' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 811 [1/1] (0.00ns)   --->   "%B_addr_55 = getelementptr i32 %B, i64 0, i64 %zext_ln16_61" [../mat_mult.cpp:16]   --->   Operation 811 'getelementptr' 'B_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 812 [1/2] (1.24ns)   --->   "%temp_b_52 = load i16 %B_addr_52" [../mat_mult.cpp:16]   --->   Operation 812 'load' 'temp_b_52' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_28 : Operation 813 [1/2] (1.24ns)   --->   "%temp_b_53 = load i16 %B_addr_53" [../mat_mult.cpp:16]   --->   Operation 813 'load' 'temp_b_53' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_28 : Operation 814 [2/2] (1.24ns)   --->   "%temp_b_54 = load i16 %B_addr_54" [../mat_mult.cpp:16]   --->   Operation 814 'load' 'temp_b_54' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_28 : Operation 815 [2/2] (1.24ns)   --->   "%temp_b_55 = load i16 %B_addr_55" [../mat_mult.cpp:16]   --->   Operation 815 'load' 'temp_b_55' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_28 : Operation 816 [1/1] (3.17ns)   --->   "%mul_ln17_40 = mul i32 %temp_b_52, i32 %temp_a_52" [../mat_mult.cpp:17]   --->   Operation 816 'mul' 'mul_ln17_40' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 817 [1/1] (3.17ns)   --->   "%mul_ln17_233 = mul i32 %temp_b_53, i32 %temp_a_53" [../mat_mult.cpp:17]   --->   Operation 817 'mul' 'mul_ln17_233' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.02>
ST_29 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 56" [../mat_mult.cpp:10]   --->   Operation 818 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_56_cast = zext i16 %tmp_55" [../mat_mult.cpp:10]   --->   Operation 819 'zext' 'tmp_56_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 820 [1/1] (0.00ns)   --->   "%A_addr_56 = getelementptr i32 %A, i64 0, i64 %tmp_56_cast" [../mat_mult.cpp:10]   --->   Operation 820 'getelementptr' 'A_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 57" [../mat_mult.cpp:10]   --->   Operation 821 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_57_cast = zext i16 %tmp_56" [../mat_mult.cpp:10]   --->   Operation 822 'zext' 'tmp_57_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 823 [1/1] (0.00ns)   --->   "%A_addr_57 = getelementptr i32 %A, i64 0, i64 %tmp_57_cast" [../mat_mult.cpp:10]   --->   Operation 823 'getelementptr' 'A_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 824 [1/2] (1.24ns)   --->   "%temp_a_54 = load i16 %A_addr_54" [../mat_mult.cpp:10]   --->   Operation 824 'load' 'temp_a_54' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_29 : Operation 825 [1/2] (1.24ns)   --->   "%temp_a_55 = load i16 %A_addr_55" [../mat_mult.cpp:10]   --->   Operation 825 'load' 'temp_a_55' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_29 : Operation 826 [2/2] (1.24ns)   --->   "%temp_a_56 = load i16 %A_addr_56" [../mat_mult.cpp:10]   --->   Operation 826 'load' 'temp_a_56' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_29 : Operation 827 [2/2] (1.24ns)   --->   "%temp_a_57 = load i16 %A_addr_57" [../mat_mult.cpp:10]   --->   Operation 827 'load' 'temp_a_57' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_29 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln16_19 = sext i12 %tmp_259_cast" [../mat_mult.cpp:16]   --->   Operation 828 'sext' 'sext_ln16_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln16_62 = zext i14 %sext_ln16_19" [../mat_mult.cpp:16]   --->   Operation 829 'zext' 'zext_ln16_62' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 830 [1/1] (0.00ns)   --->   "%B_addr_56 = getelementptr i32 %B, i64 0, i64 %zext_ln16_62" [../mat_mult.cpp:16]   --->   Operation 830 'getelementptr' 'B_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln16_20 = sext i12 %add_ln16_4" [../mat_mult.cpp:16]   --->   Operation 831 'sext' 'sext_ln16_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln16_63 = zext i14 %sext_ln16_20" [../mat_mult.cpp:16]   --->   Operation 832 'zext' 'zext_ln16_63' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 833 [1/1] (0.00ns)   --->   "%B_addr_57 = getelementptr i32 %B, i64 0, i64 %zext_ln16_63" [../mat_mult.cpp:16]   --->   Operation 833 'getelementptr' 'B_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 834 [1/2] (1.24ns)   --->   "%temp_b_54 = load i16 %B_addr_54" [../mat_mult.cpp:16]   --->   Operation 834 'load' 'temp_b_54' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_29 : Operation 835 [1/2] (1.24ns)   --->   "%temp_b_55 = load i16 %B_addr_55" [../mat_mult.cpp:16]   --->   Operation 835 'load' 'temp_b_55' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_29 : Operation 836 [2/2] (1.24ns)   --->   "%temp_b_56 = load i16 %B_addr_56" [../mat_mult.cpp:16]   --->   Operation 836 'load' 'temp_b_56' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_29 : Operation 837 [2/2] (1.24ns)   --->   "%temp_b_57 = load i16 %B_addr_57" [../mat_mult.cpp:16]   --->   Operation 837 'load' 'temp_b_57' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_29 : Operation 838 [1/1] (3.17ns)   --->   "%mul_ln17_144 = mul i32 %temp_b_55, i32 %temp_a_55" [../mat_mult.cpp:17]   --->   Operation 838 'mul' 'mul_ln17_144' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 839 [1/1] (3.17ns)   --->   "%mul_ln17_185 = mul i32 %temp_b_54, i32 %temp_a_54" [../mat_mult.cpp:17]   --->   Operation 839 'mul' 'mul_ln17_185' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_49 = add i32 %mul_ln17_40, i32 %mul_ln17_233" [../mat_mult.cpp:17]   --->   Operation 840 'add' 'add_ln17_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 841 [1/1] (0.88ns)   --->   "%add_ln17_50 = add i32 %mul_ln17_185, i32 %mul_ln17_144" [../mat_mult.cpp:17]   --->   Operation 841 'add' 'add_ln17_50' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 842 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_51 = add i32 %add_ln17_50, i32 %add_ln17_49" [../mat_mult.cpp:17]   --->   Operation 842 'add' 'add_ln17_51' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 5.29>
ST_30 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 58" [../mat_mult.cpp:10]   --->   Operation 843 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_58_cast = zext i16 %tmp_57" [../mat_mult.cpp:10]   --->   Operation 844 'zext' 'tmp_58_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 845 [1/1] (0.00ns)   --->   "%A_addr_58 = getelementptr i32 %A, i64 0, i64 %tmp_58_cast" [../mat_mult.cpp:10]   --->   Operation 845 'getelementptr' 'A_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 59" [../mat_mult.cpp:10]   --->   Operation 846 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_59_cast = zext i16 %tmp_58" [../mat_mult.cpp:10]   --->   Operation 847 'zext' 'tmp_59_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 848 [1/1] (0.00ns)   --->   "%A_addr_59 = getelementptr i32 %A, i64 0, i64 %tmp_59_cast" [../mat_mult.cpp:10]   --->   Operation 848 'getelementptr' 'A_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 849 [1/2] (1.24ns)   --->   "%temp_a_56 = load i16 %A_addr_56" [../mat_mult.cpp:10]   --->   Operation 849 'load' 'temp_a_56' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_30 : Operation 850 [1/2] (1.24ns)   --->   "%temp_a_57 = load i16 %A_addr_57" [../mat_mult.cpp:10]   --->   Operation 850 'load' 'temp_a_57' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_30 : Operation 851 [2/2] (1.24ns)   --->   "%temp_a_58 = load i16 %A_addr_58" [../mat_mult.cpp:10]   --->   Operation 851 'load' 'temp_a_58' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_30 : Operation 852 [2/2] (1.24ns)   --->   "%temp_a_59 = load i16 %A_addr_59" [../mat_mult.cpp:10]   --->   Operation 852 'load' 'temp_a_59' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_30 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln16_21 = sext i12 %tmp_260_cast" [../mat_mult.cpp:16]   --->   Operation 853 'sext' 'sext_ln16_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln16_64 = zext i14 %sext_ln16_21" [../mat_mult.cpp:16]   --->   Operation 854 'zext' 'zext_ln16_64' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 855 [1/1] (0.00ns)   --->   "%B_addr_58 = getelementptr i32 %B, i64 0, i64 %zext_ln16_64" [../mat_mult.cpp:16]   --->   Operation 855 'getelementptr' 'B_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln16_22 = sext i12 %add_ln16_5" [../mat_mult.cpp:16]   --->   Operation 856 'sext' 'sext_ln16_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln16_65 = zext i14 %sext_ln16_22" [../mat_mult.cpp:16]   --->   Operation 857 'zext' 'zext_ln16_65' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 858 [1/1] (0.00ns)   --->   "%B_addr_59 = getelementptr i32 %B, i64 0, i64 %zext_ln16_65" [../mat_mult.cpp:16]   --->   Operation 858 'getelementptr' 'B_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 859 [1/2] (1.24ns)   --->   "%temp_b_56 = load i16 %B_addr_56" [../mat_mult.cpp:16]   --->   Operation 859 'load' 'temp_b_56' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_30 : Operation 860 [1/2] (1.24ns)   --->   "%temp_b_57 = load i16 %B_addr_57" [../mat_mult.cpp:16]   --->   Operation 860 'load' 'temp_b_57' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_30 : Operation 861 [2/2] (1.24ns)   --->   "%temp_b_58 = load i16 %B_addr_58" [../mat_mult.cpp:16]   --->   Operation 861 'load' 'temp_b_58' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_30 : Operation 862 [2/2] (1.24ns)   --->   "%temp_b_59 = load i16 %B_addr_59" [../mat_mult.cpp:16]   --->   Operation 862 'load' 'temp_b_59' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_30 : Operation 863 [1/1] (3.17ns)   --->   "%mul_ln17_67 = mul i32 %temp_b_57, i32 %temp_a_57" [../mat_mult.cpp:17]   --->   Operation 863 'mul' 'mul_ln17_67' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 864 [1/1] (3.17ns)   --->   "%mul_ln17_114 = mul i32 %temp_b_56, i32 %temp_a_56" [../mat_mult.cpp:17]   --->   Operation 864 'mul' 'mul_ln17_114' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 865 [1/1] (0.88ns)   --->   "%add_ln17_53 = add i32 %mul_ln17_114, i32 %mul_ln17_67" [../mat_mult.cpp:17]   --->   Operation 865 'add' 'add_ln17_53' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.29>
ST_31 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 60" [../mat_mult.cpp:10]   --->   Operation 866 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_60_cast = zext i16 %tmp_59" [../mat_mult.cpp:10]   --->   Operation 867 'zext' 'tmp_60_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 868 [1/1] (0.00ns)   --->   "%A_addr_60 = getelementptr i32 %A, i64 0, i64 %tmp_60_cast" [../mat_mult.cpp:10]   --->   Operation 868 'getelementptr' 'A_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 61" [../mat_mult.cpp:10]   --->   Operation 869 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_61_cast = zext i16 %tmp_60" [../mat_mult.cpp:10]   --->   Operation 870 'zext' 'tmp_61_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 871 [1/1] (0.00ns)   --->   "%A_addr_61 = getelementptr i32 %A, i64 0, i64 %tmp_61_cast" [../mat_mult.cpp:10]   --->   Operation 871 'getelementptr' 'A_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 872 [1/2] (1.24ns)   --->   "%temp_a_58 = load i16 %A_addr_58" [../mat_mult.cpp:10]   --->   Operation 872 'load' 'temp_a_58' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_31 : Operation 873 [1/2] (1.24ns)   --->   "%temp_a_59 = load i16 %A_addr_59" [../mat_mult.cpp:10]   --->   Operation 873 'load' 'temp_a_59' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_31 : Operation 874 [2/2] (1.24ns)   --->   "%temp_a_60 = load i16 %A_addr_60" [../mat_mult.cpp:10]   --->   Operation 874 'load' 'temp_a_60' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_31 : Operation 875 [2/2] (1.24ns)   --->   "%temp_a_61 = load i16 %A_addr_61" [../mat_mult.cpp:10]   --->   Operation 875 'load' 'temp_a_61' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_31 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln16_23 = sext i11 %tmp_257_cast" [../mat_mult.cpp:16]   --->   Operation 876 'sext' 'sext_ln16_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln16_66 = zext i14 %sext_ln16_23" [../mat_mult.cpp:16]   --->   Operation 877 'zext' 'zext_ln16_66' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 878 [1/1] (0.00ns)   --->   "%B_addr_60 = getelementptr i32 %B, i64 0, i64 %zext_ln16_66" [../mat_mult.cpp:16]   --->   Operation 878 'getelementptr' 'B_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln16_24 = sext i11 %add_ln16_2" [../mat_mult.cpp:16]   --->   Operation 879 'sext' 'sext_ln16_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln16_67 = zext i14 %sext_ln16_24" [../mat_mult.cpp:16]   --->   Operation 880 'zext' 'zext_ln16_67' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 881 [1/1] (0.00ns)   --->   "%B_addr_61 = getelementptr i32 %B, i64 0, i64 %zext_ln16_67" [../mat_mult.cpp:16]   --->   Operation 881 'getelementptr' 'B_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 882 [1/2] (1.24ns)   --->   "%temp_b_58 = load i16 %B_addr_58" [../mat_mult.cpp:16]   --->   Operation 882 'load' 'temp_b_58' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_31 : Operation 883 [1/2] (1.24ns)   --->   "%temp_b_59 = load i16 %B_addr_59" [../mat_mult.cpp:16]   --->   Operation 883 'load' 'temp_b_59' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_31 : Operation 884 [2/2] (1.24ns)   --->   "%temp_b_60 = load i16 %B_addr_60" [../mat_mult.cpp:16]   --->   Operation 884 'load' 'temp_b_60' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_31 : Operation 885 [2/2] (1.24ns)   --->   "%temp_b_61 = load i16 %B_addr_61" [../mat_mult.cpp:16]   --->   Operation 885 'load' 'temp_b_61' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_31 : Operation 886 [1/1] (3.17ns)   --->   "%mul_ln17_15 = mul i32 %temp_b_59, i32 %temp_a_59" [../mat_mult.cpp:17]   --->   Operation 886 'mul' 'mul_ln17_15' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 887 [1/1] (3.17ns)   --->   "%mul_ln17_42 = mul i32 %temp_b_58, i32 %temp_a_58" [../mat_mult.cpp:17]   --->   Operation 887 'mul' 'mul_ln17_42' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 888 [1/1] (0.88ns)   --->   "%add_ln17_54 = add i32 %mul_ln17_42, i32 %mul_ln17_15" [../mat_mult.cpp:17]   --->   Operation 888 'add' 'add_ln17_54' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.41>
ST_32 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 62" [../mat_mult.cpp:10]   --->   Operation 889 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i16 %tmp_61" [../mat_mult.cpp:10]   --->   Operation 890 'zext' 'tmp_62_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 891 [1/1] (0.00ns)   --->   "%A_addr_62 = getelementptr i32 %A, i64 0, i64 %tmp_62_cast" [../mat_mult.cpp:10]   --->   Operation 891 'getelementptr' 'A_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 63" [../mat_mult.cpp:10]   --->   Operation 892 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i16 %tmp_62" [../mat_mult.cpp:10]   --->   Operation 893 'zext' 'tmp_63_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 894 [1/1] (0.00ns)   --->   "%A_addr_63 = getelementptr i32 %A, i64 0, i64 %tmp_63_cast" [../mat_mult.cpp:10]   --->   Operation 894 'getelementptr' 'A_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 895 [1/2] (1.24ns)   --->   "%temp_a_60 = load i16 %A_addr_60" [../mat_mult.cpp:10]   --->   Operation 895 'load' 'temp_a_60' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_32 : Operation 896 [1/2] (1.24ns)   --->   "%temp_a_61 = load i16 %A_addr_61" [../mat_mult.cpp:10]   --->   Operation 896 'load' 'temp_a_61' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_32 : Operation 897 [2/2] (1.24ns)   --->   "%temp_a_62 = load i16 %A_addr_62" [../mat_mult.cpp:10]   --->   Operation 897 'load' 'temp_a_62' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_32 : Operation 898 [2/2] (1.24ns)   --->   "%temp_a_63 = load i16 %A_addr_63" [../mat_mult.cpp:10]   --->   Operation 898 'load' 'temp_a_63' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_32 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 899 'zext' 'zext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln16_25 = sext i10 %tmp_256_cast" [../mat_mult.cpp:16]   --->   Operation 900 'sext' 'sext_ln16_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln16_68 = zext i14 %sext_ln16_25" [../mat_mult.cpp:16]   --->   Operation 901 'zext' 'zext_ln16_68' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 902 [1/1] (0.00ns)   --->   "%B_addr_62 = getelementptr i32 %B, i64 0, i64 %zext_ln16_68" [../mat_mult.cpp:16]   --->   Operation 902 'getelementptr' 'B_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 903 [1/1] (0.77ns)   --->   "%add_ln16_20 = add i15 %zext_ln16_5, i15 16128" [../mat_mult.cpp:16]   --->   Operation 903 'add' 'add_ln16_20' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln16_69 = zext i15 %add_ln16_20" [../mat_mult.cpp:16]   --->   Operation 904 'zext' 'zext_ln16_69' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 905 [1/1] (0.00ns)   --->   "%B_addr_63 = getelementptr i32 %B, i64 0, i64 %zext_ln16_69" [../mat_mult.cpp:16]   --->   Operation 905 'getelementptr' 'B_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 906 [1/2] (1.24ns)   --->   "%temp_b_60 = load i16 %B_addr_60" [../mat_mult.cpp:16]   --->   Operation 906 'load' 'temp_b_60' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_32 : Operation 907 [1/2] (1.24ns)   --->   "%temp_b_61 = load i16 %B_addr_61" [../mat_mult.cpp:16]   --->   Operation 907 'load' 'temp_b_61' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_32 : Operation 908 [2/2] (1.24ns)   --->   "%temp_b_62 = load i16 %B_addr_62" [../mat_mult.cpp:16]   --->   Operation 908 'load' 'temp_b_62' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_32 : Operation 909 [2/2] (1.24ns)   --->   "%temp_b_63 = load i16 %B_addr_63" [../mat_mult.cpp:16]   --->   Operation 909 'load' 'temp_b_63' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_32 : Operation 910 [1/1] (3.17ns)   --->   "%mul_ln17_243 = mul i32 %temp_b_61, i32 %temp_a_61" [../mat_mult.cpp:17]   --->   Operation 910 'mul' 'mul_ln17_243' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 911 [1/1] (3.17ns)   --->   "%mul_ln17_255 = mul i32 %temp_b_60, i32 %temp_a_60" [../mat_mult.cpp:17]   --->   Operation 911 'mul' 'mul_ln17_255' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.76>
ST_33 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 64" [../mat_mult.cpp:10]   --->   Operation 912 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i16 %tmp_63" [../mat_mult.cpp:10]   --->   Operation 913 'zext' 'tmp_64_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 914 [1/1] (0.00ns)   --->   "%A_addr_64 = getelementptr i32 %A, i64 0, i64 %tmp_64_cast" [../mat_mult.cpp:10]   --->   Operation 914 'getelementptr' 'A_addr_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 65" [../mat_mult.cpp:10]   --->   Operation 915 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_65_cast = zext i16 %tmp_64" [../mat_mult.cpp:10]   --->   Operation 916 'zext' 'tmp_65_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 917 [1/1] (0.00ns)   --->   "%A_addr_65 = getelementptr i32 %A, i64 0, i64 %tmp_65_cast" [../mat_mult.cpp:10]   --->   Operation 917 'getelementptr' 'A_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 918 [1/2] (1.24ns)   --->   "%temp_a_62 = load i16 %A_addr_62" [../mat_mult.cpp:10]   --->   Operation 918 'load' 'temp_a_62' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_33 : Operation 919 [1/2] (1.24ns)   --->   "%temp_a_63 = load i16 %A_addr_63" [../mat_mult.cpp:10]   --->   Operation 919 'load' 'temp_a_63' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_33 : Operation 920 [2/2] (1.24ns)   --->   "%temp_a_64 = load i16 %A_addr_64" [../mat_mult.cpp:10]   --->   Operation 920 'load' 'temp_a_64' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_33 : Operation 921 [2/2] (1.24ns)   --->   "%temp_a_65 = load i16 %A_addr_65" [../mat_mult.cpp:10]   --->   Operation 921 'load' 'temp_a_65' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_33 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_287_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i1.i14, i1 1, i14 %zext_ln16_4" [../mat_mult.cpp:16]   --->   Operation 922 'bitconcatenate' 'tmp_287_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln16_70 = zext i15 %tmp_287_cast" [../mat_mult.cpp:16]   --->   Operation 923 'zext' 'zext_ln16_70' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 924 [1/1] (0.00ns)   --->   "%B_addr_64 = getelementptr i32 %B, i64 0, i64 %zext_ln16_70" [../mat_mult.cpp:16]   --->   Operation 924 'getelementptr' 'B_addr_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 925 [1/1] (0.77ns)   --->   "%add_ln16_21 = add i15 %zext_ln16_5, i15 16640" [../mat_mult.cpp:16]   --->   Operation 925 'add' 'add_ln16_21' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln16_71 = zext i15 %add_ln16_21" [../mat_mult.cpp:16]   --->   Operation 926 'zext' 'zext_ln16_71' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 927 [1/1] (0.00ns)   --->   "%B_addr_65 = getelementptr i32 %B, i64 0, i64 %zext_ln16_71" [../mat_mult.cpp:16]   --->   Operation 927 'getelementptr' 'B_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 928 [1/2] (1.24ns)   --->   "%temp_b_62 = load i16 %B_addr_62" [../mat_mult.cpp:16]   --->   Operation 928 'load' 'temp_b_62' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_33 : Operation 929 [1/2] (1.24ns)   --->   "%temp_b_63 = load i16 %B_addr_63" [../mat_mult.cpp:16]   --->   Operation 929 'load' 'temp_b_63' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_33 : Operation 930 [2/2] (1.24ns)   --->   "%temp_b_64 = load i16 %B_addr_64" [../mat_mult.cpp:16]   --->   Operation 930 'load' 'temp_b_64' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_33 : Operation 931 [2/2] (1.24ns)   --->   "%temp_b_65 = load i16 %B_addr_65" [../mat_mult.cpp:16]   --->   Operation 931 'load' 'temp_b_65' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_33 : Operation 932 [1/1] (3.17ns)   --->   "%mul_ln17_222 = mul i32 %temp_b_63, i32 %temp_a_63" [../mat_mult.cpp:17]   --->   Operation 932 'mul' 'mul_ln17_222' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 933 [1/1] (3.17ns)   --->   "%mul_ln17_231 = mul i32 %temp_b_62, i32 %temp_a_62" [../mat_mult.cpp:17]   --->   Operation 933 'mul' 'mul_ln17_231' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_55 = add i32 %add_ln17_54, i32 %add_ln17_53" [../mat_mult.cpp:17]   --->   Operation 934 'add' 'add_ln17_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_56 = add i32 %mul_ln17_255, i32 %mul_ln17_243" [../mat_mult.cpp:17]   --->   Operation 935 'add' 'add_ln17_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 936 [1/1] (0.88ns)   --->   "%add_ln17_57 = add i32 %mul_ln17_231, i32 %mul_ln17_222" [../mat_mult.cpp:17]   --->   Operation 936 'add' 'add_ln17_57' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 937 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_58 = add i32 %add_ln17_57, i32 %add_ln17_56" [../mat_mult.cpp:17]   --->   Operation 937 'add' 'add_ln17_58' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 938 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_59 = add i32 %add_ln17_58, i32 %add_ln17_55" [../mat_mult.cpp:17]   --->   Operation 938 'add' 'add_ln17_59' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 4.41>
ST_34 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 66" [../mat_mult.cpp:10]   --->   Operation 939 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_66_cast = zext i16 %tmp_65" [../mat_mult.cpp:10]   --->   Operation 940 'zext' 'tmp_66_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 941 [1/1] (0.00ns)   --->   "%A_addr_66 = getelementptr i32 %A, i64 0, i64 %tmp_66_cast" [../mat_mult.cpp:10]   --->   Operation 941 'getelementptr' 'A_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 67" [../mat_mult.cpp:10]   --->   Operation 942 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_67_cast = zext i16 %tmp_66" [../mat_mult.cpp:10]   --->   Operation 943 'zext' 'tmp_67_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 944 [1/1] (0.00ns)   --->   "%A_addr_67 = getelementptr i32 %A, i64 0, i64 %tmp_67_cast" [../mat_mult.cpp:10]   --->   Operation 944 'getelementptr' 'A_addr_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 945 [1/2] (1.24ns)   --->   "%temp_a_64 = load i16 %A_addr_64" [../mat_mult.cpp:10]   --->   Operation 945 'load' 'temp_a_64' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_34 : Operation 946 [1/2] (1.24ns)   --->   "%temp_a_65 = load i16 %A_addr_65" [../mat_mult.cpp:10]   --->   Operation 946 'load' 'temp_a_65' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_34 : Operation 947 [2/2] (1.24ns)   --->   "%temp_a_66 = load i16 %A_addr_66" [../mat_mult.cpp:10]   --->   Operation 947 'load' 'temp_a_66' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_34 : Operation 948 [2/2] (1.24ns)   --->   "%temp_a_67 = load i16 %A_addr_67" [../mat_mult.cpp:10]   --->   Operation 948 'load' 'temp_a_67' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_34 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_288_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 33, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 949 'bitconcatenate' 'tmp_288_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln16_72 = zext i15 %tmp_288_cast" [../mat_mult.cpp:16]   --->   Operation 950 'zext' 'zext_ln16_72' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 951 [1/1] (0.00ns)   --->   "%B_addr_66 = getelementptr i32 %B, i64 0, i64 %zext_ln16_72" [../mat_mult.cpp:16]   --->   Operation 951 'getelementptr' 'B_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 952 [1/1] (0.77ns)   --->   "%add_ln16_22 = add i15 %zext_ln16_5, i15 17152" [../mat_mult.cpp:16]   --->   Operation 952 'add' 'add_ln16_22' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln16_73 = zext i15 %add_ln16_22" [../mat_mult.cpp:16]   --->   Operation 953 'zext' 'zext_ln16_73' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 954 [1/1] (0.00ns)   --->   "%B_addr_67 = getelementptr i32 %B, i64 0, i64 %zext_ln16_73" [../mat_mult.cpp:16]   --->   Operation 954 'getelementptr' 'B_addr_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 955 [1/2] (1.24ns)   --->   "%temp_b_64 = load i16 %B_addr_64" [../mat_mult.cpp:16]   --->   Operation 955 'load' 'temp_b_64' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_34 : Operation 956 [1/2] (1.24ns)   --->   "%temp_b_65 = load i16 %B_addr_65" [../mat_mult.cpp:16]   --->   Operation 956 'load' 'temp_b_65' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_34 : Operation 957 [2/2] (1.24ns)   --->   "%temp_b_66 = load i16 %B_addr_66" [../mat_mult.cpp:16]   --->   Operation 957 'load' 'temp_b_66' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_34 : Operation 958 [2/2] (1.24ns)   --->   "%temp_b_67 = load i16 %B_addr_67" [../mat_mult.cpp:16]   --->   Operation 958 'load' 'temp_b_67' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_34 : Operation 959 [1/1] (3.17ns)   --->   "%mul_ln17_215 = mul i32 %temp_b_64, i32 %temp_a_64" [../mat_mult.cpp:17]   --->   Operation 959 'mul' 'mul_ln17_215' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 960 [1/1] (3.17ns)   --->   "%mul_ln17_224 = mul i32 %temp_b_65, i32 %temp_a_65" [../mat_mult.cpp:17]   --->   Operation 960 'mul' 'mul_ln17_224' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_30 = add i32 %add_ln17_29, i32 %add_ln17_14" [../mat_mult.cpp:17]   --->   Operation 961 'add' 'add_ln17_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_45 = add i32 %add_ln17_44, i32 %add_ln17_37" [../mat_mult.cpp:17]   --->   Operation 962 'add' 'add_ln17_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_52 = add i32 %add_ln17_51, i32 %add_ln17_48" [../mat_mult.cpp:17]   --->   Operation 963 'add' 'add_ln17_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 964 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_60 = add i32 %add_ln17_59, i32 %add_ln17_52" [../mat_mult.cpp:17]   --->   Operation 964 'add' 'add_ln17_60' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 965 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_61 = add i32 %add_ln17_60, i32 %add_ln17_45" [../mat_mult.cpp:17]   --->   Operation 965 'add' 'add_ln17_61' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 966 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_62 = add i32 %add_ln17_61, i32 %add_ln17_30" [../mat_mult.cpp:17]   --->   Operation 966 'add' 'add_ln17_62' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 6.02>
ST_35 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 68" [../mat_mult.cpp:10]   --->   Operation 967 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_68_cast = zext i16 %tmp_67" [../mat_mult.cpp:10]   --->   Operation 968 'zext' 'tmp_68_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 969 [1/1] (0.00ns)   --->   "%A_addr_68 = getelementptr i32 %A, i64 0, i64 %tmp_68_cast" [../mat_mult.cpp:10]   --->   Operation 969 'getelementptr' 'A_addr_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 69" [../mat_mult.cpp:10]   --->   Operation 970 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i16 %tmp_68" [../mat_mult.cpp:10]   --->   Operation 971 'zext' 'tmp_69_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 972 [1/1] (0.00ns)   --->   "%A_addr_69 = getelementptr i32 %A, i64 0, i64 %tmp_69_cast" [../mat_mult.cpp:10]   --->   Operation 972 'getelementptr' 'A_addr_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 973 [1/2] (1.24ns)   --->   "%temp_a_66 = load i16 %A_addr_66" [../mat_mult.cpp:10]   --->   Operation 973 'load' 'temp_a_66' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 974 [1/2] (1.24ns)   --->   "%temp_a_67 = load i16 %A_addr_67" [../mat_mult.cpp:10]   --->   Operation 974 'load' 'temp_a_67' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 975 [2/2] (1.24ns)   --->   "%temp_a_68 = load i16 %A_addr_68" [../mat_mult.cpp:10]   --->   Operation 975 'load' 'temp_a_68' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 976 [2/2] (1.24ns)   --->   "%temp_a_69 = load i16 %A_addr_69" [../mat_mult.cpp:10]   --->   Operation 976 'load' 'temp_a_69' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_289_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 17, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 977 'bitconcatenate' 'tmp_289_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln16_74 = zext i15 %tmp_289_cast" [../mat_mult.cpp:16]   --->   Operation 978 'zext' 'zext_ln16_74' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 979 [1/1] (0.00ns)   --->   "%B_addr_68 = getelementptr i32 %B, i64 0, i64 %zext_ln16_74" [../mat_mult.cpp:16]   --->   Operation 979 'getelementptr' 'B_addr_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 980 [1/1] (0.77ns)   --->   "%add_ln16_23 = add i15 %zext_ln16_5, i15 17664" [../mat_mult.cpp:16]   --->   Operation 980 'add' 'add_ln16_23' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln16_75 = zext i15 %add_ln16_23" [../mat_mult.cpp:16]   --->   Operation 981 'zext' 'zext_ln16_75' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 982 [1/1] (0.00ns)   --->   "%B_addr_69 = getelementptr i32 %B, i64 0, i64 %zext_ln16_75" [../mat_mult.cpp:16]   --->   Operation 982 'getelementptr' 'B_addr_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 983 [1/2] (1.24ns)   --->   "%temp_b_66 = load i16 %B_addr_66" [../mat_mult.cpp:16]   --->   Operation 983 'load' 'temp_b_66' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 984 [1/2] (1.24ns)   --->   "%temp_b_67 = load i16 %B_addr_67" [../mat_mult.cpp:16]   --->   Operation 984 'load' 'temp_b_67' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 985 [2/2] (1.24ns)   --->   "%temp_b_68 = load i16 %B_addr_68" [../mat_mult.cpp:16]   --->   Operation 985 'load' 'temp_b_68' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 986 [2/2] (1.24ns)   --->   "%temp_b_69 = load i16 %B_addr_69" [../mat_mult.cpp:16]   --->   Operation 986 'load' 'temp_b_69' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 987 [1/1] (3.17ns)   --->   "%mul_ln17_236 = mul i32 %temp_b_66, i32 %temp_a_66" [../mat_mult.cpp:17]   --->   Operation 987 'mul' 'mul_ln17_236' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 988 [1/1] (3.17ns)   --->   "%mul_ln17_253 = mul i32 %temp_b_67, i32 %temp_a_67" [../mat_mult.cpp:17]   --->   Operation 988 'mul' 'mul_ln17_253' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_63 = add i32 %mul_ln17_215, i32 %mul_ln17_224" [../mat_mult.cpp:17]   --->   Operation 989 'add' 'add_ln17_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 990 [1/1] (0.88ns)   --->   "%add_ln17_64 = add i32 %mul_ln17_236, i32 %mul_ln17_253" [../mat_mult.cpp:17]   --->   Operation 990 'add' 'add_ln17_64' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 991 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_65 = add i32 %add_ln17_64, i32 %add_ln17_63" [../mat_mult.cpp:17]   --->   Operation 991 'add' 'add_ln17_65' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 4.41>
ST_36 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 70" [../mat_mult.cpp:10]   --->   Operation 992 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i16 %tmp_69" [../mat_mult.cpp:10]   --->   Operation 993 'zext' 'tmp_70_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 994 [1/1] (0.00ns)   --->   "%A_addr_70 = getelementptr i32 %A, i64 0, i64 %tmp_70_cast" [../mat_mult.cpp:10]   --->   Operation 994 'getelementptr' 'A_addr_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 71" [../mat_mult.cpp:10]   --->   Operation 995 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i16 %tmp_70" [../mat_mult.cpp:10]   --->   Operation 996 'zext' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 997 [1/1] (0.00ns)   --->   "%A_addr_71 = getelementptr i32 %A, i64 0, i64 %tmp_71_cast" [../mat_mult.cpp:10]   --->   Operation 997 'getelementptr' 'A_addr_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 998 [1/2] (1.24ns)   --->   "%temp_a_68 = load i16 %A_addr_68" [../mat_mult.cpp:10]   --->   Operation 998 'load' 'temp_a_68' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_36 : Operation 999 [1/2] (1.24ns)   --->   "%temp_a_69 = load i16 %A_addr_69" [../mat_mult.cpp:10]   --->   Operation 999 'load' 'temp_a_69' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_36 : Operation 1000 [2/2] (1.24ns)   --->   "%temp_a_70 = load i16 %A_addr_70" [../mat_mult.cpp:10]   --->   Operation 1000 'load' 'temp_a_70' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_36 : Operation 1001 [2/2] (1.24ns)   --->   "%temp_a_71 = load i16 %A_addr_71" [../mat_mult.cpp:10]   --->   Operation 1001 'load' 'temp_a_71' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_36 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_290_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 35, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1002 'bitconcatenate' 'tmp_290_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln16_76 = zext i15 %tmp_290_cast" [../mat_mult.cpp:16]   --->   Operation 1003 'zext' 'zext_ln16_76' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1004 [1/1] (0.00ns)   --->   "%B_addr_70 = getelementptr i32 %B, i64 0, i64 %zext_ln16_76" [../mat_mult.cpp:16]   --->   Operation 1004 'getelementptr' 'B_addr_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1005 [1/1] (0.77ns)   --->   "%add_ln16_24 = add i15 %zext_ln16_5, i15 18176" [../mat_mult.cpp:16]   --->   Operation 1005 'add' 'add_ln16_24' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln16_77 = zext i15 %add_ln16_24" [../mat_mult.cpp:16]   --->   Operation 1006 'zext' 'zext_ln16_77' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1007 [1/1] (0.00ns)   --->   "%B_addr_71 = getelementptr i32 %B, i64 0, i64 %zext_ln16_77" [../mat_mult.cpp:16]   --->   Operation 1007 'getelementptr' 'B_addr_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1008 [1/2] (1.24ns)   --->   "%temp_b_68 = load i16 %B_addr_68" [../mat_mult.cpp:16]   --->   Operation 1008 'load' 'temp_b_68' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_36 : Operation 1009 [1/2] (1.24ns)   --->   "%temp_b_69 = load i16 %B_addr_69" [../mat_mult.cpp:16]   --->   Operation 1009 'load' 'temp_b_69' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_36 : Operation 1010 [2/2] (1.24ns)   --->   "%temp_b_70 = load i16 %B_addr_70" [../mat_mult.cpp:16]   --->   Operation 1010 'load' 'temp_b_70' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_36 : Operation 1011 [2/2] (1.24ns)   --->   "%temp_b_71 = load i16 %B_addr_71" [../mat_mult.cpp:16]   --->   Operation 1011 'load' 'temp_b_71' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_36 : Operation 1012 [1/1] (3.17ns)   --->   "%mul_ln17_24 = mul i32 %temp_b_68, i32 %temp_a_68" [../mat_mult.cpp:17]   --->   Operation 1012 'mul' 'mul_ln17_24' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1013 [1/1] (3.17ns)   --->   "%mul_ln17_59 = mul i32 %temp_b_69, i32 %temp_a_69" [../mat_mult.cpp:17]   --->   Operation 1013 'mul' 'mul_ln17_59' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.02>
ST_37 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 72" [../mat_mult.cpp:10]   --->   Operation 1014 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_72_cast = zext i16 %tmp_71" [../mat_mult.cpp:10]   --->   Operation 1015 'zext' 'tmp_72_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1016 [1/1] (0.00ns)   --->   "%A_addr_72 = getelementptr i32 %A, i64 0, i64 %tmp_72_cast" [../mat_mult.cpp:10]   --->   Operation 1016 'getelementptr' 'A_addr_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 73" [../mat_mult.cpp:10]   --->   Operation 1017 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i16 %tmp_72" [../mat_mult.cpp:10]   --->   Operation 1018 'zext' 'tmp_73_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1019 [1/1] (0.00ns)   --->   "%A_addr_73 = getelementptr i32 %A, i64 0, i64 %tmp_73_cast" [../mat_mult.cpp:10]   --->   Operation 1019 'getelementptr' 'A_addr_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1020 [1/2] (1.24ns)   --->   "%temp_a_70 = load i16 %A_addr_70" [../mat_mult.cpp:10]   --->   Operation 1020 'load' 'temp_a_70' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_37 : Operation 1021 [1/2] (1.24ns)   --->   "%temp_a_71 = load i16 %A_addr_71" [../mat_mult.cpp:10]   --->   Operation 1021 'load' 'temp_a_71' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_37 : Operation 1022 [2/2] (1.24ns)   --->   "%temp_a_72 = load i16 %A_addr_72" [../mat_mult.cpp:10]   --->   Operation 1022 'load' 'temp_a_72' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_37 : Operation 1023 [2/2] (1.24ns)   --->   "%temp_a_73 = load i16 %A_addr_73" [../mat_mult.cpp:10]   --->   Operation 1023 'load' 'temp_a_73' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_37 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_291_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i4.i11, i4 9, i11 %zext_ln16_1" [../mat_mult.cpp:16]   --->   Operation 1024 'bitconcatenate' 'tmp_291_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln16_78 = zext i15 %tmp_291_cast" [../mat_mult.cpp:16]   --->   Operation 1025 'zext' 'zext_ln16_78' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1026 [1/1] (0.00ns)   --->   "%B_addr_72 = getelementptr i32 %B, i64 0, i64 %zext_ln16_78" [../mat_mult.cpp:16]   --->   Operation 1026 'getelementptr' 'B_addr_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1027 [1/1] (0.77ns)   --->   "%add_ln16_25 = add i15 %zext_ln16_5, i15 18688" [../mat_mult.cpp:16]   --->   Operation 1027 'add' 'add_ln16_25' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln16_79 = zext i15 %add_ln16_25" [../mat_mult.cpp:16]   --->   Operation 1028 'zext' 'zext_ln16_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1029 [1/1] (0.00ns)   --->   "%B_addr_73 = getelementptr i32 %B, i64 0, i64 %zext_ln16_79" [../mat_mult.cpp:16]   --->   Operation 1029 'getelementptr' 'B_addr_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1030 [1/2] (1.24ns)   --->   "%temp_b_70 = load i16 %B_addr_70" [../mat_mult.cpp:16]   --->   Operation 1030 'load' 'temp_b_70' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_37 : Operation 1031 [1/2] (1.24ns)   --->   "%temp_b_71 = load i16 %B_addr_71" [../mat_mult.cpp:16]   --->   Operation 1031 'load' 'temp_b_71' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_37 : Operation 1032 [2/2] (1.24ns)   --->   "%temp_b_72 = load i16 %B_addr_72" [../mat_mult.cpp:16]   --->   Operation 1032 'load' 'temp_b_72' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_37 : Operation 1033 [2/2] (1.24ns)   --->   "%temp_b_73 = load i16 %B_addr_73" [../mat_mult.cpp:16]   --->   Operation 1033 'load' 'temp_b_73' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_37 : Operation 1034 [1/1] (3.17ns)   --->   "%mul_ln17_117 = mul i32 %temp_b_70, i32 %temp_a_70" [../mat_mult.cpp:17]   --->   Operation 1034 'mul' 'mul_ln17_117' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1035 [1/1] (3.17ns)   --->   "%mul_ln17_153 = mul i32 %temp_b_71, i32 %temp_a_71" [../mat_mult.cpp:17]   --->   Operation 1035 'mul' 'mul_ln17_153' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_66 = add i32 %mul_ln17_24, i32 %mul_ln17_59" [../mat_mult.cpp:17]   --->   Operation 1036 'add' 'add_ln17_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1037 [1/1] (0.88ns)   --->   "%add_ln17_67 = add i32 %mul_ln17_117, i32 %mul_ln17_153" [../mat_mult.cpp:17]   --->   Operation 1037 'add' 'add_ln17_67' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1038 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_68 = add i32 %add_ln17_67, i32 %add_ln17_66" [../mat_mult.cpp:17]   --->   Operation 1038 'add' 'add_ln17_68' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 5.29>
ST_38 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 74" [../mat_mult.cpp:10]   --->   Operation 1039 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_74_cast = zext i16 %tmp_73" [../mat_mult.cpp:10]   --->   Operation 1040 'zext' 'tmp_74_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1041 [1/1] (0.00ns)   --->   "%A_addr_74 = getelementptr i32 %A, i64 0, i64 %tmp_74_cast" [../mat_mult.cpp:10]   --->   Operation 1041 'getelementptr' 'A_addr_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 75" [../mat_mult.cpp:10]   --->   Operation 1042 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_75_cast = zext i16 %tmp_74" [../mat_mult.cpp:10]   --->   Operation 1043 'zext' 'tmp_75_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1044 [1/1] (0.00ns)   --->   "%A_addr_75 = getelementptr i32 %A, i64 0, i64 %tmp_75_cast" [../mat_mult.cpp:10]   --->   Operation 1044 'getelementptr' 'A_addr_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1045 [1/2] (1.24ns)   --->   "%temp_a_72 = load i16 %A_addr_72" [../mat_mult.cpp:10]   --->   Operation 1045 'load' 'temp_a_72' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_38 : Operation 1046 [1/2] (1.24ns)   --->   "%temp_a_73 = load i16 %A_addr_73" [../mat_mult.cpp:10]   --->   Operation 1046 'load' 'temp_a_73' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_38 : Operation 1047 [2/2] (1.24ns)   --->   "%temp_a_74 = load i16 %A_addr_74" [../mat_mult.cpp:10]   --->   Operation 1047 'load' 'temp_a_74' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_38 : Operation 1048 [2/2] (1.24ns)   --->   "%temp_a_75 = load i16 %A_addr_75" [../mat_mult.cpp:10]   --->   Operation 1048 'load' 'temp_a_75' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_38 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_292_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 37, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1049 'bitconcatenate' 'tmp_292_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln16_80 = zext i15 %tmp_292_cast" [../mat_mult.cpp:16]   --->   Operation 1050 'zext' 'zext_ln16_80' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1051 [1/1] (0.00ns)   --->   "%B_addr_74 = getelementptr i32 %B, i64 0, i64 %zext_ln16_80" [../mat_mult.cpp:16]   --->   Operation 1051 'getelementptr' 'B_addr_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1052 [1/1] (0.77ns)   --->   "%add_ln16_26 = add i15 %zext_ln16_5, i15 19200" [../mat_mult.cpp:16]   --->   Operation 1052 'add' 'add_ln16_26' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln16_81 = zext i15 %add_ln16_26" [../mat_mult.cpp:16]   --->   Operation 1053 'zext' 'zext_ln16_81' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1054 [1/1] (0.00ns)   --->   "%B_addr_75 = getelementptr i32 %B, i64 0, i64 %zext_ln16_81" [../mat_mult.cpp:16]   --->   Operation 1054 'getelementptr' 'B_addr_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1055 [1/2] (1.24ns)   --->   "%temp_b_72 = load i16 %B_addr_72" [../mat_mult.cpp:16]   --->   Operation 1055 'load' 'temp_b_72' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_38 : Operation 1056 [1/2] (1.24ns)   --->   "%temp_b_73 = load i16 %B_addr_73" [../mat_mult.cpp:16]   --->   Operation 1056 'load' 'temp_b_73' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_38 : Operation 1057 [2/2] (1.24ns)   --->   "%temp_b_74 = load i16 %B_addr_74" [../mat_mult.cpp:16]   --->   Operation 1057 'load' 'temp_b_74' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_38 : Operation 1058 [2/2] (1.24ns)   --->   "%temp_b_75 = load i16 %B_addr_75" [../mat_mult.cpp:16]   --->   Operation 1058 'load' 'temp_b_75' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_38 : Operation 1059 [1/1] (3.17ns)   --->   "%mul_ln17_11 = mul i32 %temp_b_73, i32 %temp_a_73" [../mat_mult.cpp:17]   --->   Operation 1059 'mul' 'mul_ln17_11' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1060 [1/1] (3.17ns)   --->   "%mul_ln17_214 = mul i32 %temp_b_72, i32 %temp_a_72" [../mat_mult.cpp:17]   --->   Operation 1060 'mul' 'mul_ln17_214' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1061 [1/1] (0.88ns)   --->   "%add_ln17_70 = add i32 %mul_ln17_214, i32 %mul_ln17_11" [../mat_mult.cpp:17]   --->   Operation 1061 'add' 'add_ln17_70' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.29>
ST_39 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 76" [../mat_mult.cpp:10]   --->   Operation 1062 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_76_cast = zext i16 %tmp_75" [../mat_mult.cpp:10]   --->   Operation 1063 'zext' 'tmp_76_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1064 [1/1] (0.00ns)   --->   "%A_addr_76 = getelementptr i32 %A, i64 0, i64 %tmp_76_cast" [../mat_mult.cpp:10]   --->   Operation 1064 'getelementptr' 'A_addr_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 77" [../mat_mult.cpp:10]   --->   Operation 1065 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_77_cast = zext i16 %tmp_76" [../mat_mult.cpp:10]   --->   Operation 1066 'zext' 'tmp_77_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1067 [1/1] (0.00ns)   --->   "%A_addr_77 = getelementptr i32 %A, i64 0, i64 %tmp_77_cast" [../mat_mult.cpp:10]   --->   Operation 1067 'getelementptr' 'A_addr_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1068 [1/2] (1.24ns)   --->   "%temp_a_74 = load i16 %A_addr_74" [../mat_mult.cpp:10]   --->   Operation 1068 'load' 'temp_a_74' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_39 : Operation 1069 [1/2] (1.24ns)   --->   "%temp_a_75 = load i16 %A_addr_75" [../mat_mult.cpp:10]   --->   Operation 1069 'load' 'temp_a_75' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_39 : Operation 1070 [2/2] (1.24ns)   --->   "%temp_a_76 = load i16 %A_addr_76" [../mat_mult.cpp:10]   --->   Operation 1070 'load' 'temp_a_76' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_39 : Operation 1071 [2/2] (1.24ns)   --->   "%temp_a_77 = load i16 %A_addr_77" [../mat_mult.cpp:10]   --->   Operation 1071 'load' 'temp_a_77' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_39 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_293_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 19, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 1072 'bitconcatenate' 'tmp_293_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln16_82 = zext i15 %tmp_293_cast" [../mat_mult.cpp:16]   --->   Operation 1073 'zext' 'zext_ln16_82' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1074 [1/1] (0.00ns)   --->   "%B_addr_76 = getelementptr i32 %B, i64 0, i64 %zext_ln16_82" [../mat_mult.cpp:16]   --->   Operation 1074 'getelementptr' 'B_addr_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1075 [1/1] (0.77ns)   --->   "%add_ln16_27 = add i15 %zext_ln16_5, i15 19712" [../mat_mult.cpp:16]   --->   Operation 1075 'add' 'add_ln16_27' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln16_83 = zext i15 %add_ln16_27" [../mat_mult.cpp:16]   --->   Operation 1076 'zext' 'zext_ln16_83' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1077 [1/1] (0.00ns)   --->   "%B_addr_77 = getelementptr i32 %B, i64 0, i64 %zext_ln16_83" [../mat_mult.cpp:16]   --->   Operation 1077 'getelementptr' 'B_addr_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1078 [1/2] (1.24ns)   --->   "%temp_b_74 = load i16 %B_addr_74" [../mat_mult.cpp:16]   --->   Operation 1078 'load' 'temp_b_74' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_39 : Operation 1079 [1/2] (1.24ns)   --->   "%temp_b_75 = load i16 %B_addr_75" [../mat_mult.cpp:16]   --->   Operation 1079 'load' 'temp_b_75' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_39 : Operation 1080 [2/2] (1.24ns)   --->   "%temp_b_76 = load i16 %B_addr_76" [../mat_mult.cpp:16]   --->   Operation 1080 'load' 'temp_b_76' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_39 : Operation 1081 [2/2] (1.24ns)   --->   "%temp_b_77 = load i16 %B_addr_77" [../mat_mult.cpp:16]   --->   Operation 1081 'load' 'temp_b_77' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_39 : Operation 1082 [1/1] (3.17ns)   --->   "%mul_ln17_89 = mul i32 %temp_b_74, i32 %temp_a_74" [../mat_mult.cpp:17]   --->   Operation 1082 'mul' 'mul_ln17_89' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1083 [1/1] (3.17ns)   --->   "%mul_ln17_156 = mul i32 %temp_b_75, i32 %temp_a_75" [../mat_mult.cpp:17]   --->   Operation 1083 'mul' 'mul_ln17_156' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1084 [1/1] (0.88ns)   --->   "%add_ln17_71 = add i32 %mul_ln17_89, i32 %mul_ln17_156" [../mat_mult.cpp:17]   --->   Operation 1084 'add' 'add_ln17_71' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.41>
ST_40 : Operation 1085 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 78" [../mat_mult.cpp:10]   --->   Operation 1085 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_78_cast = zext i16 %tmp_77" [../mat_mult.cpp:10]   --->   Operation 1086 'zext' 'tmp_78_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1087 [1/1] (0.00ns)   --->   "%A_addr_78 = getelementptr i32 %A, i64 0, i64 %tmp_78_cast" [../mat_mult.cpp:10]   --->   Operation 1087 'getelementptr' 'A_addr_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 79" [../mat_mult.cpp:10]   --->   Operation 1088 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_79_cast = zext i16 %tmp_78" [../mat_mult.cpp:10]   --->   Operation 1089 'zext' 'tmp_79_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1090 [1/1] (0.00ns)   --->   "%A_addr_79 = getelementptr i32 %A, i64 0, i64 %tmp_79_cast" [../mat_mult.cpp:10]   --->   Operation 1090 'getelementptr' 'A_addr_79' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1091 [1/2] (1.24ns)   --->   "%temp_a_76 = load i16 %A_addr_76" [../mat_mult.cpp:10]   --->   Operation 1091 'load' 'temp_a_76' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_40 : Operation 1092 [1/2] (1.24ns)   --->   "%temp_a_77 = load i16 %A_addr_77" [../mat_mult.cpp:10]   --->   Operation 1092 'load' 'temp_a_77' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_40 : Operation 1093 [2/2] (1.24ns)   --->   "%temp_a_78 = load i16 %A_addr_78" [../mat_mult.cpp:10]   --->   Operation 1093 'load' 'temp_a_78' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_40 : Operation 1094 [2/2] (1.24ns)   --->   "%temp_a_79 = load i16 %A_addr_79" [../mat_mult.cpp:10]   --->   Operation 1094 'load' 'temp_a_79' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_40 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_294_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 39, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1095 'bitconcatenate' 'tmp_294_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln16_84 = zext i15 %tmp_294_cast" [../mat_mult.cpp:16]   --->   Operation 1096 'zext' 'zext_ln16_84' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1097 [1/1] (0.00ns)   --->   "%B_addr_78 = getelementptr i32 %B, i64 0, i64 %zext_ln16_84" [../mat_mult.cpp:16]   --->   Operation 1097 'getelementptr' 'B_addr_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1098 [1/1] (0.77ns)   --->   "%add_ln16_28 = add i15 %zext_ln16_5, i15 20224" [../mat_mult.cpp:16]   --->   Operation 1098 'add' 'add_ln16_28' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln16_85 = zext i15 %add_ln16_28" [../mat_mult.cpp:16]   --->   Operation 1099 'zext' 'zext_ln16_85' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1100 [1/1] (0.00ns)   --->   "%B_addr_79 = getelementptr i32 %B, i64 0, i64 %zext_ln16_85" [../mat_mult.cpp:16]   --->   Operation 1100 'getelementptr' 'B_addr_79' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1101 [1/2] (1.24ns)   --->   "%temp_b_76 = load i16 %B_addr_76" [../mat_mult.cpp:16]   --->   Operation 1101 'load' 'temp_b_76' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_40 : Operation 1102 [1/2] (1.24ns)   --->   "%temp_b_77 = load i16 %B_addr_77" [../mat_mult.cpp:16]   --->   Operation 1102 'load' 'temp_b_77' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_40 : Operation 1103 [2/2] (1.24ns)   --->   "%temp_b_78 = load i16 %B_addr_78" [../mat_mult.cpp:16]   --->   Operation 1103 'load' 'temp_b_78' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_40 : Operation 1104 [2/2] (1.24ns)   --->   "%temp_b_79 = load i16 %B_addr_79" [../mat_mult.cpp:16]   --->   Operation 1104 'load' 'temp_b_79' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_40 : Operation 1105 [1/1] (3.17ns)   --->   "%mul_ln17_60 = mul i32 %temp_b_77, i32 %temp_a_77" [../mat_mult.cpp:17]   --->   Operation 1105 'mul' 'mul_ln17_60' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1106 [1/1] (3.17ns)   --->   "%mul_ln17_239 = mul i32 %temp_b_76, i32 %temp_a_76" [../mat_mult.cpp:17]   --->   Operation 1106 'mul' 'mul_ln17_239' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.76>
ST_41 : Operation 1107 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 80" [../mat_mult.cpp:10]   --->   Operation 1107 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_80_cast = zext i16 %tmp_79" [../mat_mult.cpp:10]   --->   Operation 1108 'zext' 'tmp_80_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1109 [1/1] (0.00ns)   --->   "%A_addr_80 = getelementptr i32 %A, i64 0, i64 %tmp_80_cast" [../mat_mult.cpp:10]   --->   Operation 1109 'getelementptr' 'A_addr_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 81" [../mat_mult.cpp:10]   --->   Operation 1110 'bitconcatenate' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_81_cast = zext i16 %tmp_80" [../mat_mult.cpp:10]   --->   Operation 1111 'zext' 'tmp_81_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1112 [1/1] (0.00ns)   --->   "%A_addr_81 = getelementptr i32 %A, i64 0, i64 %tmp_81_cast" [../mat_mult.cpp:10]   --->   Operation 1112 'getelementptr' 'A_addr_81' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1113 [1/2] (1.24ns)   --->   "%temp_a_78 = load i16 %A_addr_78" [../mat_mult.cpp:10]   --->   Operation 1113 'load' 'temp_a_78' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_41 : Operation 1114 [1/2] (1.24ns)   --->   "%temp_a_79 = load i16 %A_addr_79" [../mat_mult.cpp:10]   --->   Operation 1114 'load' 'temp_a_79' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_41 : Operation 1115 [2/2] (1.24ns)   --->   "%temp_a_80 = load i16 %A_addr_80" [../mat_mult.cpp:10]   --->   Operation 1115 'load' 'temp_a_80' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_41 : Operation 1116 [2/2] (1.24ns)   --->   "%temp_a_81 = load i16 %A_addr_81" [../mat_mult.cpp:10]   --->   Operation 1116 'load' 'temp_a_81' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_41 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_295_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i3.i12, i3 5, i12 %zext_ln16_2" [../mat_mult.cpp:16]   --->   Operation 1117 'bitconcatenate' 'tmp_295_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln16_86 = zext i15 %tmp_295_cast" [../mat_mult.cpp:16]   --->   Operation 1118 'zext' 'zext_ln16_86' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1119 [1/1] (0.00ns)   --->   "%B_addr_80 = getelementptr i32 %B, i64 0, i64 %zext_ln16_86" [../mat_mult.cpp:16]   --->   Operation 1119 'getelementptr' 'B_addr_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1120 [1/1] (0.77ns)   --->   "%add_ln16_29 = add i15 %zext_ln16_5, i15 20736" [../mat_mult.cpp:16]   --->   Operation 1120 'add' 'add_ln16_29' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln16_87 = zext i15 %add_ln16_29" [../mat_mult.cpp:16]   --->   Operation 1121 'zext' 'zext_ln16_87' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1122 [1/1] (0.00ns)   --->   "%B_addr_81 = getelementptr i32 %B, i64 0, i64 %zext_ln16_87" [../mat_mult.cpp:16]   --->   Operation 1122 'getelementptr' 'B_addr_81' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1123 [1/2] (1.24ns)   --->   "%temp_b_78 = load i16 %B_addr_78" [../mat_mult.cpp:16]   --->   Operation 1123 'load' 'temp_b_78' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_41 : Operation 1124 [1/2] (1.24ns)   --->   "%temp_b_79 = load i16 %B_addr_79" [../mat_mult.cpp:16]   --->   Operation 1124 'load' 'temp_b_79' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_41 : Operation 1125 [2/2] (1.24ns)   --->   "%temp_b_80 = load i16 %B_addr_80" [../mat_mult.cpp:16]   --->   Operation 1125 'load' 'temp_b_80' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_41 : Operation 1126 [2/2] (1.24ns)   --->   "%temp_b_81 = load i16 %B_addr_81" [../mat_mult.cpp:16]   --->   Operation 1126 'load' 'temp_b_81' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_41 : Operation 1127 [1/1] (3.17ns)   --->   "%mul_ln17_155 = mul i32 %temp_b_78, i32 %temp_a_78" [../mat_mult.cpp:17]   --->   Operation 1127 'mul' 'mul_ln17_155' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1128 [1/1] (3.17ns)   --->   "%mul_ln17_248 = mul i32 %temp_b_79, i32 %temp_a_79" [../mat_mult.cpp:17]   --->   Operation 1128 'mul' 'mul_ln17_248' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_72 = add i32 %add_ln17_71, i32 %add_ln17_70" [../mat_mult.cpp:17]   --->   Operation 1129 'add' 'add_ln17_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_73 = add i32 %mul_ln17_239, i32 %mul_ln17_60" [../mat_mult.cpp:17]   --->   Operation 1130 'add' 'add_ln17_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1131 [1/1] (0.88ns)   --->   "%add_ln17_74 = add i32 %mul_ln17_155, i32 %mul_ln17_248" [../mat_mult.cpp:17]   --->   Operation 1131 'add' 'add_ln17_74' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1132 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_75 = add i32 %add_ln17_74, i32 %add_ln17_73" [../mat_mult.cpp:17]   --->   Operation 1132 'add' 'add_ln17_75' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1133 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_76 = add i32 %add_ln17_75, i32 %add_ln17_72" [../mat_mult.cpp:17]   --->   Operation 1133 'add' 'add_ln17_76' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 4.41>
ST_42 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 82" [../mat_mult.cpp:10]   --->   Operation 1134 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i16 %tmp_81" [../mat_mult.cpp:10]   --->   Operation 1135 'zext' 'tmp_82_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1136 [1/1] (0.00ns)   --->   "%A_addr_82 = getelementptr i32 %A, i64 0, i64 %tmp_82_cast" [../mat_mult.cpp:10]   --->   Operation 1136 'getelementptr' 'A_addr_82' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_82 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 83" [../mat_mult.cpp:10]   --->   Operation 1137 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i16 %tmp_82" [../mat_mult.cpp:10]   --->   Operation 1138 'zext' 'tmp_83_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1139 [1/1] (0.00ns)   --->   "%A_addr_83 = getelementptr i32 %A, i64 0, i64 %tmp_83_cast" [../mat_mult.cpp:10]   --->   Operation 1139 'getelementptr' 'A_addr_83' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1140 [1/2] (1.24ns)   --->   "%temp_a_80 = load i16 %A_addr_80" [../mat_mult.cpp:10]   --->   Operation 1140 'load' 'temp_a_80' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_42 : Operation 1141 [1/2] (1.24ns)   --->   "%temp_a_81 = load i16 %A_addr_81" [../mat_mult.cpp:10]   --->   Operation 1141 'load' 'temp_a_81' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_42 : Operation 1142 [2/2] (1.24ns)   --->   "%temp_a_82 = load i16 %A_addr_82" [../mat_mult.cpp:10]   --->   Operation 1142 'load' 'temp_a_82' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_42 : Operation 1143 [2/2] (1.24ns)   --->   "%temp_a_83 = load i16 %A_addr_83" [../mat_mult.cpp:10]   --->   Operation 1143 'load' 'temp_a_83' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_42 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_296_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 41, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1144 'bitconcatenate' 'tmp_296_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln16_88 = zext i15 %tmp_296_cast" [../mat_mult.cpp:16]   --->   Operation 1145 'zext' 'zext_ln16_88' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1146 [1/1] (0.00ns)   --->   "%B_addr_82 = getelementptr i32 %B, i64 0, i64 %zext_ln16_88" [../mat_mult.cpp:16]   --->   Operation 1146 'getelementptr' 'B_addr_82' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1147 [1/1] (0.77ns)   --->   "%add_ln16_30 = add i15 %zext_ln16_5, i15 21248" [../mat_mult.cpp:16]   --->   Operation 1147 'add' 'add_ln16_30' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln16_89 = zext i15 %add_ln16_30" [../mat_mult.cpp:16]   --->   Operation 1148 'zext' 'zext_ln16_89' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1149 [1/1] (0.00ns)   --->   "%B_addr_83 = getelementptr i32 %B, i64 0, i64 %zext_ln16_89" [../mat_mult.cpp:16]   --->   Operation 1149 'getelementptr' 'B_addr_83' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1150 [1/2] (1.24ns)   --->   "%temp_b_80 = load i16 %B_addr_80" [../mat_mult.cpp:16]   --->   Operation 1150 'load' 'temp_b_80' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_42 : Operation 1151 [1/2] (1.24ns)   --->   "%temp_b_81 = load i16 %B_addr_81" [../mat_mult.cpp:16]   --->   Operation 1151 'load' 'temp_b_81' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_42 : Operation 1152 [2/2] (1.24ns)   --->   "%temp_b_82 = load i16 %B_addr_82" [../mat_mult.cpp:16]   --->   Operation 1152 'load' 'temp_b_82' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_42 : Operation 1153 [2/2] (1.24ns)   --->   "%temp_b_83 = load i16 %B_addr_83" [../mat_mult.cpp:16]   --->   Operation 1153 'load' 'temp_b_83' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_42 : Operation 1154 [1/1] (3.17ns)   --->   "%mul_ln17_106 = mul i32 %temp_b_80, i32 %temp_a_80" [../mat_mult.cpp:17]   --->   Operation 1154 'mul' 'mul_ln17_106' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1155 [1/1] (3.17ns)   --->   "%mul_ln17_210 = mul i32 %temp_b_81, i32 %temp_a_81" [../mat_mult.cpp:17]   --->   Operation 1155 'mul' 'mul_ln17_210' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_69 = add i32 %add_ln17_68, i32 %add_ln17_65" [../mat_mult.cpp:17]   --->   Operation 1156 'add' 'add_ln17_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1157 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_77 = add i32 %add_ln17_76, i32 %add_ln17_69" [../mat_mult.cpp:17]   --->   Operation 1157 'add' 'add_ln17_77' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 6.02>
ST_43 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_83 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 84" [../mat_mult.cpp:10]   --->   Operation 1158 'bitconcatenate' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_84_cast = zext i16 %tmp_83" [../mat_mult.cpp:10]   --->   Operation 1159 'zext' 'tmp_84_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1160 [1/1] (0.00ns)   --->   "%A_addr_84 = getelementptr i32 %A, i64 0, i64 %tmp_84_cast" [../mat_mult.cpp:10]   --->   Operation 1160 'getelementptr' 'A_addr_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_84 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 85" [../mat_mult.cpp:10]   --->   Operation 1161 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_85_cast = zext i16 %tmp_84" [../mat_mult.cpp:10]   --->   Operation 1162 'zext' 'tmp_85_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1163 [1/1] (0.00ns)   --->   "%A_addr_85 = getelementptr i32 %A, i64 0, i64 %tmp_85_cast" [../mat_mult.cpp:10]   --->   Operation 1163 'getelementptr' 'A_addr_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1164 [1/2] (1.24ns)   --->   "%temp_a_82 = load i16 %A_addr_82" [../mat_mult.cpp:10]   --->   Operation 1164 'load' 'temp_a_82' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_43 : Operation 1165 [1/2] (1.24ns)   --->   "%temp_a_83 = load i16 %A_addr_83" [../mat_mult.cpp:10]   --->   Operation 1165 'load' 'temp_a_83' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_43 : Operation 1166 [2/2] (1.24ns)   --->   "%temp_a_84 = load i16 %A_addr_84" [../mat_mult.cpp:10]   --->   Operation 1166 'load' 'temp_a_84' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_43 : Operation 1167 [2/2] (1.24ns)   --->   "%temp_a_85 = load i16 %A_addr_85" [../mat_mult.cpp:10]   --->   Operation 1167 'load' 'temp_a_85' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_43 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_297_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 21, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 1168 'bitconcatenate' 'tmp_297_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln16_90 = zext i15 %tmp_297_cast" [../mat_mult.cpp:16]   --->   Operation 1169 'zext' 'zext_ln16_90' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1170 [1/1] (0.00ns)   --->   "%B_addr_84 = getelementptr i32 %B, i64 0, i64 %zext_ln16_90" [../mat_mult.cpp:16]   --->   Operation 1170 'getelementptr' 'B_addr_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1171 [1/1] (0.77ns)   --->   "%add_ln16_31 = add i15 %zext_ln16_5, i15 21760" [../mat_mult.cpp:16]   --->   Operation 1171 'add' 'add_ln16_31' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln16_91 = zext i15 %add_ln16_31" [../mat_mult.cpp:16]   --->   Operation 1172 'zext' 'zext_ln16_91' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1173 [1/1] (0.00ns)   --->   "%B_addr_85 = getelementptr i32 %B, i64 0, i64 %zext_ln16_91" [../mat_mult.cpp:16]   --->   Operation 1173 'getelementptr' 'B_addr_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1174 [1/2] (1.24ns)   --->   "%temp_b_82 = load i16 %B_addr_82" [../mat_mult.cpp:16]   --->   Operation 1174 'load' 'temp_b_82' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_43 : Operation 1175 [1/2] (1.24ns)   --->   "%temp_b_83 = load i16 %B_addr_83" [../mat_mult.cpp:16]   --->   Operation 1175 'load' 'temp_b_83' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_43 : Operation 1176 [2/2] (1.24ns)   --->   "%temp_b_84 = load i16 %B_addr_84" [../mat_mult.cpp:16]   --->   Operation 1176 'load' 'temp_b_84' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_43 : Operation 1177 [2/2] (1.24ns)   --->   "%temp_b_85 = load i16 %B_addr_85" [../mat_mult.cpp:16]   --->   Operation 1177 'load' 'temp_b_85' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_43 : Operation 1178 [1/1] (3.17ns)   --->   "%mul_ln17_56 = mul i32 %temp_b_82, i32 %temp_a_82" [../mat_mult.cpp:17]   --->   Operation 1178 'mul' 'mul_ln17_56' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1179 [1/1] (3.17ns)   --->   "%mul_ln17_180 = mul i32 %temp_b_83, i32 %temp_a_83" [../mat_mult.cpp:17]   --->   Operation 1179 'mul' 'mul_ln17_180' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_78 = add i32 %mul_ln17_106, i32 %mul_ln17_210" [../mat_mult.cpp:17]   --->   Operation 1180 'add' 'add_ln17_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1181 [1/1] (0.88ns)   --->   "%add_ln17_79 = add i32 %mul_ln17_56, i32 %mul_ln17_180" [../mat_mult.cpp:17]   --->   Operation 1181 'add' 'add_ln17_79' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1182 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_80 = add i32 %add_ln17_79, i32 %add_ln17_78" [../mat_mult.cpp:17]   --->   Operation 1182 'add' 'add_ln17_80' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 4.41>
ST_44 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_85 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 86" [../mat_mult.cpp:10]   --->   Operation 1183 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_86_cast = zext i16 %tmp_85" [../mat_mult.cpp:10]   --->   Operation 1184 'zext' 'tmp_86_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1185 [1/1] (0.00ns)   --->   "%A_addr_86 = getelementptr i32 %A, i64 0, i64 %tmp_86_cast" [../mat_mult.cpp:10]   --->   Operation 1185 'getelementptr' 'A_addr_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 87" [../mat_mult.cpp:10]   --->   Operation 1186 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_87_cast = zext i16 %tmp_86" [../mat_mult.cpp:10]   --->   Operation 1187 'zext' 'tmp_87_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1188 [1/1] (0.00ns)   --->   "%A_addr_87 = getelementptr i32 %A, i64 0, i64 %tmp_87_cast" [../mat_mult.cpp:10]   --->   Operation 1188 'getelementptr' 'A_addr_87' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1189 [1/2] (1.24ns)   --->   "%temp_a_84 = load i16 %A_addr_84" [../mat_mult.cpp:10]   --->   Operation 1189 'load' 'temp_a_84' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_44 : Operation 1190 [1/2] (1.24ns)   --->   "%temp_a_85 = load i16 %A_addr_85" [../mat_mult.cpp:10]   --->   Operation 1190 'load' 'temp_a_85' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_44 : Operation 1191 [2/2] (1.24ns)   --->   "%temp_a_86 = load i16 %A_addr_86" [../mat_mult.cpp:10]   --->   Operation 1191 'load' 'temp_a_86' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_44 : Operation 1192 [2/2] (1.24ns)   --->   "%temp_a_87 = load i16 %A_addr_87" [../mat_mult.cpp:10]   --->   Operation 1192 'load' 'temp_a_87' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_44 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_298_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 43, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1193 'bitconcatenate' 'tmp_298_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln16_92 = zext i15 %tmp_298_cast" [../mat_mult.cpp:16]   --->   Operation 1194 'zext' 'zext_ln16_92' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1195 [1/1] (0.00ns)   --->   "%B_addr_86 = getelementptr i32 %B, i64 0, i64 %zext_ln16_92" [../mat_mult.cpp:16]   --->   Operation 1195 'getelementptr' 'B_addr_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1196 [1/1] (0.77ns)   --->   "%add_ln16_32 = add i15 %zext_ln16_5, i15 22272" [../mat_mult.cpp:16]   --->   Operation 1196 'add' 'add_ln16_32' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln16_93 = zext i15 %add_ln16_32" [../mat_mult.cpp:16]   --->   Operation 1197 'zext' 'zext_ln16_93' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1198 [1/1] (0.00ns)   --->   "%B_addr_87 = getelementptr i32 %B, i64 0, i64 %zext_ln16_93" [../mat_mult.cpp:16]   --->   Operation 1198 'getelementptr' 'B_addr_87' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1199 [1/2] (1.24ns)   --->   "%temp_b_84 = load i16 %B_addr_84" [../mat_mult.cpp:16]   --->   Operation 1199 'load' 'temp_b_84' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_44 : Operation 1200 [1/2] (1.24ns)   --->   "%temp_b_85 = load i16 %B_addr_85" [../mat_mult.cpp:16]   --->   Operation 1200 'load' 'temp_b_85' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_44 : Operation 1201 [2/2] (1.24ns)   --->   "%temp_b_86 = load i16 %B_addr_86" [../mat_mult.cpp:16]   --->   Operation 1201 'load' 'temp_b_86' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_44 : Operation 1202 [2/2] (1.24ns)   --->   "%temp_b_87 = load i16 %B_addr_87" [../mat_mult.cpp:16]   --->   Operation 1202 'load' 'temp_b_87' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_44 : Operation 1203 [1/1] (3.17ns)   --->   "%mul_ln17_39 = mul i32 %temp_b_84, i32 %temp_a_84" [../mat_mult.cpp:17]   --->   Operation 1203 'mul' 'mul_ln17_39' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1204 [1/1] (3.17ns)   --->   "%mul_ln17_164 = mul i32 %temp_b_85, i32 %temp_a_85" [../mat_mult.cpp:17]   --->   Operation 1204 'mul' 'mul_ln17_164' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.02>
ST_45 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 88" [../mat_mult.cpp:10]   --->   Operation 1205 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1206 [1/1] (0.00ns)   --->   "%tmp_88_cast = zext i16 %tmp_87" [../mat_mult.cpp:10]   --->   Operation 1206 'zext' 'tmp_88_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1207 [1/1] (0.00ns)   --->   "%A_addr_88 = getelementptr i32 %A, i64 0, i64 %tmp_88_cast" [../mat_mult.cpp:10]   --->   Operation 1207 'getelementptr' 'A_addr_88' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 89" [../mat_mult.cpp:10]   --->   Operation 1208 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_89_cast = zext i16 %tmp_88" [../mat_mult.cpp:10]   --->   Operation 1209 'zext' 'tmp_89_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1210 [1/1] (0.00ns)   --->   "%A_addr_89 = getelementptr i32 %A, i64 0, i64 %tmp_89_cast" [../mat_mult.cpp:10]   --->   Operation 1210 'getelementptr' 'A_addr_89' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1211 [1/2] (1.24ns)   --->   "%temp_a_86 = load i16 %A_addr_86" [../mat_mult.cpp:10]   --->   Operation 1211 'load' 'temp_a_86' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_45 : Operation 1212 [1/2] (1.24ns)   --->   "%temp_a_87 = load i16 %A_addr_87" [../mat_mult.cpp:10]   --->   Operation 1212 'load' 'temp_a_87' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_45 : Operation 1213 [2/2] (1.24ns)   --->   "%temp_a_88 = load i16 %A_addr_88" [../mat_mult.cpp:10]   --->   Operation 1213 'load' 'temp_a_88' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_45 : Operation 1214 [2/2] (1.24ns)   --->   "%temp_a_89 = load i16 %A_addr_89" [../mat_mult.cpp:10]   --->   Operation 1214 'load' 'temp_a_89' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_45 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_299_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i4.i11, i4 11, i11 %zext_ln16_1" [../mat_mult.cpp:16]   --->   Operation 1215 'bitconcatenate' 'tmp_299_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln16_94 = zext i15 %tmp_299_cast" [../mat_mult.cpp:16]   --->   Operation 1216 'zext' 'zext_ln16_94' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1217 [1/1] (0.00ns)   --->   "%B_addr_88 = getelementptr i32 %B, i64 0, i64 %zext_ln16_94" [../mat_mult.cpp:16]   --->   Operation 1217 'getelementptr' 'B_addr_88' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1218 [1/1] (0.77ns)   --->   "%add_ln16_33 = add i15 %zext_ln16_5, i15 22784" [../mat_mult.cpp:16]   --->   Operation 1218 'add' 'add_ln16_33' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln16_95 = zext i15 %add_ln16_33" [../mat_mult.cpp:16]   --->   Operation 1219 'zext' 'zext_ln16_95' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1220 [1/1] (0.00ns)   --->   "%B_addr_89 = getelementptr i32 %B, i64 0, i64 %zext_ln16_95" [../mat_mult.cpp:16]   --->   Operation 1220 'getelementptr' 'B_addr_89' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1221 [1/2] (1.24ns)   --->   "%temp_b_86 = load i16 %B_addr_86" [../mat_mult.cpp:16]   --->   Operation 1221 'load' 'temp_b_86' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_45 : Operation 1222 [1/2] (1.24ns)   --->   "%temp_b_87 = load i16 %B_addr_87" [../mat_mult.cpp:16]   --->   Operation 1222 'load' 'temp_b_87' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_45 : Operation 1223 [2/2] (1.24ns)   --->   "%temp_b_88 = load i16 %B_addr_88" [../mat_mult.cpp:16]   --->   Operation 1223 'load' 'temp_b_88' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_45 : Operation 1224 [2/2] (1.24ns)   --->   "%temp_b_89 = load i16 %B_addr_89" [../mat_mult.cpp:16]   --->   Operation 1224 'load' 'temp_b_89' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_45 : Operation 1225 [1/1] (3.17ns)   --->   "%mul_ln17_31 = mul i32 %temp_b_86, i32 %temp_a_86" [../mat_mult.cpp:17]   --->   Operation 1225 'mul' 'mul_ln17_31' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1226 [1/1] (3.17ns)   --->   "%mul_ln17_175 = mul i32 %temp_b_87, i32 %temp_a_87" [../mat_mult.cpp:17]   --->   Operation 1226 'mul' 'mul_ln17_175' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_81 = add i32 %mul_ln17_39, i32 %mul_ln17_164" [../mat_mult.cpp:17]   --->   Operation 1227 'add' 'add_ln17_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1228 [1/1] (0.88ns)   --->   "%add_ln17_82 = add i32 %mul_ln17_31, i32 %mul_ln17_175" [../mat_mult.cpp:17]   --->   Operation 1228 'add' 'add_ln17_82' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1229 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_83 = add i32 %add_ln17_82, i32 %add_ln17_81" [../mat_mult.cpp:17]   --->   Operation 1229 'add' 'add_ln17_83' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 5.29>
ST_46 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 90" [../mat_mult.cpp:10]   --->   Operation 1230 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_90_cast = zext i16 %tmp_89" [../mat_mult.cpp:10]   --->   Operation 1231 'zext' 'tmp_90_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1232 [1/1] (0.00ns)   --->   "%A_addr_90 = getelementptr i32 %A, i64 0, i64 %tmp_90_cast" [../mat_mult.cpp:10]   --->   Operation 1232 'getelementptr' 'A_addr_90' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 91" [../mat_mult.cpp:10]   --->   Operation 1233 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp_91_cast = zext i16 %tmp_90" [../mat_mult.cpp:10]   --->   Operation 1234 'zext' 'tmp_91_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1235 [1/1] (0.00ns)   --->   "%A_addr_91 = getelementptr i32 %A, i64 0, i64 %tmp_91_cast" [../mat_mult.cpp:10]   --->   Operation 1235 'getelementptr' 'A_addr_91' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1236 [1/2] (1.24ns)   --->   "%temp_a_88 = load i16 %A_addr_88" [../mat_mult.cpp:10]   --->   Operation 1236 'load' 'temp_a_88' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_46 : Operation 1237 [1/2] (1.24ns)   --->   "%temp_a_89 = load i16 %A_addr_89" [../mat_mult.cpp:10]   --->   Operation 1237 'load' 'temp_a_89' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_46 : Operation 1238 [2/2] (1.24ns)   --->   "%temp_a_90 = load i16 %A_addr_90" [../mat_mult.cpp:10]   --->   Operation 1238 'load' 'temp_a_90' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_46 : Operation 1239 [2/2] (1.24ns)   --->   "%temp_a_91 = load i16 %A_addr_91" [../mat_mult.cpp:10]   --->   Operation 1239 'load' 'temp_a_91' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_46 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_300_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 45, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1240 'bitconcatenate' 'tmp_300_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln16_96 = zext i15 %tmp_300_cast" [../mat_mult.cpp:16]   --->   Operation 1241 'zext' 'zext_ln16_96' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1242 [1/1] (0.00ns)   --->   "%B_addr_90 = getelementptr i32 %B, i64 0, i64 %zext_ln16_96" [../mat_mult.cpp:16]   --->   Operation 1242 'getelementptr' 'B_addr_90' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1243 [1/1] (0.77ns)   --->   "%add_ln16_34 = add i15 %zext_ln16_5, i15 23296" [../mat_mult.cpp:16]   --->   Operation 1243 'add' 'add_ln16_34' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln16_97 = zext i15 %add_ln16_34" [../mat_mult.cpp:16]   --->   Operation 1244 'zext' 'zext_ln16_97' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1245 [1/1] (0.00ns)   --->   "%B_addr_91 = getelementptr i32 %B, i64 0, i64 %zext_ln16_97" [../mat_mult.cpp:16]   --->   Operation 1245 'getelementptr' 'B_addr_91' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1246 [1/2] (1.24ns)   --->   "%temp_b_88 = load i16 %B_addr_88" [../mat_mult.cpp:16]   --->   Operation 1246 'load' 'temp_b_88' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_46 : Operation 1247 [1/2] (1.24ns)   --->   "%temp_b_89 = load i16 %B_addr_89" [../mat_mult.cpp:16]   --->   Operation 1247 'load' 'temp_b_89' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_46 : Operation 1248 [2/2] (1.24ns)   --->   "%temp_b_90 = load i16 %B_addr_90" [../mat_mult.cpp:16]   --->   Operation 1248 'load' 'temp_b_90' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_46 : Operation 1249 [2/2] (1.24ns)   --->   "%temp_b_91 = load i16 %B_addr_91" [../mat_mult.cpp:16]   --->   Operation 1249 'load' 'temp_b_91' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_46 : Operation 1250 [1/1] (3.17ns)   --->   "%mul_ln17_45 = mul i32 %temp_b_88, i32 %temp_a_88" [../mat_mult.cpp:17]   --->   Operation 1250 'mul' 'mul_ln17_45' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1251 [1/1] (3.17ns)   --->   "%mul_ln17_198 = mul i32 %temp_b_89, i32 %temp_a_89" [../mat_mult.cpp:17]   --->   Operation 1251 'mul' 'mul_ln17_198' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1252 [1/1] (0.88ns)   --->   "%add_ln17_85 = add i32 %mul_ln17_45, i32 %mul_ln17_198" [../mat_mult.cpp:17]   --->   Operation 1252 'add' 'add_ln17_85' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.29>
ST_47 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 92" [../mat_mult.cpp:10]   --->   Operation 1253 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_92_cast = zext i16 %tmp_91" [../mat_mult.cpp:10]   --->   Operation 1254 'zext' 'tmp_92_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1255 [1/1] (0.00ns)   --->   "%A_addr_92 = getelementptr i32 %A, i64 0, i64 %tmp_92_cast" [../mat_mult.cpp:10]   --->   Operation 1255 'getelementptr' 'A_addr_92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 93" [../mat_mult.cpp:10]   --->   Operation 1256 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_93_cast = zext i16 %tmp_92" [../mat_mult.cpp:10]   --->   Operation 1257 'zext' 'tmp_93_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1258 [1/1] (0.00ns)   --->   "%A_addr_93 = getelementptr i32 %A, i64 0, i64 %tmp_93_cast" [../mat_mult.cpp:10]   --->   Operation 1258 'getelementptr' 'A_addr_93' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1259 [1/2] (1.24ns)   --->   "%temp_a_90 = load i16 %A_addr_90" [../mat_mult.cpp:10]   --->   Operation 1259 'load' 'temp_a_90' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_47 : Operation 1260 [1/2] (1.24ns)   --->   "%temp_a_91 = load i16 %A_addr_91" [../mat_mult.cpp:10]   --->   Operation 1260 'load' 'temp_a_91' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_47 : Operation 1261 [2/2] (1.24ns)   --->   "%temp_a_92 = load i16 %A_addr_92" [../mat_mult.cpp:10]   --->   Operation 1261 'load' 'temp_a_92' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_47 : Operation 1262 [2/2] (1.24ns)   --->   "%temp_a_93 = load i16 %A_addr_93" [../mat_mult.cpp:10]   --->   Operation 1262 'load' 'temp_a_93' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_47 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_301_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 23, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 1263 'bitconcatenate' 'tmp_301_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln16_98 = zext i15 %tmp_301_cast" [../mat_mult.cpp:16]   --->   Operation 1264 'zext' 'zext_ln16_98' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1265 [1/1] (0.00ns)   --->   "%B_addr_92 = getelementptr i32 %B, i64 0, i64 %zext_ln16_98" [../mat_mult.cpp:16]   --->   Operation 1265 'getelementptr' 'B_addr_92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1266 [1/1] (0.77ns)   --->   "%add_ln16_35 = add i15 %zext_ln16_5, i15 23808" [../mat_mult.cpp:16]   --->   Operation 1266 'add' 'add_ln16_35' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln16_99 = zext i15 %add_ln16_35" [../mat_mult.cpp:16]   --->   Operation 1267 'zext' 'zext_ln16_99' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1268 [1/1] (0.00ns)   --->   "%B_addr_93 = getelementptr i32 %B, i64 0, i64 %zext_ln16_99" [../mat_mult.cpp:16]   --->   Operation 1268 'getelementptr' 'B_addr_93' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1269 [1/2] (1.24ns)   --->   "%temp_b_90 = load i16 %B_addr_90" [../mat_mult.cpp:16]   --->   Operation 1269 'load' 'temp_b_90' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_47 : Operation 1270 [1/2] (1.24ns)   --->   "%temp_b_91 = load i16 %B_addr_91" [../mat_mult.cpp:16]   --->   Operation 1270 'load' 'temp_b_91' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_47 : Operation 1271 [2/2] (1.24ns)   --->   "%temp_b_92 = load i16 %B_addr_92" [../mat_mult.cpp:16]   --->   Operation 1271 'load' 'temp_b_92' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_47 : Operation 1272 [2/2] (1.24ns)   --->   "%temp_b_93 = load i16 %B_addr_93" [../mat_mult.cpp:16]   --->   Operation 1272 'load' 'temp_b_93' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_47 : Operation 1273 [1/1] (3.17ns)   --->   "%mul_ln17_83 = mul i32 %temp_b_90, i32 %temp_a_90" [../mat_mult.cpp:17]   --->   Operation 1273 'mul' 'mul_ln17_83' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1274 [1/1] (3.17ns)   --->   "%mul_ln17_237 = mul i32 %temp_b_91, i32 %temp_a_91" [../mat_mult.cpp:17]   --->   Operation 1274 'mul' 'mul_ln17_237' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1275 [1/1] (0.88ns)   --->   "%add_ln17_86 = add i32 %mul_ln17_83, i32 %mul_ln17_237" [../mat_mult.cpp:17]   --->   Operation 1275 'add' 'add_ln17_86' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.41>
ST_48 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_93 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 94" [../mat_mult.cpp:10]   --->   Operation 1276 'bitconcatenate' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_94_cast = zext i16 %tmp_93" [../mat_mult.cpp:10]   --->   Operation 1277 'zext' 'tmp_94_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1278 [1/1] (0.00ns)   --->   "%A_addr_94 = getelementptr i32 %A, i64 0, i64 %tmp_94_cast" [../mat_mult.cpp:10]   --->   Operation 1278 'getelementptr' 'A_addr_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_94 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 95" [../mat_mult.cpp:10]   --->   Operation 1279 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_95_cast = zext i16 %tmp_94" [../mat_mult.cpp:10]   --->   Operation 1280 'zext' 'tmp_95_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1281 [1/1] (0.00ns)   --->   "%A_addr_95 = getelementptr i32 %A, i64 0, i64 %tmp_95_cast" [../mat_mult.cpp:10]   --->   Operation 1281 'getelementptr' 'A_addr_95' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1282 [1/2] (1.24ns)   --->   "%temp_a_92 = load i16 %A_addr_92" [../mat_mult.cpp:10]   --->   Operation 1282 'load' 'temp_a_92' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_48 : Operation 1283 [1/2] (1.24ns)   --->   "%temp_a_93 = load i16 %A_addr_93" [../mat_mult.cpp:10]   --->   Operation 1283 'load' 'temp_a_93' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_48 : Operation 1284 [2/2] (1.24ns)   --->   "%temp_a_94 = load i16 %A_addr_94" [../mat_mult.cpp:10]   --->   Operation 1284 'load' 'temp_a_94' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_48 : Operation 1285 [2/2] (1.24ns)   --->   "%temp_a_95 = load i16 %A_addr_95" [../mat_mult.cpp:10]   --->   Operation 1285 'load' 'temp_a_95' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_48 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_302_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i9, i6 47, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1286 'bitconcatenate' 'tmp_302_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln16_100 = zext i15 %tmp_302_cast" [../mat_mult.cpp:16]   --->   Operation 1287 'zext' 'zext_ln16_100' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1288 [1/1] (0.00ns)   --->   "%B_addr_94 = getelementptr i32 %B, i64 0, i64 %zext_ln16_100" [../mat_mult.cpp:16]   --->   Operation 1288 'getelementptr' 'B_addr_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1289 [1/1] (0.77ns)   --->   "%add_ln16_36 = add i15 %zext_ln16_5, i15 24320" [../mat_mult.cpp:16]   --->   Operation 1289 'add' 'add_ln16_36' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln16_101 = zext i15 %add_ln16_36" [../mat_mult.cpp:16]   --->   Operation 1290 'zext' 'zext_ln16_101' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1291 [1/1] (0.00ns)   --->   "%B_addr_95 = getelementptr i32 %B, i64 0, i64 %zext_ln16_101" [../mat_mult.cpp:16]   --->   Operation 1291 'getelementptr' 'B_addr_95' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1292 [1/2] (1.24ns)   --->   "%temp_b_92 = load i16 %B_addr_92" [../mat_mult.cpp:16]   --->   Operation 1292 'load' 'temp_b_92' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_48 : Operation 1293 [1/2] (1.24ns)   --->   "%temp_b_93 = load i16 %B_addr_93" [../mat_mult.cpp:16]   --->   Operation 1293 'load' 'temp_b_93' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_48 : Operation 1294 [2/2] (1.24ns)   --->   "%temp_b_94 = load i16 %B_addr_94" [../mat_mult.cpp:16]   --->   Operation 1294 'load' 'temp_b_94' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_48 : Operation 1295 [2/2] (1.24ns)   --->   "%temp_b_95 = load i16 %B_addr_95" [../mat_mult.cpp:16]   --->   Operation 1295 'load' 'temp_b_95' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_48 : Operation 1296 [1/1] (3.17ns)   --->   "%mul_ln17_34 = mul i32 %temp_b_93, i32 %temp_a_93" [../mat_mult.cpp:17]   --->   Operation 1296 'mul' 'mul_ln17_34' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1297 [1/1] (3.17ns)   --->   "%mul_ln17_142 = mul i32 %temp_b_92, i32 %temp_a_92" [../mat_mult.cpp:17]   --->   Operation 1297 'mul' 'mul_ln17_142' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.76>
ST_49 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_95 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 96" [../mat_mult.cpp:10]   --->   Operation 1298 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_96_cast = zext i16 %tmp_95" [../mat_mult.cpp:10]   --->   Operation 1299 'zext' 'tmp_96_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1300 [1/1] (0.00ns)   --->   "%A_addr_96 = getelementptr i32 %A, i64 0, i64 %tmp_96_cast" [../mat_mult.cpp:10]   --->   Operation 1300 'getelementptr' 'A_addr_96' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1301 [1/1] (0.00ns)   --->   "%tmp_96 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 97" [../mat_mult.cpp:10]   --->   Operation 1301 'bitconcatenate' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_97_cast = zext i16 %tmp_96" [../mat_mult.cpp:10]   --->   Operation 1302 'zext' 'tmp_97_cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1303 [1/1] (0.00ns)   --->   "%A_addr_97 = getelementptr i32 %A, i64 0, i64 %tmp_97_cast" [../mat_mult.cpp:10]   --->   Operation 1303 'getelementptr' 'A_addr_97' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1304 [1/2] (1.24ns)   --->   "%temp_a_94 = load i16 %A_addr_94" [../mat_mult.cpp:10]   --->   Operation 1304 'load' 'temp_a_94' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_49 : Operation 1305 [1/2] (1.24ns)   --->   "%temp_a_95 = load i16 %A_addr_95" [../mat_mult.cpp:10]   --->   Operation 1305 'load' 'temp_a_95' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_49 : Operation 1306 [2/2] (1.24ns)   --->   "%temp_a_96 = load i16 %A_addr_96" [../mat_mult.cpp:10]   --->   Operation 1306 'load' 'temp_a_96' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_49 : Operation 1307 [2/2] (1.24ns)   --->   "%temp_a_97 = load i16 %A_addr_97" [../mat_mult.cpp:10]   --->   Operation 1307 'load' 'temp_a_97' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_49 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln16_26 = sext i14 %tmp_271_cast" [../mat_mult.cpp:16]   --->   Operation 1308 'sext' 'sext_ln16_26' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln16_102 = zext i15 %sext_ln16_26" [../mat_mult.cpp:16]   --->   Operation 1309 'zext' 'zext_ln16_102' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1310 [1/1] (0.00ns)   --->   "%B_addr_96 = getelementptr i32 %B, i64 0, i64 %zext_ln16_102" [../mat_mult.cpp:16]   --->   Operation 1310 'getelementptr' 'B_addr_96' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln16_27 = sext i14 %add_ln16_12" [../mat_mult.cpp:16]   --->   Operation 1311 'sext' 'sext_ln16_27' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln16_103 = zext i15 %sext_ln16_27" [../mat_mult.cpp:16]   --->   Operation 1312 'zext' 'zext_ln16_103' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1313 [1/1] (0.00ns)   --->   "%B_addr_97 = getelementptr i32 %B, i64 0, i64 %zext_ln16_103" [../mat_mult.cpp:16]   --->   Operation 1313 'getelementptr' 'B_addr_97' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1314 [1/2] (1.24ns)   --->   "%temp_b_94 = load i16 %B_addr_94" [../mat_mult.cpp:16]   --->   Operation 1314 'load' 'temp_b_94' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_49 : Operation 1315 [1/2] (1.24ns)   --->   "%temp_b_95 = load i16 %B_addr_95" [../mat_mult.cpp:16]   --->   Operation 1315 'load' 'temp_b_95' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_49 : Operation 1316 [2/2] (1.24ns)   --->   "%temp_b_96 = load i16 %B_addr_96" [../mat_mult.cpp:16]   --->   Operation 1316 'load' 'temp_b_96' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_49 : Operation 1317 [2/2] (1.24ns)   --->   "%temp_b_97 = load i16 %B_addr_97" [../mat_mult.cpp:16]   --->   Operation 1317 'load' 'temp_b_97' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_49 : Operation 1318 [1/1] (3.17ns)   --->   "%mul_ln17_116 = mul i32 %temp_b_95, i32 %temp_a_95" [../mat_mult.cpp:17]   --->   Operation 1318 'mul' 'mul_ln17_116' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1319 [1/1] (3.17ns)   --->   "%mul_ln17_203 = mul i32 %temp_b_94, i32 %temp_a_94" [../mat_mult.cpp:17]   --->   Operation 1319 'mul' 'mul_ln17_203' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_87 = add i32 %add_ln17_86, i32 %add_ln17_85" [../mat_mult.cpp:17]   --->   Operation 1320 'add' 'add_ln17_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_88 = add i32 %mul_ln17_142, i32 %mul_ln17_34" [../mat_mult.cpp:17]   --->   Operation 1321 'add' 'add_ln17_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1322 [1/1] (0.88ns)   --->   "%add_ln17_89 = add i32 %mul_ln17_203, i32 %mul_ln17_116" [../mat_mult.cpp:17]   --->   Operation 1322 'add' 'add_ln17_89' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1323 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_90 = add i32 %add_ln17_89, i32 %add_ln17_88" [../mat_mult.cpp:17]   --->   Operation 1323 'add' 'add_ln17_90' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1324 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_91 = add i32 %add_ln17_90, i32 %add_ln17_87" [../mat_mult.cpp:17]   --->   Operation 1324 'add' 'add_ln17_91' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 5.29>
ST_50 : Operation 1325 [1/1] (0.00ns)   --->   "%tmp_97 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 98" [../mat_mult.cpp:10]   --->   Operation 1325 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_98_cast = zext i16 %tmp_97" [../mat_mult.cpp:10]   --->   Operation 1326 'zext' 'tmp_98_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1327 [1/1] (0.00ns)   --->   "%A_addr_98 = getelementptr i32 %A, i64 0, i64 %tmp_98_cast" [../mat_mult.cpp:10]   --->   Operation 1327 'getelementptr' 'A_addr_98' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_98 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 99" [../mat_mult.cpp:10]   --->   Operation 1328 'bitconcatenate' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_99_cast = zext i16 %tmp_98" [../mat_mult.cpp:10]   --->   Operation 1329 'zext' 'tmp_99_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1330 [1/1] (0.00ns)   --->   "%A_addr_99 = getelementptr i32 %A, i64 0, i64 %tmp_99_cast" [../mat_mult.cpp:10]   --->   Operation 1330 'getelementptr' 'A_addr_99' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1331 [1/2] (1.24ns)   --->   "%temp_a_96 = load i16 %A_addr_96" [../mat_mult.cpp:10]   --->   Operation 1331 'load' 'temp_a_96' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_50 : Operation 1332 [1/2] (1.24ns)   --->   "%temp_a_97 = load i16 %A_addr_97" [../mat_mult.cpp:10]   --->   Operation 1332 'load' 'temp_a_97' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_50 : Operation 1333 [2/2] (1.24ns)   --->   "%temp_a_98 = load i16 %A_addr_98" [../mat_mult.cpp:10]   --->   Operation 1333 'load' 'temp_a_98' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_50 : Operation 1334 [2/2] (1.24ns)   --->   "%temp_a_99 = load i16 %A_addr_99" [../mat_mult.cpp:10]   --->   Operation 1334 'load' 'temp_a_99' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_50 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln16_28 = sext i14 %tmp_272_cast" [../mat_mult.cpp:16]   --->   Operation 1335 'sext' 'sext_ln16_28' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln16_104 = zext i15 %sext_ln16_28" [../mat_mult.cpp:16]   --->   Operation 1336 'zext' 'zext_ln16_104' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1337 [1/1] (0.00ns)   --->   "%B_addr_98 = getelementptr i32 %B, i64 0, i64 %zext_ln16_104" [../mat_mult.cpp:16]   --->   Operation 1337 'getelementptr' 'B_addr_98' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln16_29 = sext i14 %add_ln16_13" [../mat_mult.cpp:16]   --->   Operation 1338 'sext' 'sext_ln16_29' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln16_105 = zext i15 %sext_ln16_29" [../mat_mult.cpp:16]   --->   Operation 1339 'zext' 'zext_ln16_105' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1340 [1/1] (0.00ns)   --->   "%B_addr_99 = getelementptr i32 %B, i64 0, i64 %zext_ln16_105" [../mat_mult.cpp:16]   --->   Operation 1340 'getelementptr' 'B_addr_99' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1341 [1/2] (1.24ns)   --->   "%temp_b_96 = load i16 %B_addr_96" [../mat_mult.cpp:16]   --->   Operation 1341 'load' 'temp_b_96' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_50 : Operation 1342 [1/2] (1.24ns)   --->   "%temp_b_97 = load i16 %B_addr_97" [../mat_mult.cpp:16]   --->   Operation 1342 'load' 'temp_b_97' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_50 : Operation 1343 [2/2] (1.24ns)   --->   "%temp_b_98 = load i16 %B_addr_98" [../mat_mult.cpp:16]   --->   Operation 1343 'load' 'temp_b_98' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_50 : Operation 1344 [2/2] (1.24ns)   --->   "%temp_b_99 = load i16 %B_addr_99" [../mat_mult.cpp:16]   --->   Operation 1344 'load' 'temp_b_99' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_50 : Operation 1345 [1/1] (3.17ns)   --->   "%mul_ln17_18 = mul i32 %temp_b_96, i32 %temp_a_96" [../mat_mult.cpp:17]   --->   Operation 1345 'mul' 'mul_ln17_18' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1346 [1/1] (3.17ns)   --->   "%mul_ln17_200 = mul i32 %temp_b_97, i32 %temp_a_97" [../mat_mult.cpp:17]   --->   Operation 1346 'mul' 'mul_ln17_200' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_84 = add i32 %add_ln17_83, i32 %add_ln17_80" [../mat_mult.cpp:17]   --->   Operation 1347 'add' 'add_ln17_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1348 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_92 = add i32 %add_ln17_91, i32 %add_ln17_84" [../mat_mult.cpp:17]   --->   Operation 1348 'add' 'add_ln17_92' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1349 [1/1] (0.88ns)   --->   "%add_ln17_94 = add i32 %mul_ln17_18, i32 %mul_ln17_200" [../mat_mult.cpp:17]   --->   Operation 1349 'add' 'add_ln17_94' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.29>
ST_51 : Operation 1350 [1/1] (0.00ns)   --->   "%tmp_99 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 100" [../mat_mult.cpp:10]   --->   Operation 1350 'bitconcatenate' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_100_cast = zext i16 %tmp_99" [../mat_mult.cpp:10]   --->   Operation 1351 'zext' 'tmp_100_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1352 [1/1] (0.00ns)   --->   "%A_addr_100 = getelementptr i32 %A, i64 0, i64 %tmp_100_cast" [../mat_mult.cpp:10]   --->   Operation 1352 'getelementptr' 'A_addr_100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp_100 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 101" [../mat_mult.cpp:10]   --->   Operation 1353 'bitconcatenate' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_101_cast = zext i16 %tmp_100" [../mat_mult.cpp:10]   --->   Operation 1354 'zext' 'tmp_101_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1355 [1/1] (0.00ns)   --->   "%A_addr_101 = getelementptr i32 %A, i64 0, i64 %tmp_101_cast" [../mat_mult.cpp:10]   --->   Operation 1355 'getelementptr' 'A_addr_101' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1356 [1/2] (1.24ns)   --->   "%temp_a_98 = load i16 %A_addr_98" [../mat_mult.cpp:10]   --->   Operation 1356 'load' 'temp_a_98' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_51 : Operation 1357 [1/2] (1.24ns)   --->   "%temp_a_99 = load i16 %A_addr_99" [../mat_mult.cpp:10]   --->   Operation 1357 'load' 'temp_a_99' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_51 : Operation 1358 [2/2] (1.24ns)   --->   "%temp_a_100 = load i16 %A_addr_100" [../mat_mult.cpp:10]   --->   Operation 1358 'load' 'temp_a_100' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_51 : Operation 1359 [2/2] (1.24ns)   --->   "%temp_a_101 = load i16 %A_addr_101" [../mat_mult.cpp:10]   --->   Operation 1359 'load' 'temp_a_101' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_51 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln16_30 = sext i14 %tmp_273_cast" [../mat_mult.cpp:16]   --->   Operation 1360 'sext' 'sext_ln16_30' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln16_106 = zext i15 %sext_ln16_30" [../mat_mult.cpp:16]   --->   Operation 1361 'zext' 'zext_ln16_106' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1362 [1/1] (0.00ns)   --->   "%B_addr_100 = getelementptr i32 %B, i64 0, i64 %zext_ln16_106" [../mat_mult.cpp:16]   --->   Operation 1362 'getelementptr' 'B_addr_100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln16_31 = sext i14 %add_ln16_14" [../mat_mult.cpp:16]   --->   Operation 1363 'sext' 'sext_ln16_31' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1364 [1/1] (0.00ns)   --->   "%zext_ln16_107 = zext i15 %sext_ln16_31" [../mat_mult.cpp:16]   --->   Operation 1364 'zext' 'zext_ln16_107' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1365 [1/1] (0.00ns)   --->   "%B_addr_101 = getelementptr i32 %B, i64 0, i64 %zext_ln16_107" [../mat_mult.cpp:16]   --->   Operation 1365 'getelementptr' 'B_addr_101' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1366 [1/2] (1.24ns)   --->   "%temp_b_98 = load i16 %B_addr_98" [../mat_mult.cpp:16]   --->   Operation 1366 'load' 'temp_b_98' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_51 : Operation 1367 [1/2] (1.24ns)   --->   "%temp_b_99 = load i16 %B_addr_99" [../mat_mult.cpp:16]   --->   Operation 1367 'load' 'temp_b_99' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_51 : Operation 1368 [2/2] (1.24ns)   --->   "%temp_b_100 = load i16 %B_addr_100" [../mat_mult.cpp:16]   --->   Operation 1368 'load' 'temp_b_100' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_51 : Operation 1369 [2/2] (1.24ns)   --->   "%temp_b_101 = load i16 %B_addr_101" [../mat_mult.cpp:16]   --->   Operation 1369 'load' 'temp_b_101' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_51 : Operation 1370 [1/1] (3.17ns)   --->   "%mul_ln17_37 = mul i32 %temp_b_99, i32 %temp_a_99" [../mat_mult.cpp:17]   --->   Operation 1370 'mul' 'mul_ln17_37' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1371 [1/1] (3.17ns)   --->   "%mul_ln17_127 = mul i32 %temp_b_98, i32 %temp_a_98" [../mat_mult.cpp:17]   --->   Operation 1371 'mul' 'mul_ln17_127' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1372 [1/1] (0.88ns)   --->   "%add_ln17_95 = add i32 %mul_ln17_127, i32 %mul_ln17_37" [../mat_mult.cpp:17]   --->   Operation 1372 'add' 'add_ln17_95' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.41>
ST_52 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_101 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 102" [../mat_mult.cpp:10]   --->   Operation 1373 'bitconcatenate' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_102_cast = zext i16 %tmp_101" [../mat_mult.cpp:10]   --->   Operation 1374 'zext' 'tmp_102_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1375 [1/1] (0.00ns)   --->   "%A_addr_102 = getelementptr i32 %A, i64 0, i64 %tmp_102_cast" [../mat_mult.cpp:10]   --->   Operation 1375 'getelementptr' 'A_addr_102' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_102 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 103" [../mat_mult.cpp:10]   --->   Operation 1376 'bitconcatenate' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1377 [1/1] (0.00ns)   --->   "%tmp_103_cast = zext i16 %tmp_102" [../mat_mult.cpp:10]   --->   Operation 1377 'zext' 'tmp_103_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1378 [1/1] (0.00ns)   --->   "%A_addr_103 = getelementptr i32 %A, i64 0, i64 %tmp_103_cast" [../mat_mult.cpp:10]   --->   Operation 1378 'getelementptr' 'A_addr_103' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1379 [1/2] (1.24ns)   --->   "%temp_a_100 = load i16 %A_addr_100" [../mat_mult.cpp:10]   --->   Operation 1379 'load' 'temp_a_100' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_52 : Operation 1380 [1/2] (1.24ns)   --->   "%temp_a_101 = load i16 %A_addr_101" [../mat_mult.cpp:10]   --->   Operation 1380 'load' 'temp_a_101' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_52 : Operation 1381 [2/2] (1.24ns)   --->   "%temp_a_102 = load i16 %A_addr_102" [../mat_mult.cpp:10]   --->   Operation 1381 'load' 'temp_a_102' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_52 : Operation 1382 [2/2] (1.24ns)   --->   "%temp_a_103 = load i16 %A_addr_103" [../mat_mult.cpp:10]   --->   Operation 1382 'load' 'temp_a_103' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_52 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln16_32 = sext i14 %tmp_274_cast" [../mat_mult.cpp:16]   --->   Operation 1383 'sext' 'sext_ln16_32' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1384 [1/1] (0.00ns)   --->   "%zext_ln16_108 = zext i15 %sext_ln16_32" [../mat_mult.cpp:16]   --->   Operation 1384 'zext' 'zext_ln16_108' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1385 [1/1] (0.00ns)   --->   "%B_addr_102 = getelementptr i32 %B, i64 0, i64 %zext_ln16_108" [../mat_mult.cpp:16]   --->   Operation 1385 'getelementptr' 'B_addr_102' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln16_33 = sext i14 %add_ln16_15" [../mat_mult.cpp:16]   --->   Operation 1386 'sext' 'sext_ln16_33' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln16_109 = zext i15 %sext_ln16_33" [../mat_mult.cpp:16]   --->   Operation 1387 'zext' 'zext_ln16_109' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1388 [1/1] (0.00ns)   --->   "%B_addr_103 = getelementptr i32 %B, i64 0, i64 %zext_ln16_109" [../mat_mult.cpp:16]   --->   Operation 1388 'getelementptr' 'B_addr_103' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1389 [1/2] (1.24ns)   --->   "%temp_b_100 = load i16 %B_addr_100" [../mat_mult.cpp:16]   --->   Operation 1389 'load' 'temp_b_100' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_52 : Operation 1390 [1/2] (1.24ns)   --->   "%temp_b_101 = load i16 %B_addr_101" [../mat_mult.cpp:16]   --->   Operation 1390 'load' 'temp_b_101' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_52 : Operation 1391 [2/2] (1.24ns)   --->   "%temp_b_102 = load i16 %B_addr_102" [../mat_mult.cpp:16]   --->   Operation 1391 'load' 'temp_b_102' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_52 : Operation 1392 [2/2] (1.24ns)   --->   "%temp_b_103 = load i16 %B_addr_103" [../mat_mult.cpp:16]   --->   Operation 1392 'load' 'temp_b_103' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_52 : Operation 1393 [1/1] (3.17ns)   --->   "%mul_ln17_154 = mul i32 %temp_b_101, i32 %temp_a_101" [../mat_mult.cpp:17]   --->   Operation 1393 'mul' 'mul_ln17_154' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1394 [1/1] (3.17ns)   --->   "%mul_ln17_223 = mul i32 %temp_b_100, i32 %temp_a_100" [../mat_mult.cpp:17]   --->   Operation 1394 'mul' 'mul_ln17_223' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.76>
ST_53 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp_103 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 104" [../mat_mult.cpp:10]   --->   Operation 1395 'bitconcatenate' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_104_cast = zext i16 %tmp_103" [../mat_mult.cpp:10]   --->   Operation 1396 'zext' 'tmp_104_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1397 [1/1] (0.00ns)   --->   "%A_addr_104 = getelementptr i32 %A, i64 0, i64 %tmp_104_cast" [../mat_mult.cpp:10]   --->   Operation 1397 'getelementptr' 'A_addr_104' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1398 [1/1] (0.00ns)   --->   "%tmp_104 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 105" [../mat_mult.cpp:10]   --->   Operation 1398 'bitconcatenate' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1399 [1/1] (0.00ns)   --->   "%tmp_105_cast = zext i16 %tmp_104" [../mat_mult.cpp:10]   --->   Operation 1399 'zext' 'tmp_105_cast' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1400 [1/1] (0.00ns)   --->   "%A_addr_105 = getelementptr i32 %A, i64 0, i64 %tmp_105_cast" [../mat_mult.cpp:10]   --->   Operation 1400 'getelementptr' 'A_addr_105' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1401 [1/2] (1.24ns)   --->   "%temp_a_102 = load i16 %A_addr_102" [../mat_mult.cpp:10]   --->   Operation 1401 'load' 'temp_a_102' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_53 : Operation 1402 [1/2] (1.24ns)   --->   "%temp_a_103 = load i16 %A_addr_103" [../mat_mult.cpp:10]   --->   Operation 1402 'load' 'temp_a_103' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_53 : Operation 1403 [2/2] (1.24ns)   --->   "%temp_a_104 = load i16 %A_addr_104" [../mat_mult.cpp:10]   --->   Operation 1403 'load' 'temp_a_104' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_53 : Operation 1404 [2/2] (1.24ns)   --->   "%temp_a_105 = load i16 %A_addr_105" [../mat_mult.cpp:10]   --->   Operation 1404 'load' 'temp_a_105' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_53 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln16_34 = sext i14 %tmp_275_cast" [../mat_mult.cpp:16]   --->   Operation 1405 'sext' 'sext_ln16_34' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1406 [1/1] (0.00ns)   --->   "%zext_ln16_110 = zext i15 %sext_ln16_34" [../mat_mult.cpp:16]   --->   Operation 1406 'zext' 'zext_ln16_110' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1407 [1/1] (0.00ns)   --->   "%B_addr_104 = getelementptr i32 %B, i64 0, i64 %zext_ln16_110" [../mat_mult.cpp:16]   --->   Operation 1407 'getelementptr' 'B_addr_104' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln16_35 = sext i14 %add_ln16_16" [../mat_mult.cpp:16]   --->   Operation 1408 'sext' 'sext_ln16_35' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln16_111 = zext i15 %sext_ln16_35" [../mat_mult.cpp:16]   --->   Operation 1409 'zext' 'zext_ln16_111' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1410 [1/1] (0.00ns)   --->   "%B_addr_105 = getelementptr i32 %B, i64 0, i64 %zext_ln16_111" [../mat_mult.cpp:16]   --->   Operation 1410 'getelementptr' 'B_addr_105' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1411 [1/2] (1.24ns)   --->   "%temp_b_102 = load i16 %B_addr_102" [../mat_mult.cpp:16]   --->   Operation 1411 'load' 'temp_b_102' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_53 : Operation 1412 [1/2] (1.24ns)   --->   "%temp_b_103 = load i16 %B_addr_103" [../mat_mult.cpp:16]   --->   Operation 1412 'load' 'temp_b_103' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_53 : Operation 1413 [2/2] (1.24ns)   --->   "%temp_b_104 = load i16 %B_addr_104" [../mat_mult.cpp:16]   --->   Operation 1413 'load' 'temp_b_104' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_53 : Operation 1414 [2/2] (1.24ns)   --->   "%temp_b_105 = load i16 %B_addr_105" [../mat_mult.cpp:16]   --->   Operation 1414 'load' 'temp_b_105' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_53 : Operation 1415 [1/1] (3.17ns)   --->   "%mul_ln17_21 = mul i32 %temp_b_103, i32 %temp_a_103" [../mat_mult.cpp:17]   --->   Operation 1415 'mul' 'mul_ln17_21' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1416 [1/1] (3.17ns)   --->   "%mul_ln17_86 = mul i32 %temp_b_102, i32 %temp_a_102" [../mat_mult.cpp:17]   --->   Operation 1416 'mul' 'mul_ln17_86' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_96 = add i32 %add_ln17_95, i32 %add_ln17_94" [../mat_mult.cpp:17]   --->   Operation 1417 'add' 'add_ln17_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_97 = add i32 %mul_ln17_223, i32 %mul_ln17_154" [../mat_mult.cpp:17]   --->   Operation 1418 'add' 'add_ln17_97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1419 [1/1] (0.88ns)   --->   "%add_ln17_98 = add i32 %mul_ln17_86, i32 %mul_ln17_21" [../mat_mult.cpp:17]   --->   Operation 1419 'add' 'add_ln17_98' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1420 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_99 = add i32 %add_ln17_98, i32 %add_ln17_97" [../mat_mult.cpp:17]   --->   Operation 1420 'add' 'add_ln17_99' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 1421 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_100 = add i32 %add_ln17_99, i32 %add_ln17_96" [../mat_mult.cpp:17]   --->   Operation 1421 'add' 'add_ln17_100' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 5.29>
ST_54 : Operation 1422 [1/1] (0.00ns)   --->   "%tmp_105 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 106" [../mat_mult.cpp:10]   --->   Operation 1422 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1423 [1/1] (0.00ns)   --->   "%tmp_106_cast = zext i16 %tmp_105" [../mat_mult.cpp:10]   --->   Operation 1423 'zext' 'tmp_106_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1424 [1/1] (0.00ns)   --->   "%A_addr_106 = getelementptr i32 %A, i64 0, i64 %tmp_106_cast" [../mat_mult.cpp:10]   --->   Operation 1424 'getelementptr' 'A_addr_106' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1425 [1/1] (0.00ns)   --->   "%tmp_106 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 107" [../mat_mult.cpp:10]   --->   Operation 1425 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1426 [1/1] (0.00ns)   --->   "%tmp_107_cast = zext i16 %tmp_106" [../mat_mult.cpp:10]   --->   Operation 1426 'zext' 'tmp_107_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1427 [1/1] (0.00ns)   --->   "%A_addr_107 = getelementptr i32 %A, i64 0, i64 %tmp_107_cast" [../mat_mult.cpp:10]   --->   Operation 1427 'getelementptr' 'A_addr_107' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1428 [1/2] (1.24ns)   --->   "%temp_a_104 = load i16 %A_addr_104" [../mat_mult.cpp:10]   --->   Operation 1428 'load' 'temp_a_104' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_54 : Operation 1429 [1/2] (1.24ns)   --->   "%temp_a_105 = load i16 %A_addr_105" [../mat_mult.cpp:10]   --->   Operation 1429 'load' 'temp_a_105' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_54 : Operation 1430 [2/2] (1.24ns)   --->   "%temp_a_106 = load i16 %A_addr_106" [../mat_mult.cpp:10]   --->   Operation 1430 'load' 'temp_a_106' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_54 : Operation 1431 [2/2] (1.24ns)   --->   "%temp_a_107 = load i16 %A_addr_107" [../mat_mult.cpp:10]   --->   Operation 1431 'load' 'temp_a_107' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_54 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln16_36 = sext i14 %tmp_276_cast" [../mat_mult.cpp:16]   --->   Operation 1432 'sext' 'sext_ln16_36' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln16_112 = zext i15 %sext_ln16_36" [../mat_mult.cpp:16]   --->   Operation 1433 'zext' 'zext_ln16_112' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1434 [1/1] (0.00ns)   --->   "%B_addr_106 = getelementptr i32 %B, i64 0, i64 %zext_ln16_112" [../mat_mult.cpp:16]   --->   Operation 1434 'getelementptr' 'B_addr_106' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln16_37 = sext i14 %add_ln16_17" [../mat_mult.cpp:16]   --->   Operation 1435 'sext' 'sext_ln16_37' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1436 [1/1] (0.00ns)   --->   "%zext_ln16_113 = zext i15 %sext_ln16_37" [../mat_mult.cpp:16]   --->   Operation 1436 'zext' 'zext_ln16_113' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1437 [1/1] (0.00ns)   --->   "%B_addr_107 = getelementptr i32 %B, i64 0, i64 %zext_ln16_113" [../mat_mult.cpp:16]   --->   Operation 1437 'getelementptr' 'B_addr_107' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1438 [1/2] (1.24ns)   --->   "%temp_b_104 = load i16 %B_addr_104" [../mat_mult.cpp:16]   --->   Operation 1438 'load' 'temp_b_104' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_54 : Operation 1439 [1/2] (1.24ns)   --->   "%temp_b_105 = load i16 %B_addr_105" [../mat_mult.cpp:16]   --->   Operation 1439 'load' 'temp_b_105' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_54 : Operation 1440 [2/2] (1.24ns)   --->   "%temp_b_106 = load i16 %B_addr_106" [../mat_mult.cpp:16]   --->   Operation 1440 'load' 'temp_b_106' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_54 : Operation 1441 [2/2] (1.24ns)   --->   "%temp_b_107 = load i16 %B_addr_107" [../mat_mult.cpp:16]   --->   Operation 1441 'load' 'temp_b_107' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_54 : Operation 1442 [1/1] (3.17ns)   --->   "%mul_ln17_163 = mul i32 %temp_b_105, i32 %temp_a_105" [../mat_mult.cpp:17]   --->   Operation 1442 'mul' 'mul_ln17_163' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1443 [1/1] (3.17ns)   --->   "%mul_ln17_220 = mul i32 %temp_b_104, i32 %temp_a_104" [../mat_mult.cpp:17]   --->   Operation 1443 'mul' 'mul_ln17_220' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1444 [1/1] (0.88ns)   --->   "%add_ln17_101 = add i32 %mul_ln17_220, i32 %mul_ln17_163" [../mat_mult.cpp:17]   --->   Operation 1444 'add' 'add_ln17_101' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.29>
ST_55 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp_107 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 108" [../mat_mult.cpp:10]   --->   Operation 1445 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_108_cast = zext i16 %tmp_107" [../mat_mult.cpp:10]   --->   Operation 1446 'zext' 'tmp_108_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1447 [1/1] (0.00ns)   --->   "%A_addr_108 = getelementptr i32 %A, i64 0, i64 %tmp_108_cast" [../mat_mult.cpp:10]   --->   Operation 1447 'getelementptr' 'A_addr_108' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_108 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 109" [../mat_mult.cpp:10]   --->   Operation 1448 'bitconcatenate' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i16 %tmp_108" [../mat_mult.cpp:10]   --->   Operation 1449 'zext' 'tmp_109_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1450 [1/1] (0.00ns)   --->   "%A_addr_109 = getelementptr i32 %A, i64 0, i64 %tmp_109_cast" [../mat_mult.cpp:10]   --->   Operation 1450 'getelementptr' 'A_addr_109' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1451 [1/2] (1.24ns)   --->   "%temp_a_106 = load i16 %A_addr_106" [../mat_mult.cpp:10]   --->   Operation 1451 'load' 'temp_a_106' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_55 : Operation 1452 [1/2] (1.24ns)   --->   "%temp_a_107 = load i16 %A_addr_107" [../mat_mult.cpp:10]   --->   Operation 1452 'load' 'temp_a_107' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_55 : Operation 1453 [2/2] (1.24ns)   --->   "%temp_a_108 = load i16 %A_addr_108" [../mat_mult.cpp:10]   --->   Operation 1453 'load' 'temp_a_108' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_55 : Operation 1454 [2/2] (1.24ns)   --->   "%temp_a_109 = load i16 %A_addr_109" [../mat_mult.cpp:10]   --->   Operation 1454 'load' 'temp_a_109' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_55 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln16_38 = sext i14 %tmp_277_cast" [../mat_mult.cpp:16]   --->   Operation 1455 'sext' 'sext_ln16_38' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln16_114 = zext i15 %sext_ln16_38" [../mat_mult.cpp:16]   --->   Operation 1456 'zext' 'zext_ln16_114' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1457 [1/1] (0.00ns)   --->   "%B_addr_108 = getelementptr i32 %B, i64 0, i64 %zext_ln16_114" [../mat_mult.cpp:16]   --->   Operation 1457 'getelementptr' 'B_addr_108' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln16_39 = sext i14 %add_ln16_18" [../mat_mult.cpp:16]   --->   Operation 1458 'sext' 'sext_ln16_39' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln16_115 = zext i15 %sext_ln16_39" [../mat_mult.cpp:16]   --->   Operation 1459 'zext' 'zext_ln16_115' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1460 [1/1] (0.00ns)   --->   "%B_addr_109 = getelementptr i32 %B, i64 0, i64 %zext_ln16_115" [../mat_mult.cpp:16]   --->   Operation 1460 'getelementptr' 'B_addr_109' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1461 [1/2] (1.24ns)   --->   "%temp_b_106 = load i16 %B_addr_106" [../mat_mult.cpp:16]   --->   Operation 1461 'load' 'temp_b_106' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_55 : Operation 1462 [1/2] (1.24ns)   --->   "%temp_b_107 = load i16 %B_addr_107" [../mat_mult.cpp:16]   --->   Operation 1462 'load' 'temp_b_107' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_55 : Operation 1463 [2/2] (1.24ns)   --->   "%temp_b_108 = load i16 %B_addr_108" [../mat_mult.cpp:16]   --->   Operation 1463 'load' 'temp_b_108' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_55 : Operation 1464 [2/2] (1.24ns)   --->   "%temp_b_109 = load i16 %B_addr_109" [../mat_mult.cpp:16]   --->   Operation 1464 'load' 'temp_b_109' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_55 : Operation 1465 [1/1] (3.17ns)   --->   "%mul_ln17_46 = mul i32 %temp_b_107, i32 %temp_a_107" [../mat_mult.cpp:17]   --->   Operation 1465 'mul' 'mul_ln17_46' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1466 [1/1] (3.17ns)   --->   "%mul_ln17_115 = mul i32 %temp_b_106, i32 %temp_a_106" [../mat_mult.cpp:17]   --->   Operation 1466 'mul' 'mul_ln17_115' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1467 [1/1] (0.88ns)   --->   "%add_ln17_102 = add i32 %mul_ln17_115, i32 %mul_ln17_46" [../mat_mult.cpp:17]   --->   Operation 1467 'add' 'add_ln17_102' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.41>
ST_56 : Operation 1468 [1/1] (0.00ns)   --->   "%tmp_109 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 110" [../mat_mult.cpp:10]   --->   Operation 1468 'bitconcatenate' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_110_cast = zext i16 %tmp_109" [../mat_mult.cpp:10]   --->   Operation 1469 'zext' 'tmp_110_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1470 [1/1] (0.00ns)   --->   "%A_addr_110 = getelementptr i32 %A, i64 0, i64 %tmp_110_cast" [../mat_mult.cpp:10]   --->   Operation 1470 'getelementptr' 'A_addr_110' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1471 [1/1] (0.00ns)   --->   "%tmp_110 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 111" [../mat_mult.cpp:10]   --->   Operation 1471 'bitconcatenate' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_111_cast = zext i16 %tmp_110" [../mat_mult.cpp:10]   --->   Operation 1472 'zext' 'tmp_111_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1473 [1/1] (0.00ns)   --->   "%A_addr_111 = getelementptr i32 %A, i64 0, i64 %tmp_111_cast" [../mat_mult.cpp:10]   --->   Operation 1473 'getelementptr' 'A_addr_111' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1474 [1/2] (1.24ns)   --->   "%temp_a_108 = load i16 %A_addr_108" [../mat_mult.cpp:10]   --->   Operation 1474 'load' 'temp_a_108' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_56 : Operation 1475 [1/2] (1.24ns)   --->   "%temp_a_109 = load i16 %A_addr_109" [../mat_mult.cpp:10]   --->   Operation 1475 'load' 'temp_a_109' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_56 : Operation 1476 [2/2] (1.24ns)   --->   "%temp_a_110 = load i16 %A_addr_110" [../mat_mult.cpp:10]   --->   Operation 1476 'load' 'temp_a_110' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_56 : Operation 1477 [2/2] (1.24ns)   --->   "%temp_a_111 = load i16 %A_addr_111" [../mat_mult.cpp:10]   --->   Operation 1477 'load' 'temp_a_111' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_56 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln16_40 = sext i14 %tmp_278_cast" [../mat_mult.cpp:16]   --->   Operation 1478 'sext' 'sext_ln16_40' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln16_116 = zext i15 %sext_ln16_40" [../mat_mult.cpp:16]   --->   Operation 1479 'zext' 'zext_ln16_116' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1480 [1/1] (0.00ns)   --->   "%B_addr_110 = getelementptr i32 %B, i64 0, i64 %zext_ln16_116" [../mat_mult.cpp:16]   --->   Operation 1480 'getelementptr' 'B_addr_110' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln16_41 = sext i14 %add_ln16_19" [../mat_mult.cpp:16]   --->   Operation 1481 'sext' 'sext_ln16_41' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1482 [1/1] (0.00ns)   --->   "%zext_ln16_117 = zext i15 %sext_ln16_41" [../mat_mult.cpp:16]   --->   Operation 1482 'zext' 'zext_ln16_117' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1483 [1/1] (0.00ns)   --->   "%B_addr_111 = getelementptr i32 %B, i64 0, i64 %zext_ln16_117" [../mat_mult.cpp:16]   --->   Operation 1483 'getelementptr' 'B_addr_111' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1484 [1/2] (1.24ns)   --->   "%temp_b_108 = load i16 %B_addr_108" [../mat_mult.cpp:16]   --->   Operation 1484 'load' 'temp_b_108' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_56 : Operation 1485 [1/2] (1.24ns)   --->   "%temp_b_109 = load i16 %B_addr_109" [../mat_mult.cpp:16]   --->   Operation 1485 'load' 'temp_b_109' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_56 : Operation 1486 [2/2] (1.24ns)   --->   "%temp_b_110 = load i16 %B_addr_110" [../mat_mult.cpp:16]   --->   Operation 1486 'load' 'temp_b_110' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_56 : Operation 1487 [2/2] (1.24ns)   --->   "%temp_b_111 = load i16 %B_addr_111" [../mat_mult.cpp:16]   --->   Operation 1487 'load' 'temp_b_111' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_56 : Operation 1488 [1/1] (3.17ns)   --->   "%mul_ln17_3 = mul i32 %temp_b_108, i32 %temp_a_108" [../mat_mult.cpp:17]   --->   Operation 1488 'mul' 'mul_ln17_3' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1489 [1/1] (3.17ns)   --->   "%mul_ln17_218 = mul i32 %temp_b_109, i32 %temp_a_109" [../mat_mult.cpp:17]   --->   Operation 1489 'mul' 'mul_ln17_218' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.76>
ST_57 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp_111 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 112" [../mat_mult.cpp:10]   --->   Operation 1490 'bitconcatenate' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_112_cast = zext i16 %tmp_111" [../mat_mult.cpp:10]   --->   Operation 1491 'zext' 'tmp_112_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1492 [1/1] (0.00ns)   --->   "%A_addr_112 = getelementptr i32 %A, i64 0, i64 %tmp_112_cast" [../mat_mult.cpp:10]   --->   Operation 1492 'getelementptr' 'A_addr_112' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_112 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 113" [../mat_mult.cpp:10]   --->   Operation 1493 'bitconcatenate' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1494 [1/1] (0.00ns)   --->   "%tmp_113_cast = zext i16 %tmp_112" [../mat_mult.cpp:10]   --->   Operation 1494 'zext' 'tmp_113_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1495 [1/1] (0.00ns)   --->   "%A_addr_113 = getelementptr i32 %A, i64 0, i64 %tmp_113_cast" [../mat_mult.cpp:10]   --->   Operation 1495 'getelementptr' 'A_addr_113' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1496 [1/2] (1.24ns)   --->   "%temp_a_110 = load i16 %A_addr_110" [../mat_mult.cpp:10]   --->   Operation 1496 'load' 'temp_a_110' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_57 : Operation 1497 [1/2] (1.24ns)   --->   "%temp_a_111 = load i16 %A_addr_111" [../mat_mult.cpp:10]   --->   Operation 1497 'load' 'temp_a_111' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_57 : Operation 1498 [2/2] (1.24ns)   --->   "%temp_a_112 = load i16 %A_addr_112" [../mat_mult.cpp:10]   --->   Operation 1498 'load' 'temp_a_112' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_57 : Operation 1499 [2/2] (1.24ns)   --->   "%temp_a_113 = load i16 %A_addr_113" [../mat_mult.cpp:10]   --->   Operation 1499 'load' 'temp_a_113' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_57 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln16_42 = sext i13 %tmp_263_cast" [../mat_mult.cpp:16]   --->   Operation 1500 'sext' 'sext_ln16_42' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1501 [1/1] (0.00ns)   --->   "%zext_ln16_118 = zext i15 %sext_ln16_42" [../mat_mult.cpp:16]   --->   Operation 1501 'zext' 'zext_ln16_118' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1502 [1/1] (0.00ns)   --->   "%B_addr_112 = getelementptr i32 %B, i64 0, i64 %zext_ln16_118" [../mat_mult.cpp:16]   --->   Operation 1502 'getelementptr' 'B_addr_112' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln16_43 = sext i13 %add_ln16_7" [../mat_mult.cpp:16]   --->   Operation 1503 'sext' 'sext_ln16_43' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1504 [1/1] (0.00ns)   --->   "%zext_ln16_119 = zext i15 %sext_ln16_43" [../mat_mult.cpp:16]   --->   Operation 1504 'zext' 'zext_ln16_119' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1505 [1/1] (0.00ns)   --->   "%B_addr_113 = getelementptr i32 %B, i64 0, i64 %zext_ln16_119" [../mat_mult.cpp:16]   --->   Operation 1505 'getelementptr' 'B_addr_113' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1506 [1/2] (1.24ns)   --->   "%temp_b_110 = load i16 %B_addr_110" [../mat_mult.cpp:16]   --->   Operation 1506 'load' 'temp_b_110' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_57 : Operation 1507 [1/2] (1.24ns)   --->   "%temp_b_111 = load i16 %B_addr_111" [../mat_mult.cpp:16]   --->   Operation 1507 'load' 'temp_b_111' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_57 : Operation 1508 [2/2] (1.24ns)   --->   "%temp_b_112 = load i16 %B_addr_112" [../mat_mult.cpp:16]   --->   Operation 1508 'load' 'temp_b_112' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_57 : Operation 1509 [2/2] (1.24ns)   --->   "%temp_b_113 = load i16 %B_addr_113" [../mat_mult.cpp:16]   --->   Operation 1509 'load' 'temp_b_113' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_57 : Operation 1510 [1/1] (3.17ns)   --->   "%mul_ln17_141 = mul i32 %temp_b_111, i32 %temp_a_111" [../mat_mult.cpp:17]   --->   Operation 1510 'mul' 'mul_ln17_141' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1511 [1/1] (3.17ns)   --->   "%mul_ln17_179 = mul i32 %temp_b_110, i32 %temp_a_110" [../mat_mult.cpp:17]   --->   Operation 1511 'mul' 'mul_ln17_179' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_103 = add i32 %add_ln17_102, i32 %add_ln17_101" [../mat_mult.cpp:17]   --->   Operation 1512 'add' 'add_ln17_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_104 = add i32 %mul_ln17_3, i32 %mul_ln17_218" [../mat_mult.cpp:17]   --->   Operation 1513 'add' 'add_ln17_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1514 [1/1] (0.88ns)   --->   "%add_ln17_105 = add i32 %mul_ln17_179, i32 %mul_ln17_141" [../mat_mult.cpp:17]   --->   Operation 1514 'add' 'add_ln17_105' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1515 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_106 = add i32 %add_ln17_105, i32 %add_ln17_104" [../mat_mult.cpp:17]   --->   Operation 1515 'add' 'add_ln17_106' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 1516 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_107 = add i32 %add_ln17_106, i32 %add_ln17_103" [../mat_mult.cpp:17]   --->   Operation 1516 'add' 'add_ln17_107' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 4.41>
ST_58 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_113 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 114" [../mat_mult.cpp:10]   --->   Operation 1517 'bitconcatenate' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1518 [1/1] (0.00ns)   --->   "%tmp_114_cast = zext i16 %tmp_113" [../mat_mult.cpp:10]   --->   Operation 1518 'zext' 'tmp_114_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1519 [1/1] (0.00ns)   --->   "%A_addr_114 = getelementptr i32 %A, i64 0, i64 %tmp_114_cast" [../mat_mult.cpp:10]   --->   Operation 1519 'getelementptr' 'A_addr_114' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_114 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 115" [../mat_mult.cpp:10]   --->   Operation 1520 'bitconcatenate' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_115_cast = zext i16 %tmp_114" [../mat_mult.cpp:10]   --->   Operation 1521 'zext' 'tmp_115_cast' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1522 [1/1] (0.00ns)   --->   "%A_addr_115 = getelementptr i32 %A, i64 0, i64 %tmp_115_cast" [../mat_mult.cpp:10]   --->   Operation 1522 'getelementptr' 'A_addr_115' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1523 [1/2] (1.24ns)   --->   "%temp_a_112 = load i16 %A_addr_112" [../mat_mult.cpp:10]   --->   Operation 1523 'load' 'temp_a_112' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_58 : Operation 1524 [1/2] (1.24ns)   --->   "%temp_a_113 = load i16 %A_addr_113" [../mat_mult.cpp:10]   --->   Operation 1524 'load' 'temp_a_113' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_58 : Operation 1525 [2/2] (1.24ns)   --->   "%temp_a_114 = load i16 %A_addr_114" [../mat_mult.cpp:10]   --->   Operation 1525 'load' 'temp_a_114' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_58 : Operation 1526 [2/2] (1.24ns)   --->   "%temp_a_115 = load i16 %A_addr_115" [../mat_mult.cpp:10]   --->   Operation 1526 'load' 'temp_a_115' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_58 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln16_44 = sext i13 %tmp_264_cast" [../mat_mult.cpp:16]   --->   Operation 1527 'sext' 'sext_ln16_44' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln16_120 = zext i15 %sext_ln16_44" [../mat_mult.cpp:16]   --->   Operation 1528 'zext' 'zext_ln16_120' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1529 [1/1] (0.00ns)   --->   "%B_addr_114 = getelementptr i32 %B, i64 0, i64 %zext_ln16_120" [../mat_mult.cpp:16]   --->   Operation 1529 'getelementptr' 'B_addr_114' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln16_45 = sext i13 %add_ln16_8" [../mat_mult.cpp:16]   --->   Operation 1530 'sext' 'sext_ln16_45' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln16_121 = zext i15 %sext_ln16_45" [../mat_mult.cpp:16]   --->   Operation 1531 'zext' 'zext_ln16_121' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1532 [1/1] (0.00ns)   --->   "%B_addr_115 = getelementptr i32 %B, i64 0, i64 %zext_ln16_121" [../mat_mult.cpp:16]   --->   Operation 1532 'getelementptr' 'B_addr_115' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1533 [1/2] (1.24ns)   --->   "%temp_b_112 = load i16 %B_addr_112" [../mat_mult.cpp:16]   --->   Operation 1533 'load' 'temp_b_112' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_58 : Operation 1534 [1/2] (1.24ns)   --->   "%temp_b_113 = load i16 %B_addr_113" [../mat_mult.cpp:16]   --->   Operation 1534 'load' 'temp_b_113' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_58 : Operation 1535 [2/2] (1.24ns)   --->   "%temp_b_114 = load i16 %B_addr_114" [../mat_mult.cpp:16]   --->   Operation 1535 'load' 'temp_b_114' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_58 : Operation 1536 [2/2] (1.24ns)   --->   "%temp_b_115 = load i16 %B_addr_115" [../mat_mult.cpp:16]   --->   Operation 1536 'load' 'temp_b_115' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_58 : Operation 1537 [1/1] (3.17ns)   --->   "%mul_ln17_55 = mul i32 %temp_b_113, i32 %temp_a_113" [../mat_mult.cpp:17]   --->   Operation 1537 'mul' 'mul_ln17_55' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1538 [1/1] (3.17ns)   --->   "%mul_ln17_102 = mul i32 %temp_b_112, i32 %temp_a_112" [../mat_mult.cpp:17]   --->   Operation 1538 'mul' 'mul_ln17_102' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.02>
ST_59 : Operation 1539 [1/1] (0.00ns)   --->   "%tmp_115 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 116" [../mat_mult.cpp:10]   --->   Operation 1539 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1540 [1/1] (0.00ns)   --->   "%tmp_116_cast = zext i16 %tmp_115" [../mat_mult.cpp:10]   --->   Operation 1540 'zext' 'tmp_116_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1541 [1/1] (0.00ns)   --->   "%A_addr_116 = getelementptr i32 %A, i64 0, i64 %tmp_116_cast" [../mat_mult.cpp:10]   --->   Operation 1541 'getelementptr' 'A_addr_116' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1542 [1/1] (0.00ns)   --->   "%tmp_116 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 117" [../mat_mult.cpp:10]   --->   Operation 1542 'bitconcatenate' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_117_cast = zext i16 %tmp_116" [../mat_mult.cpp:10]   --->   Operation 1543 'zext' 'tmp_117_cast' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1544 [1/1] (0.00ns)   --->   "%A_addr_117 = getelementptr i32 %A, i64 0, i64 %tmp_117_cast" [../mat_mult.cpp:10]   --->   Operation 1544 'getelementptr' 'A_addr_117' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1545 [1/2] (1.24ns)   --->   "%temp_a_114 = load i16 %A_addr_114" [../mat_mult.cpp:10]   --->   Operation 1545 'load' 'temp_a_114' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_59 : Operation 1546 [1/2] (1.24ns)   --->   "%temp_a_115 = load i16 %A_addr_115" [../mat_mult.cpp:10]   --->   Operation 1546 'load' 'temp_a_115' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_59 : Operation 1547 [2/2] (1.24ns)   --->   "%temp_a_116 = load i16 %A_addr_116" [../mat_mult.cpp:10]   --->   Operation 1547 'load' 'temp_a_116' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_59 : Operation 1548 [2/2] (1.24ns)   --->   "%temp_a_117 = load i16 %A_addr_117" [../mat_mult.cpp:10]   --->   Operation 1548 'load' 'temp_a_117' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_59 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln16_46 = sext i13 %tmp_265_cast" [../mat_mult.cpp:16]   --->   Operation 1549 'sext' 'sext_ln16_46' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln16_122 = zext i15 %sext_ln16_46" [../mat_mult.cpp:16]   --->   Operation 1550 'zext' 'zext_ln16_122' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1551 [1/1] (0.00ns)   --->   "%B_addr_116 = getelementptr i32 %B, i64 0, i64 %zext_ln16_122" [../mat_mult.cpp:16]   --->   Operation 1551 'getelementptr' 'B_addr_116' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1552 [1/1] (0.00ns)   --->   "%sext_ln16_47 = sext i13 %add_ln16_9" [../mat_mult.cpp:16]   --->   Operation 1552 'sext' 'sext_ln16_47' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1553 [1/1] (0.00ns)   --->   "%zext_ln16_123 = zext i15 %sext_ln16_47" [../mat_mult.cpp:16]   --->   Operation 1553 'zext' 'zext_ln16_123' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1554 [1/1] (0.00ns)   --->   "%B_addr_117 = getelementptr i32 %B, i64 0, i64 %zext_ln16_123" [../mat_mult.cpp:16]   --->   Operation 1554 'getelementptr' 'B_addr_117' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1555 [1/2] (1.24ns)   --->   "%temp_b_114 = load i16 %B_addr_114" [../mat_mult.cpp:16]   --->   Operation 1555 'load' 'temp_b_114' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_59 : Operation 1556 [1/2] (1.24ns)   --->   "%temp_b_115 = load i16 %B_addr_115" [../mat_mult.cpp:16]   --->   Operation 1556 'load' 'temp_b_115' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_59 : Operation 1557 [2/2] (1.24ns)   --->   "%temp_b_116 = load i16 %B_addr_116" [../mat_mult.cpp:16]   --->   Operation 1557 'load' 'temp_b_116' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_59 : Operation 1558 [2/2] (1.24ns)   --->   "%temp_b_117 = load i16 %B_addr_117" [../mat_mult.cpp:16]   --->   Operation 1558 'load' 'temp_b_117' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_59 : Operation 1559 [1/1] (3.17ns)   --->   "%mul_ln17_26 = mul i32 %temp_b_114, i32 %temp_a_114" [../mat_mult.cpp:17]   --->   Operation 1559 'mul' 'mul_ln17_26' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1560 [1/1] (3.17ns)   --->   "%mul_ln17_251 = mul i32 %temp_b_115, i32 %temp_a_115" [../mat_mult.cpp:17]   --->   Operation 1560 'mul' 'mul_ln17_251' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_109 = add i32 %mul_ln17_102, i32 %mul_ln17_55" [../mat_mult.cpp:17]   --->   Operation 1561 'add' 'add_ln17_109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 1562 [1/1] (0.88ns)   --->   "%add_ln17_110 = add i32 %mul_ln17_26, i32 %mul_ln17_251" [../mat_mult.cpp:17]   --->   Operation 1562 'add' 'add_ln17_110' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1563 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_111 = add i32 %add_ln17_110, i32 %add_ln17_109" [../mat_mult.cpp:17]   --->   Operation 1563 'add' 'add_ln17_111' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 59> <Delay = 4.41>
ST_60 : Operation 1564 [1/1] (0.00ns)   --->   "%tmp_117 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 118" [../mat_mult.cpp:10]   --->   Operation 1564 'bitconcatenate' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1565 [1/1] (0.00ns)   --->   "%tmp_118_cast = zext i16 %tmp_117" [../mat_mult.cpp:10]   --->   Operation 1565 'zext' 'tmp_118_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1566 [1/1] (0.00ns)   --->   "%A_addr_118 = getelementptr i32 %A, i64 0, i64 %tmp_118_cast" [../mat_mult.cpp:10]   --->   Operation 1566 'getelementptr' 'A_addr_118' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1567 [1/1] (0.00ns)   --->   "%tmp_118 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 119" [../mat_mult.cpp:10]   --->   Operation 1567 'bitconcatenate' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1568 [1/1] (0.00ns)   --->   "%tmp_119_cast = zext i16 %tmp_118" [../mat_mult.cpp:10]   --->   Operation 1568 'zext' 'tmp_119_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1569 [1/1] (0.00ns)   --->   "%A_addr_119 = getelementptr i32 %A, i64 0, i64 %tmp_119_cast" [../mat_mult.cpp:10]   --->   Operation 1569 'getelementptr' 'A_addr_119' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1570 [1/2] (1.24ns)   --->   "%temp_a_116 = load i16 %A_addr_116" [../mat_mult.cpp:10]   --->   Operation 1570 'load' 'temp_a_116' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_60 : Operation 1571 [1/2] (1.24ns)   --->   "%temp_a_117 = load i16 %A_addr_117" [../mat_mult.cpp:10]   --->   Operation 1571 'load' 'temp_a_117' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_60 : Operation 1572 [2/2] (1.24ns)   --->   "%temp_a_118 = load i16 %A_addr_118" [../mat_mult.cpp:10]   --->   Operation 1572 'load' 'temp_a_118' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_60 : Operation 1573 [2/2] (1.24ns)   --->   "%temp_a_119 = load i16 %A_addr_119" [../mat_mult.cpp:10]   --->   Operation 1573 'load' 'temp_a_119' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_60 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln16_48 = sext i13 %tmp_266_cast" [../mat_mult.cpp:16]   --->   Operation 1574 'sext' 'sext_ln16_48' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1575 [1/1] (0.00ns)   --->   "%zext_ln16_124 = zext i15 %sext_ln16_48" [../mat_mult.cpp:16]   --->   Operation 1575 'zext' 'zext_ln16_124' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1576 [1/1] (0.00ns)   --->   "%B_addr_118 = getelementptr i32 %B, i64 0, i64 %zext_ln16_124" [../mat_mult.cpp:16]   --->   Operation 1576 'getelementptr' 'B_addr_118' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln16_49 = sext i13 %add_ln16_10" [../mat_mult.cpp:16]   --->   Operation 1577 'sext' 'sext_ln16_49' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1578 [1/1] (0.00ns)   --->   "%zext_ln16_125 = zext i15 %sext_ln16_49" [../mat_mult.cpp:16]   --->   Operation 1578 'zext' 'zext_ln16_125' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1579 [1/1] (0.00ns)   --->   "%B_addr_119 = getelementptr i32 %B, i64 0, i64 %zext_ln16_125" [../mat_mult.cpp:16]   --->   Operation 1579 'getelementptr' 'B_addr_119' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1580 [1/2] (1.24ns)   --->   "%temp_b_116 = load i16 %B_addr_116" [../mat_mult.cpp:16]   --->   Operation 1580 'load' 'temp_b_116' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_60 : Operation 1581 [1/2] (1.24ns)   --->   "%temp_b_117 = load i16 %B_addr_117" [../mat_mult.cpp:16]   --->   Operation 1581 'load' 'temp_b_117' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_60 : Operation 1582 [2/2] (1.24ns)   --->   "%temp_b_118 = load i16 %B_addr_118" [../mat_mult.cpp:16]   --->   Operation 1582 'load' 'temp_b_118' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_60 : Operation 1583 [2/2] (1.24ns)   --->   "%temp_b_119 = load i16 %B_addr_119" [../mat_mult.cpp:16]   --->   Operation 1583 'load' 'temp_b_119' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_60 : Operation 1584 [1/1] (3.17ns)   --->   "%mul_ln17_207 = mul i32 %temp_b_117, i32 %temp_a_117" [../mat_mult.cpp:17]   --->   Operation 1584 'mul' 'mul_ln17_207' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1585 [1/1] (3.17ns)   --->   "%mul_ln17_225 = mul i32 %temp_b_116, i32 %temp_a_116" [../mat_mult.cpp:17]   --->   Operation 1585 'mul' 'mul_ln17_225' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.02>
ST_61 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_119 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 120" [../mat_mult.cpp:10]   --->   Operation 1586 'bitconcatenate' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1587 [1/1] (0.00ns)   --->   "%tmp_120_cast = zext i16 %tmp_119" [../mat_mult.cpp:10]   --->   Operation 1587 'zext' 'tmp_120_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1588 [1/1] (0.00ns)   --->   "%A_addr_120 = getelementptr i32 %A, i64 0, i64 %tmp_120_cast" [../mat_mult.cpp:10]   --->   Operation 1588 'getelementptr' 'A_addr_120' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_120 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 121" [../mat_mult.cpp:10]   --->   Operation 1589 'bitconcatenate' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1590 [1/1] (0.00ns)   --->   "%tmp_121_cast = zext i16 %tmp_120" [../mat_mult.cpp:10]   --->   Operation 1590 'zext' 'tmp_121_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1591 [1/1] (0.00ns)   --->   "%A_addr_121 = getelementptr i32 %A, i64 0, i64 %tmp_121_cast" [../mat_mult.cpp:10]   --->   Operation 1591 'getelementptr' 'A_addr_121' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1592 [1/2] (1.24ns)   --->   "%temp_a_118 = load i16 %A_addr_118" [../mat_mult.cpp:10]   --->   Operation 1592 'load' 'temp_a_118' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_61 : Operation 1593 [1/2] (1.24ns)   --->   "%temp_a_119 = load i16 %A_addr_119" [../mat_mult.cpp:10]   --->   Operation 1593 'load' 'temp_a_119' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_61 : Operation 1594 [2/2] (1.24ns)   --->   "%temp_a_120 = load i16 %A_addr_120" [../mat_mult.cpp:10]   --->   Operation 1594 'load' 'temp_a_120' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_61 : Operation 1595 [2/2] (1.24ns)   --->   "%temp_a_121 = load i16 %A_addr_121" [../mat_mult.cpp:10]   --->   Operation 1595 'load' 'temp_a_121' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_61 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln16_50 = sext i12 %tmp_259_cast" [../mat_mult.cpp:16]   --->   Operation 1596 'sext' 'sext_ln16_50' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1597 [1/1] (0.00ns)   --->   "%zext_ln16_126 = zext i15 %sext_ln16_50" [../mat_mult.cpp:16]   --->   Operation 1597 'zext' 'zext_ln16_126' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1598 [1/1] (0.00ns)   --->   "%B_addr_120 = getelementptr i32 %B, i64 0, i64 %zext_ln16_126" [../mat_mult.cpp:16]   --->   Operation 1598 'getelementptr' 'B_addr_120' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln16_51 = sext i12 %add_ln16_4" [../mat_mult.cpp:16]   --->   Operation 1599 'sext' 'sext_ln16_51' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1600 [1/1] (0.00ns)   --->   "%zext_ln16_127 = zext i15 %sext_ln16_51" [../mat_mult.cpp:16]   --->   Operation 1600 'zext' 'zext_ln16_127' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1601 [1/1] (0.00ns)   --->   "%B_addr_121 = getelementptr i32 %B, i64 0, i64 %zext_ln16_127" [../mat_mult.cpp:16]   --->   Operation 1601 'getelementptr' 'B_addr_121' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1602 [1/2] (1.24ns)   --->   "%temp_b_118 = load i16 %B_addr_118" [../mat_mult.cpp:16]   --->   Operation 1602 'load' 'temp_b_118' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_61 : Operation 1603 [1/2] (1.24ns)   --->   "%temp_b_119 = load i16 %B_addr_119" [../mat_mult.cpp:16]   --->   Operation 1603 'load' 'temp_b_119' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_61 : Operation 1604 [2/2] (1.24ns)   --->   "%temp_b_120 = load i16 %B_addr_120" [../mat_mult.cpp:16]   --->   Operation 1604 'load' 'temp_b_120' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_61 : Operation 1605 [2/2] (1.24ns)   --->   "%temp_b_121 = load i16 %B_addr_121" [../mat_mult.cpp:16]   --->   Operation 1605 'load' 'temp_b_121' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_61 : Operation 1606 [1/1] (3.17ns)   --->   "%mul_ln17_160 = mul i32 %temp_b_119, i32 %temp_a_119" [../mat_mult.cpp:17]   --->   Operation 1606 'mul' 'mul_ln17_160' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1607 [1/1] (3.17ns)   --->   "%mul_ln17_182 = mul i32 %temp_b_118, i32 %temp_a_118" [../mat_mult.cpp:17]   --->   Operation 1607 'mul' 'mul_ln17_182' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_112 = add i32 %mul_ln17_225, i32 %mul_ln17_207" [../mat_mult.cpp:17]   --->   Operation 1608 'add' 'add_ln17_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 1609 [1/1] (0.88ns)   --->   "%add_ln17_113 = add i32 %mul_ln17_182, i32 %mul_ln17_160" [../mat_mult.cpp:17]   --->   Operation 1609 'add' 'add_ln17_113' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1610 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_114 = add i32 %add_ln17_113, i32 %add_ln17_112" [../mat_mult.cpp:17]   --->   Operation 1610 'add' 'add_ln17_114' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 61> <Delay = 5.29>
ST_62 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_121 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 122" [../mat_mult.cpp:10]   --->   Operation 1611 'bitconcatenate' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_122_cast = zext i16 %tmp_121" [../mat_mult.cpp:10]   --->   Operation 1612 'zext' 'tmp_122_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1613 [1/1] (0.00ns)   --->   "%A_addr_122 = getelementptr i32 %A, i64 0, i64 %tmp_122_cast" [../mat_mult.cpp:10]   --->   Operation 1613 'getelementptr' 'A_addr_122' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_122 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 123" [../mat_mult.cpp:10]   --->   Operation 1614 'bitconcatenate' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1615 [1/1] (0.00ns)   --->   "%tmp_123_cast = zext i16 %tmp_122" [../mat_mult.cpp:10]   --->   Operation 1615 'zext' 'tmp_123_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1616 [1/1] (0.00ns)   --->   "%A_addr_123 = getelementptr i32 %A, i64 0, i64 %tmp_123_cast" [../mat_mult.cpp:10]   --->   Operation 1616 'getelementptr' 'A_addr_123' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1617 [1/2] (1.24ns)   --->   "%temp_a_120 = load i16 %A_addr_120" [../mat_mult.cpp:10]   --->   Operation 1617 'load' 'temp_a_120' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_62 : Operation 1618 [1/2] (1.24ns)   --->   "%temp_a_121 = load i16 %A_addr_121" [../mat_mult.cpp:10]   --->   Operation 1618 'load' 'temp_a_121' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_62 : Operation 1619 [2/2] (1.24ns)   --->   "%temp_a_122 = load i16 %A_addr_122" [../mat_mult.cpp:10]   --->   Operation 1619 'load' 'temp_a_122' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_62 : Operation 1620 [2/2] (1.24ns)   --->   "%temp_a_123 = load i16 %A_addr_123" [../mat_mult.cpp:10]   --->   Operation 1620 'load' 'temp_a_123' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_62 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln16_52 = sext i12 %tmp_260_cast" [../mat_mult.cpp:16]   --->   Operation 1621 'sext' 'sext_ln16_52' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln16_128 = zext i15 %sext_ln16_52" [../mat_mult.cpp:16]   --->   Operation 1622 'zext' 'zext_ln16_128' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1623 [1/1] (0.00ns)   --->   "%B_addr_122 = getelementptr i32 %B, i64 0, i64 %zext_ln16_128" [../mat_mult.cpp:16]   --->   Operation 1623 'getelementptr' 'B_addr_122' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln16_53 = sext i12 %add_ln16_5" [../mat_mult.cpp:16]   --->   Operation 1624 'sext' 'sext_ln16_53' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1625 [1/1] (0.00ns)   --->   "%zext_ln16_129 = zext i15 %sext_ln16_53" [../mat_mult.cpp:16]   --->   Operation 1625 'zext' 'zext_ln16_129' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1626 [1/1] (0.00ns)   --->   "%B_addr_123 = getelementptr i32 %B, i64 0, i64 %zext_ln16_129" [../mat_mult.cpp:16]   --->   Operation 1626 'getelementptr' 'B_addr_123' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1627 [1/2] (1.24ns)   --->   "%temp_b_120 = load i16 %B_addr_120" [../mat_mult.cpp:16]   --->   Operation 1627 'load' 'temp_b_120' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_62 : Operation 1628 [1/2] (1.24ns)   --->   "%temp_b_121 = load i16 %B_addr_121" [../mat_mult.cpp:16]   --->   Operation 1628 'load' 'temp_b_121' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_62 : Operation 1629 [2/2] (1.24ns)   --->   "%temp_b_122 = load i16 %B_addr_122" [../mat_mult.cpp:16]   --->   Operation 1629 'load' 'temp_b_122' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_62 : Operation 1630 [2/2] (1.24ns)   --->   "%temp_b_123 = load i16 %B_addr_123" [../mat_mult.cpp:16]   --->   Operation 1630 'load' 'temp_b_123' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_62 : Operation 1631 [1/1] (3.17ns)   --->   "%mul_ln17_136 = mul i32 %temp_b_121, i32 %temp_a_121" [../mat_mult.cpp:17]   --->   Operation 1631 'mul' 'mul_ln17_136' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1632 [1/1] (3.17ns)   --->   "%mul_ln17_147 = mul i32 %temp_b_120, i32 %temp_a_120" [../mat_mult.cpp:17]   --->   Operation 1632 'mul' 'mul_ln17_147' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1633 [1/1] (0.88ns)   --->   "%add_ln17_116 = add i32 %mul_ln17_147, i32 %mul_ln17_136" [../mat_mult.cpp:17]   --->   Operation 1633 'add' 'add_ln17_116' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.29>
ST_63 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_123 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 124" [../mat_mult.cpp:10]   --->   Operation 1634 'bitconcatenate' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1635 [1/1] (0.00ns)   --->   "%tmp_124_cast = zext i16 %tmp_123" [../mat_mult.cpp:10]   --->   Operation 1635 'zext' 'tmp_124_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1636 [1/1] (0.00ns)   --->   "%A_addr_124 = getelementptr i32 %A, i64 0, i64 %tmp_124_cast" [../mat_mult.cpp:10]   --->   Operation 1636 'getelementptr' 'A_addr_124' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1637 [1/1] (0.00ns)   --->   "%tmp_124 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 125" [../mat_mult.cpp:10]   --->   Operation 1637 'bitconcatenate' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1638 [1/1] (0.00ns)   --->   "%tmp_125_cast = zext i16 %tmp_124" [../mat_mult.cpp:10]   --->   Operation 1638 'zext' 'tmp_125_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1639 [1/1] (0.00ns)   --->   "%A_addr_125 = getelementptr i32 %A, i64 0, i64 %tmp_125_cast" [../mat_mult.cpp:10]   --->   Operation 1639 'getelementptr' 'A_addr_125' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1640 [1/2] (1.24ns)   --->   "%temp_a_122 = load i16 %A_addr_122" [../mat_mult.cpp:10]   --->   Operation 1640 'load' 'temp_a_122' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_63 : Operation 1641 [1/2] (1.24ns)   --->   "%temp_a_123 = load i16 %A_addr_123" [../mat_mult.cpp:10]   --->   Operation 1641 'load' 'temp_a_123' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_63 : Operation 1642 [2/2] (1.24ns)   --->   "%temp_a_124 = load i16 %A_addr_124" [../mat_mult.cpp:10]   --->   Operation 1642 'load' 'temp_a_124' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_63 : Operation 1643 [2/2] (1.24ns)   --->   "%temp_a_125 = load i16 %A_addr_125" [../mat_mult.cpp:10]   --->   Operation 1643 'load' 'temp_a_125' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_63 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln16_54 = sext i11 %tmp_257_cast" [../mat_mult.cpp:16]   --->   Operation 1644 'sext' 'sext_ln16_54' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln16_130 = zext i15 %sext_ln16_54" [../mat_mult.cpp:16]   --->   Operation 1645 'zext' 'zext_ln16_130' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1646 [1/1] (0.00ns)   --->   "%B_addr_124 = getelementptr i32 %B, i64 0, i64 %zext_ln16_130" [../mat_mult.cpp:16]   --->   Operation 1646 'getelementptr' 'B_addr_124' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1647 [1/1] (0.00ns)   --->   "%sext_ln16_55 = sext i11 %add_ln16_2" [../mat_mult.cpp:16]   --->   Operation 1647 'sext' 'sext_ln16_55' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln16_131 = zext i15 %sext_ln16_55" [../mat_mult.cpp:16]   --->   Operation 1648 'zext' 'zext_ln16_131' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1649 [1/1] (0.00ns)   --->   "%B_addr_125 = getelementptr i32 %B, i64 0, i64 %zext_ln16_131" [../mat_mult.cpp:16]   --->   Operation 1649 'getelementptr' 'B_addr_125' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1650 [1/2] (1.24ns)   --->   "%temp_b_122 = load i16 %B_addr_122" [../mat_mult.cpp:16]   --->   Operation 1650 'load' 'temp_b_122' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_63 : Operation 1651 [1/2] (1.24ns)   --->   "%temp_b_123 = load i16 %B_addr_123" [../mat_mult.cpp:16]   --->   Operation 1651 'load' 'temp_b_123' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_63 : Operation 1652 [2/2] (1.24ns)   --->   "%temp_b_124 = load i16 %B_addr_124" [../mat_mult.cpp:16]   --->   Operation 1652 'load' 'temp_b_124' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_63 : Operation 1653 [2/2] (1.24ns)   --->   "%temp_b_125 = load i16 %B_addr_125" [../mat_mult.cpp:16]   --->   Operation 1653 'load' 'temp_b_125' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_63 : Operation 1654 [1/1] (3.17ns)   --->   "%mul_ln17_109 = mul i32 %temp_b_123, i32 %temp_a_123" [../mat_mult.cpp:17]   --->   Operation 1654 'mul' 'mul_ln17_109' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1655 [1/1] (3.17ns)   --->   "%mul_ln17_120 = mul i32 %temp_b_122, i32 %temp_a_122" [../mat_mult.cpp:17]   --->   Operation 1655 'mul' 'mul_ln17_120' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1656 [1/1] (0.88ns)   --->   "%add_ln17_117 = add i32 %mul_ln17_120, i32 %mul_ln17_109" [../mat_mult.cpp:17]   --->   Operation 1656 'add' 'add_ln17_117' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.41>
ST_64 : Operation 1657 [1/1] (0.00ns)   --->   "%tmp_125 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 126" [../mat_mult.cpp:10]   --->   Operation 1657 'bitconcatenate' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1658 [1/1] (0.00ns)   --->   "%tmp_126_cast = zext i16 %tmp_125" [../mat_mult.cpp:10]   --->   Operation 1658 'zext' 'tmp_126_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1659 [1/1] (0.00ns)   --->   "%A_addr_126 = getelementptr i32 %A, i64 0, i64 %tmp_126_cast" [../mat_mult.cpp:10]   --->   Operation 1659 'getelementptr' 'A_addr_126' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1660 [1/1] (0.00ns)   --->   "%tmp_126 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 127" [../mat_mult.cpp:10]   --->   Operation 1660 'bitconcatenate' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1661 [1/1] (0.00ns)   --->   "%tmp_127_cast = zext i16 %tmp_126" [../mat_mult.cpp:10]   --->   Operation 1661 'zext' 'tmp_127_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1662 [1/1] (0.00ns)   --->   "%A_addr_127 = getelementptr i32 %A, i64 0, i64 %tmp_127_cast" [../mat_mult.cpp:10]   --->   Operation 1662 'getelementptr' 'A_addr_127' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1663 [1/2] (1.24ns)   --->   "%temp_a_124 = load i16 %A_addr_124" [../mat_mult.cpp:10]   --->   Operation 1663 'load' 'temp_a_124' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_64 : Operation 1664 [1/2] (1.24ns)   --->   "%temp_a_125 = load i16 %A_addr_125" [../mat_mult.cpp:10]   --->   Operation 1664 'load' 'temp_a_125' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_64 : Operation 1665 [2/2] (1.24ns)   --->   "%temp_a_126 = load i16 %A_addr_126" [../mat_mult.cpp:10]   --->   Operation 1665 'load' 'temp_a_126' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_64 : Operation 1666 [2/2] (1.24ns)   --->   "%temp_a_127 = load i16 %A_addr_127" [../mat_mult.cpp:10]   --->   Operation 1666 'load' 'temp_a_127' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_64 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1667 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln16_56 = sext i10 %tmp_256_cast" [../mat_mult.cpp:16]   --->   Operation 1668 'sext' 'sext_ln16_56' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln16_132 = zext i15 %sext_ln16_56" [../mat_mult.cpp:16]   --->   Operation 1669 'zext' 'zext_ln16_132' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1670 [1/1] (0.00ns)   --->   "%B_addr_126 = getelementptr i32 %B, i64 0, i64 %zext_ln16_132" [../mat_mult.cpp:16]   --->   Operation 1670 'getelementptr' 'B_addr_126' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1671 [1/1] (0.78ns)   --->   "%add_ln16_37 = add i16 %zext_ln16, i16 32512" [../mat_mult.cpp:16]   --->   Operation 1671 'add' 'add_ln16_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln16_133 = zext i16 %add_ln16_37" [../mat_mult.cpp:16]   --->   Operation 1672 'zext' 'zext_ln16_133' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1673 [1/1] (0.00ns)   --->   "%B_addr_127 = getelementptr i32 %B, i64 0, i64 %zext_ln16_133" [../mat_mult.cpp:16]   --->   Operation 1673 'getelementptr' 'B_addr_127' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1674 [1/2] (1.24ns)   --->   "%temp_b_124 = load i16 %B_addr_124" [../mat_mult.cpp:16]   --->   Operation 1674 'load' 'temp_b_124' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_64 : Operation 1675 [1/2] (1.24ns)   --->   "%temp_b_125 = load i16 %B_addr_125" [../mat_mult.cpp:16]   --->   Operation 1675 'load' 'temp_b_125' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_64 : Operation 1676 [2/2] (1.24ns)   --->   "%temp_b_126 = load i16 %B_addr_126" [../mat_mult.cpp:16]   --->   Operation 1676 'load' 'temp_b_126' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_64 : Operation 1677 [2/2] (1.24ns)   --->   "%temp_b_127 = load i16 %B_addr_127" [../mat_mult.cpp:16]   --->   Operation 1677 'load' 'temp_b_127' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_64 : Operation 1678 [1/1] (3.17ns)   --->   "%mul_ln17_87 = mul i32 %temp_b_125, i32 %temp_a_125" [../mat_mult.cpp:17]   --->   Operation 1678 'mul' 'mul_ln17_87' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1679 [1/1] (3.17ns)   --->   "%mul_ln17_95 = mul i32 %temp_b_124, i32 %temp_a_124" [../mat_mult.cpp:17]   --->   Operation 1679 'mul' 'mul_ln17_95' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.76>
ST_65 : Operation 1680 [1/1] (0.00ns)   --->   "%tmp_127 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 128" [../mat_mult.cpp:10]   --->   Operation 1680 'bitconcatenate' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1681 [1/1] (0.00ns)   --->   "%tmp_128_cast = zext i16 %tmp_127" [../mat_mult.cpp:10]   --->   Operation 1681 'zext' 'tmp_128_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1682 [1/1] (0.00ns)   --->   "%A_addr_128 = getelementptr i32 %A, i64 0, i64 %tmp_128_cast" [../mat_mult.cpp:10]   --->   Operation 1682 'getelementptr' 'A_addr_128' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1683 [1/1] (0.00ns)   --->   "%tmp_128 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 129" [../mat_mult.cpp:10]   --->   Operation 1683 'bitconcatenate' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1684 [1/1] (0.00ns)   --->   "%tmp_129_cast = zext i16 %tmp_128" [../mat_mult.cpp:10]   --->   Operation 1684 'zext' 'tmp_129_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1685 [1/1] (0.00ns)   --->   "%A_addr_129 = getelementptr i32 %A, i64 0, i64 %tmp_129_cast" [../mat_mult.cpp:10]   --->   Operation 1685 'getelementptr' 'A_addr_129' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1686 [1/2] (1.24ns)   --->   "%temp_a_126 = load i16 %A_addr_126" [../mat_mult.cpp:10]   --->   Operation 1686 'load' 'temp_a_126' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_65 : Operation 1687 [1/2] (1.24ns)   --->   "%temp_a_127 = load i16 %A_addr_127" [../mat_mult.cpp:10]   --->   Operation 1687 'load' 'temp_a_127' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_65 : Operation 1688 [2/2] (1.24ns)   --->   "%temp_a_128 = load i16 %A_addr_128" [../mat_mult.cpp:10]   --->   Operation 1688 'load' 'temp_a_128' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_65 : Operation 1689 [2/2] (1.24ns)   --->   "%temp_a_129 = load i16 %A_addr_129" [../mat_mult.cpp:10]   --->   Operation 1689 'load' 'temp_a_129' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_65 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp_319_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 1, i15 %zext_ln16_5" [../mat_mult.cpp:16]   --->   Operation 1690 'bitconcatenate' 'tmp_319_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln16_134 = zext i16 %tmp_319_cast" [../mat_mult.cpp:16]   --->   Operation 1691 'zext' 'zext_ln16_134' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1692 [1/1] (0.00ns)   --->   "%B_addr_128 = getelementptr i32 %B, i64 0, i64 %zext_ln16_134" [../mat_mult.cpp:16]   --->   Operation 1692 'getelementptr' 'B_addr_128' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1693 [1/1] (0.78ns)   --->   "%add_ln16_38 = add i16 %zext_ln16, i16 33024" [../mat_mult.cpp:16]   --->   Operation 1693 'add' 'add_ln16_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln16_135 = zext i16 %add_ln16_38" [../mat_mult.cpp:16]   --->   Operation 1694 'zext' 'zext_ln16_135' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1695 [1/1] (0.00ns)   --->   "%B_addr_129 = getelementptr i32 %B, i64 0, i64 %zext_ln16_135" [../mat_mult.cpp:16]   --->   Operation 1695 'getelementptr' 'B_addr_129' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1696 [1/2] (1.24ns)   --->   "%temp_b_126 = load i16 %B_addr_126" [../mat_mult.cpp:16]   --->   Operation 1696 'load' 'temp_b_126' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_65 : Operation 1697 [1/2] (1.24ns)   --->   "%temp_b_127 = load i16 %B_addr_127" [../mat_mult.cpp:16]   --->   Operation 1697 'load' 'temp_b_127' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_65 : Operation 1698 [2/2] (1.24ns)   --->   "%temp_b_128 = load i16 %B_addr_128" [../mat_mult.cpp:16]   --->   Operation 1698 'load' 'temp_b_128' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_65 : Operation 1699 [2/2] (1.24ns)   --->   "%temp_b_129 = load i16 %B_addr_129" [../mat_mult.cpp:16]   --->   Operation 1699 'load' 'temp_b_129' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_65 : Operation 1700 [1/1] (3.17ns)   --->   "%mul_ln17_72 = mul i32 %temp_b_127, i32 %temp_a_127" [../mat_mult.cpp:17]   --->   Operation 1700 'mul' 'mul_ln17_72' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1701 [1/1] (3.17ns)   --->   "%mul_ln17_76 = mul i32 %temp_b_126, i32 %temp_a_126" [../mat_mult.cpp:17]   --->   Operation 1701 'mul' 'mul_ln17_76' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_118 = add i32 %add_ln17_117, i32 %add_ln17_116" [../mat_mult.cpp:17]   --->   Operation 1702 'add' 'add_ln17_118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 1703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_119 = add i32 %mul_ln17_95, i32 %mul_ln17_87" [../mat_mult.cpp:17]   --->   Operation 1703 'add' 'add_ln17_119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 1704 [1/1] (0.88ns)   --->   "%add_ln17_120 = add i32 %mul_ln17_76, i32 %mul_ln17_72" [../mat_mult.cpp:17]   --->   Operation 1704 'add' 'add_ln17_120' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1705 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_121 = add i32 %add_ln17_120, i32 %add_ln17_119" [../mat_mult.cpp:17]   --->   Operation 1705 'add' 'add_ln17_121' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 1706 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_122 = add i32 %add_ln17_121, i32 %add_ln17_118" [../mat_mult.cpp:17]   --->   Operation 1706 'add' 'add_ln17_122' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 66 <SV = 65> <Delay = 5.29>
ST_66 : Operation 1707 [1/1] (0.00ns)   --->   "%tmp_129 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 130" [../mat_mult.cpp:10]   --->   Operation 1707 'bitconcatenate' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1708 [1/1] (0.00ns)   --->   "%tmp_130_cast = zext i16 %tmp_129" [../mat_mult.cpp:10]   --->   Operation 1708 'zext' 'tmp_130_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1709 [1/1] (0.00ns)   --->   "%A_addr_130 = getelementptr i32 %A, i64 0, i64 %tmp_130_cast" [../mat_mult.cpp:10]   --->   Operation 1709 'getelementptr' 'A_addr_130' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1710 [1/1] (0.00ns)   --->   "%tmp_130 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 131" [../mat_mult.cpp:10]   --->   Operation 1710 'bitconcatenate' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1711 [1/1] (0.00ns)   --->   "%tmp_131_cast = zext i16 %tmp_130" [../mat_mult.cpp:10]   --->   Operation 1711 'zext' 'tmp_131_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1712 [1/1] (0.00ns)   --->   "%A_addr_131 = getelementptr i32 %A, i64 0, i64 %tmp_131_cast" [../mat_mult.cpp:10]   --->   Operation 1712 'getelementptr' 'A_addr_131' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1713 [1/2] (1.24ns)   --->   "%temp_a_128 = load i16 %A_addr_128" [../mat_mult.cpp:10]   --->   Operation 1713 'load' 'temp_a_128' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_66 : Operation 1714 [1/2] (1.24ns)   --->   "%temp_a_129 = load i16 %A_addr_129" [../mat_mult.cpp:10]   --->   Operation 1714 'load' 'temp_a_129' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_66 : Operation 1715 [2/2] (1.24ns)   --->   "%temp_a_130 = load i16 %A_addr_130" [../mat_mult.cpp:10]   --->   Operation 1715 'load' 'temp_a_130' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_66 : Operation 1716 [2/2] (1.24ns)   --->   "%temp_a_131 = load i16 %A_addr_131" [../mat_mult.cpp:10]   --->   Operation 1716 'load' 'temp_a_131' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_66 : Operation 1717 [1/1] (0.00ns)   --->   "%tmp_320_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 65, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1717 'bitconcatenate' 'tmp_320_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln16_136 = zext i16 %tmp_320_cast" [../mat_mult.cpp:16]   --->   Operation 1718 'zext' 'zext_ln16_136' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1719 [1/1] (0.00ns)   --->   "%B_addr_130 = getelementptr i32 %B, i64 0, i64 %zext_ln16_136" [../mat_mult.cpp:16]   --->   Operation 1719 'getelementptr' 'B_addr_130' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1720 [1/1] (0.78ns)   --->   "%add_ln16_39 = add i16 %zext_ln16, i16 33536" [../mat_mult.cpp:16]   --->   Operation 1720 'add' 'add_ln16_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1721 [1/1] (0.00ns)   --->   "%zext_ln16_137 = zext i16 %add_ln16_39" [../mat_mult.cpp:16]   --->   Operation 1721 'zext' 'zext_ln16_137' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1722 [1/1] (0.00ns)   --->   "%B_addr_131 = getelementptr i32 %B, i64 0, i64 %zext_ln16_137" [../mat_mult.cpp:16]   --->   Operation 1722 'getelementptr' 'B_addr_131' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1723 [1/2] (1.24ns)   --->   "%temp_b_128 = load i16 %B_addr_128" [../mat_mult.cpp:16]   --->   Operation 1723 'load' 'temp_b_128' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_66 : Operation 1724 [1/2] (1.24ns)   --->   "%temp_b_129 = load i16 %B_addr_129" [../mat_mult.cpp:16]   --->   Operation 1724 'load' 'temp_b_129' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_66 : Operation 1725 [2/2] (1.24ns)   --->   "%temp_b_130 = load i16 %B_addr_130" [../mat_mult.cpp:16]   --->   Operation 1725 'load' 'temp_b_130' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_66 : Operation 1726 [2/2] (1.24ns)   --->   "%temp_b_131 = load i16 %B_addr_131" [../mat_mult.cpp:16]   --->   Operation 1726 'load' 'temp_b_131' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_66 : Operation 1727 [1/1] (3.17ns)   --->   "%mul_ln17_71 = mul i32 %temp_b_128, i32 %temp_a_128" [../mat_mult.cpp:17]   --->   Operation 1727 'mul' 'mul_ln17_71' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1728 [1/1] (3.17ns)   --->   "%mul_ln17_73 = mul i32 %temp_b_129, i32 %temp_a_129" [../mat_mult.cpp:17]   --->   Operation 1728 'mul' 'mul_ln17_73' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_93 = add i32 %add_ln17_92, i32 %add_ln17_77" [../mat_mult.cpp:17]   --->   Operation 1729 'add' 'add_ln17_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 1730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_108 = add i32 %add_ln17_107, i32 %add_ln17_100" [../mat_mult.cpp:17]   --->   Operation 1730 'add' 'add_ln17_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 1731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_115 = add i32 %add_ln17_114, i32 %add_ln17_111" [../mat_mult.cpp:17]   --->   Operation 1731 'add' 'add_ln17_115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 1732 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_123 = add i32 %add_ln17_122, i32 %add_ln17_115" [../mat_mult.cpp:17]   --->   Operation 1732 'add' 'add_ln17_123' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 1733 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_124 = add i32 %add_ln17_123, i32 %add_ln17_108" [../mat_mult.cpp:17]   --->   Operation 1733 'add' 'add_ln17_124' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 1734 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_125 = add i32 %add_ln17_124, i32 %add_ln17_93" [../mat_mult.cpp:17]   --->   Operation 1734 'add' 'add_ln17_125' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 1735 [1/1] (0.88ns)   --->   "%add_ln17_127 = add i32 %mul_ln17_71, i32 %mul_ln17_73" [../mat_mult.cpp:17]   --->   Operation 1735 'add' 'add_ln17_127' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.29>
ST_67 : Operation 1736 [1/1] (0.00ns)   --->   "%tmp_131 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 132" [../mat_mult.cpp:10]   --->   Operation 1736 'bitconcatenate' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1737 [1/1] (0.00ns)   --->   "%tmp_132_cast = zext i16 %tmp_131" [../mat_mult.cpp:10]   --->   Operation 1737 'zext' 'tmp_132_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1738 [1/1] (0.00ns)   --->   "%A_addr_132 = getelementptr i32 %A, i64 0, i64 %tmp_132_cast" [../mat_mult.cpp:10]   --->   Operation 1738 'getelementptr' 'A_addr_132' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_132 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 133" [../mat_mult.cpp:10]   --->   Operation 1739 'bitconcatenate' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1740 [1/1] (0.00ns)   --->   "%tmp_133_cast = zext i16 %tmp_132" [../mat_mult.cpp:10]   --->   Operation 1740 'zext' 'tmp_133_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1741 [1/1] (0.00ns)   --->   "%A_addr_133 = getelementptr i32 %A, i64 0, i64 %tmp_133_cast" [../mat_mult.cpp:10]   --->   Operation 1741 'getelementptr' 'A_addr_133' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1742 [1/2] (1.24ns)   --->   "%temp_a_130 = load i16 %A_addr_130" [../mat_mult.cpp:10]   --->   Operation 1742 'load' 'temp_a_130' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_67 : Operation 1743 [1/2] (1.24ns)   --->   "%temp_a_131 = load i16 %A_addr_131" [../mat_mult.cpp:10]   --->   Operation 1743 'load' 'temp_a_131' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_67 : Operation 1744 [2/2] (1.24ns)   --->   "%temp_a_132 = load i16 %A_addr_132" [../mat_mult.cpp:10]   --->   Operation 1744 'load' 'temp_a_132' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_67 : Operation 1745 [2/2] (1.24ns)   --->   "%temp_a_133 = load i16 %A_addr_133" [../mat_mult.cpp:10]   --->   Operation 1745 'load' 'temp_a_133' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_67 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_321_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 33, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 1746 'bitconcatenate' 'tmp_321_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln16_138 = zext i16 %tmp_321_cast" [../mat_mult.cpp:16]   --->   Operation 1747 'zext' 'zext_ln16_138' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1748 [1/1] (0.00ns)   --->   "%B_addr_132 = getelementptr i32 %B, i64 0, i64 %zext_ln16_138" [../mat_mult.cpp:16]   --->   Operation 1748 'getelementptr' 'B_addr_132' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1749 [1/1] (0.78ns)   --->   "%add_ln16_40 = add i16 %zext_ln16, i16 34048" [../mat_mult.cpp:16]   --->   Operation 1749 'add' 'add_ln16_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln16_139 = zext i16 %add_ln16_40" [../mat_mult.cpp:16]   --->   Operation 1750 'zext' 'zext_ln16_139' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1751 [1/1] (0.00ns)   --->   "%B_addr_133 = getelementptr i32 %B, i64 0, i64 %zext_ln16_139" [../mat_mult.cpp:16]   --->   Operation 1751 'getelementptr' 'B_addr_133' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1752 [1/2] (1.24ns)   --->   "%temp_b_130 = load i16 %B_addr_130" [../mat_mult.cpp:16]   --->   Operation 1752 'load' 'temp_b_130' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_67 : Operation 1753 [1/2] (1.24ns)   --->   "%temp_b_131 = load i16 %B_addr_131" [../mat_mult.cpp:16]   --->   Operation 1753 'load' 'temp_b_131' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_67 : Operation 1754 [2/2] (1.24ns)   --->   "%temp_b_132 = load i16 %B_addr_132" [../mat_mult.cpp:16]   --->   Operation 1754 'load' 'temp_b_132' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_67 : Operation 1755 [2/2] (1.24ns)   --->   "%temp_b_133 = load i16 %B_addr_133" [../mat_mult.cpp:16]   --->   Operation 1755 'load' 'temp_b_133' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_67 : Operation 1756 [1/1] (3.17ns)   --->   "%mul_ln17_84 = mul i32 %temp_b_130, i32 %temp_a_130" [../mat_mult.cpp:17]   --->   Operation 1756 'mul' 'mul_ln17_84' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1757 [1/1] (3.17ns)   --->   "%mul_ln17_94 = mul i32 %temp_b_131, i32 %temp_a_131" [../mat_mult.cpp:17]   --->   Operation 1757 'mul' 'mul_ln17_94' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1758 [1/1] (0.88ns)   --->   "%add_ln17_128 = add i32 %mul_ln17_84, i32 %mul_ln17_94" [../mat_mult.cpp:17]   --->   Operation 1758 'add' 'add_ln17_128' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.41>
ST_68 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_133 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 134" [../mat_mult.cpp:10]   --->   Operation 1759 'bitconcatenate' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1760 [1/1] (0.00ns)   --->   "%tmp_134_cast = zext i16 %tmp_133" [../mat_mult.cpp:10]   --->   Operation 1760 'zext' 'tmp_134_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1761 [1/1] (0.00ns)   --->   "%A_addr_134 = getelementptr i32 %A, i64 0, i64 %tmp_134_cast" [../mat_mult.cpp:10]   --->   Operation 1761 'getelementptr' 'A_addr_134' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp_134 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 135" [../mat_mult.cpp:10]   --->   Operation 1762 'bitconcatenate' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1763 [1/1] (0.00ns)   --->   "%tmp_135_cast = zext i16 %tmp_134" [../mat_mult.cpp:10]   --->   Operation 1763 'zext' 'tmp_135_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1764 [1/1] (0.00ns)   --->   "%A_addr_135 = getelementptr i32 %A, i64 0, i64 %tmp_135_cast" [../mat_mult.cpp:10]   --->   Operation 1764 'getelementptr' 'A_addr_135' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1765 [1/2] (1.24ns)   --->   "%temp_a_132 = load i16 %A_addr_132" [../mat_mult.cpp:10]   --->   Operation 1765 'load' 'temp_a_132' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_68 : Operation 1766 [1/2] (1.24ns)   --->   "%temp_a_133 = load i16 %A_addr_133" [../mat_mult.cpp:10]   --->   Operation 1766 'load' 'temp_a_133' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_68 : Operation 1767 [2/2] (1.24ns)   --->   "%temp_a_134 = load i16 %A_addr_134" [../mat_mult.cpp:10]   --->   Operation 1767 'load' 'temp_a_134' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_68 : Operation 1768 [2/2] (1.24ns)   --->   "%temp_a_135 = load i16 %A_addr_135" [../mat_mult.cpp:10]   --->   Operation 1768 'load' 'temp_a_135' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_68 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_322_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 67, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1769 'bitconcatenate' 'tmp_322_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1770 [1/1] (0.00ns)   --->   "%zext_ln16_140 = zext i16 %tmp_322_cast" [../mat_mult.cpp:16]   --->   Operation 1770 'zext' 'zext_ln16_140' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1771 [1/1] (0.00ns)   --->   "%B_addr_134 = getelementptr i32 %B, i64 0, i64 %zext_ln16_140" [../mat_mult.cpp:16]   --->   Operation 1771 'getelementptr' 'B_addr_134' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1772 [1/1] (0.78ns)   --->   "%add_ln16_41 = add i16 %zext_ln16, i16 34560" [../mat_mult.cpp:16]   --->   Operation 1772 'add' 'add_ln16_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1773 [1/1] (0.00ns)   --->   "%zext_ln16_141 = zext i16 %add_ln16_41" [../mat_mult.cpp:16]   --->   Operation 1773 'zext' 'zext_ln16_141' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1774 [1/1] (0.00ns)   --->   "%B_addr_135 = getelementptr i32 %B, i64 0, i64 %zext_ln16_141" [../mat_mult.cpp:16]   --->   Operation 1774 'getelementptr' 'B_addr_135' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 1775 [1/2] (1.24ns)   --->   "%temp_b_132 = load i16 %B_addr_132" [../mat_mult.cpp:16]   --->   Operation 1775 'load' 'temp_b_132' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_68 : Operation 1776 [1/2] (1.24ns)   --->   "%temp_b_133 = load i16 %B_addr_133" [../mat_mult.cpp:16]   --->   Operation 1776 'load' 'temp_b_133' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_68 : Operation 1777 [2/2] (1.24ns)   --->   "%temp_b_134 = load i16 %B_addr_134" [../mat_mult.cpp:16]   --->   Operation 1777 'load' 'temp_b_134' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_68 : Operation 1778 [2/2] (1.24ns)   --->   "%temp_b_135 = load i16 %B_addr_135" [../mat_mult.cpp:16]   --->   Operation 1778 'load' 'temp_b_135' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_68 : Operation 1779 [1/1] (3.17ns)   --->   "%mul_ln17_113 = mul i32 %temp_b_132, i32 %temp_a_132" [../mat_mult.cpp:17]   --->   Operation 1779 'mul' 'mul_ln17_113' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1780 [1/1] (3.17ns)   --->   "%mul_ln17_130 = mul i32 %temp_b_133, i32 %temp_a_133" [../mat_mult.cpp:17]   --->   Operation 1780 'mul' 'mul_ln17_130' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.76>
ST_69 : Operation 1781 [1/1] (0.00ns)   --->   "%tmp_135 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 136" [../mat_mult.cpp:10]   --->   Operation 1781 'bitconcatenate' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_136_cast = zext i16 %tmp_135" [../mat_mult.cpp:10]   --->   Operation 1782 'zext' 'tmp_136_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1783 [1/1] (0.00ns)   --->   "%A_addr_136 = getelementptr i32 %A, i64 0, i64 %tmp_136_cast" [../mat_mult.cpp:10]   --->   Operation 1783 'getelementptr' 'A_addr_136' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1784 [1/1] (0.00ns)   --->   "%tmp_136 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 137" [../mat_mult.cpp:10]   --->   Operation 1784 'bitconcatenate' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1785 [1/1] (0.00ns)   --->   "%tmp_137_cast = zext i16 %tmp_136" [../mat_mult.cpp:10]   --->   Operation 1785 'zext' 'tmp_137_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1786 [1/1] (0.00ns)   --->   "%A_addr_137 = getelementptr i32 %A, i64 0, i64 %tmp_137_cast" [../mat_mult.cpp:10]   --->   Operation 1786 'getelementptr' 'A_addr_137' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1787 [1/2] (1.24ns)   --->   "%temp_a_134 = load i16 %A_addr_134" [../mat_mult.cpp:10]   --->   Operation 1787 'load' 'temp_a_134' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_69 : Operation 1788 [1/2] (1.24ns)   --->   "%temp_a_135 = load i16 %A_addr_135" [../mat_mult.cpp:10]   --->   Operation 1788 'load' 'temp_a_135' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_69 : Operation 1789 [2/2] (1.24ns)   --->   "%temp_a_136 = load i16 %A_addr_136" [../mat_mult.cpp:10]   --->   Operation 1789 'load' 'temp_a_136' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_69 : Operation 1790 [2/2] (1.24ns)   --->   "%temp_a_137 = load i16 %A_addr_137" [../mat_mult.cpp:10]   --->   Operation 1790 'load' 'temp_a_137' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_69 : Operation 1791 [1/1] (0.00ns)   --->   "%tmp_323_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i5.i11, i5 17, i11 %zext_ln16_1" [../mat_mult.cpp:16]   --->   Operation 1791 'bitconcatenate' 'tmp_323_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1792 [1/1] (0.00ns)   --->   "%zext_ln16_142 = zext i16 %tmp_323_cast" [../mat_mult.cpp:16]   --->   Operation 1792 'zext' 'zext_ln16_142' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1793 [1/1] (0.00ns)   --->   "%B_addr_136 = getelementptr i32 %B, i64 0, i64 %zext_ln16_142" [../mat_mult.cpp:16]   --->   Operation 1793 'getelementptr' 'B_addr_136' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1794 [1/1] (0.78ns)   --->   "%add_ln16_42 = add i16 %zext_ln16, i16 35072" [../mat_mult.cpp:16]   --->   Operation 1794 'add' 'add_ln16_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln16_143 = zext i16 %add_ln16_42" [../mat_mult.cpp:16]   --->   Operation 1795 'zext' 'zext_ln16_143' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1796 [1/1] (0.00ns)   --->   "%B_addr_137 = getelementptr i32 %B, i64 0, i64 %zext_ln16_143" [../mat_mult.cpp:16]   --->   Operation 1796 'getelementptr' 'B_addr_137' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1797 [1/2] (1.24ns)   --->   "%temp_b_134 = load i16 %B_addr_134" [../mat_mult.cpp:16]   --->   Operation 1797 'load' 'temp_b_134' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_69 : Operation 1798 [1/2] (1.24ns)   --->   "%temp_b_135 = load i16 %B_addr_135" [../mat_mult.cpp:16]   --->   Operation 1798 'load' 'temp_b_135' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_69 : Operation 1799 [2/2] (1.24ns)   --->   "%temp_b_136 = load i16 %B_addr_136" [../mat_mult.cpp:16]   --->   Operation 1799 'load' 'temp_b_136' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_69 : Operation 1800 [2/2] (1.24ns)   --->   "%temp_b_137 = load i16 %B_addr_137" [../mat_mult.cpp:16]   --->   Operation 1800 'load' 'temp_b_137' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_69 : Operation 1801 [1/1] (3.17ns)   --->   "%mul_ln17_148 = mul i32 %temp_b_134, i32 %temp_a_134" [../mat_mult.cpp:17]   --->   Operation 1801 'mul' 'mul_ln17_148' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1802 [1/1] (3.17ns)   --->   "%mul_ln17_174 = mul i32 %temp_b_135, i32 %temp_a_135" [../mat_mult.cpp:17]   --->   Operation 1802 'mul' 'mul_ln17_174' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_129 = add i32 %add_ln17_128, i32 %add_ln17_127" [../mat_mult.cpp:17]   --->   Operation 1803 'add' 'add_ln17_129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_130 = add i32 %mul_ln17_113, i32 %mul_ln17_130" [../mat_mult.cpp:17]   --->   Operation 1804 'add' 'add_ln17_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1805 [1/1] (0.88ns)   --->   "%add_ln17_131 = add i32 %mul_ln17_148, i32 %mul_ln17_174" [../mat_mult.cpp:17]   --->   Operation 1805 'add' 'add_ln17_131' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1806 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_132 = add i32 %add_ln17_131, i32 %add_ln17_130" [../mat_mult.cpp:17]   --->   Operation 1806 'add' 'add_ln17_132' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 1807 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_133 = add i32 %add_ln17_132, i32 %add_ln17_129" [../mat_mult.cpp:17]   --->   Operation 1807 'add' 'add_ln17_133' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 69> <Delay = 5.29>
ST_70 : Operation 1808 [1/1] (0.00ns)   --->   "%tmp_137 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 138" [../mat_mult.cpp:10]   --->   Operation 1808 'bitconcatenate' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_138_cast = zext i16 %tmp_137" [../mat_mult.cpp:10]   --->   Operation 1809 'zext' 'tmp_138_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1810 [1/1] (0.00ns)   --->   "%A_addr_138 = getelementptr i32 %A, i64 0, i64 %tmp_138_cast" [../mat_mult.cpp:10]   --->   Operation 1810 'getelementptr' 'A_addr_138' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1811 [1/1] (0.00ns)   --->   "%tmp_138 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 139" [../mat_mult.cpp:10]   --->   Operation 1811 'bitconcatenate' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1812 [1/1] (0.00ns)   --->   "%tmp_139_cast = zext i16 %tmp_138" [../mat_mult.cpp:10]   --->   Operation 1812 'zext' 'tmp_139_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1813 [1/1] (0.00ns)   --->   "%A_addr_139 = getelementptr i32 %A, i64 0, i64 %tmp_139_cast" [../mat_mult.cpp:10]   --->   Operation 1813 'getelementptr' 'A_addr_139' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1814 [1/2] (1.24ns)   --->   "%temp_a_136 = load i16 %A_addr_136" [../mat_mult.cpp:10]   --->   Operation 1814 'load' 'temp_a_136' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_70 : Operation 1815 [1/2] (1.24ns)   --->   "%temp_a_137 = load i16 %A_addr_137" [../mat_mult.cpp:10]   --->   Operation 1815 'load' 'temp_a_137' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_70 : Operation 1816 [2/2] (1.24ns)   --->   "%temp_a_138 = load i16 %A_addr_138" [../mat_mult.cpp:10]   --->   Operation 1816 'load' 'temp_a_138' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_70 : Operation 1817 [2/2] (1.24ns)   --->   "%temp_a_139 = load i16 %A_addr_139" [../mat_mult.cpp:10]   --->   Operation 1817 'load' 'temp_a_139' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_70 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_324_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 69, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1818 'bitconcatenate' 'tmp_324_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln16_144 = zext i16 %tmp_324_cast" [../mat_mult.cpp:16]   --->   Operation 1819 'zext' 'zext_ln16_144' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1820 [1/1] (0.00ns)   --->   "%B_addr_138 = getelementptr i32 %B, i64 0, i64 %zext_ln16_144" [../mat_mult.cpp:16]   --->   Operation 1820 'getelementptr' 'B_addr_138' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1821 [1/1] (0.78ns)   --->   "%add_ln16_43 = add i16 %zext_ln16, i16 35584" [../mat_mult.cpp:16]   --->   Operation 1821 'add' 'add_ln16_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln16_145 = zext i16 %add_ln16_43" [../mat_mult.cpp:16]   --->   Operation 1822 'zext' 'zext_ln16_145' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1823 [1/1] (0.00ns)   --->   "%B_addr_139 = getelementptr i32 %B, i64 0, i64 %zext_ln16_145" [../mat_mult.cpp:16]   --->   Operation 1823 'getelementptr' 'B_addr_139' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1824 [1/2] (1.24ns)   --->   "%temp_b_136 = load i16 %B_addr_136" [../mat_mult.cpp:16]   --->   Operation 1824 'load' 'temp_b_136' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_70 : Operation 1825 [1/2] (1.24ns)   --->   "%temp_b_137 = load i16 %B_addr_137" [../mat_mult.cpp:16]   --->   Operation 1825 'load' 'temp_b_137' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_70 : Operation 1826 [2/2] (1.24ns)   --->   "%temp_b_138 = load i16 %B_addr_138" [../mat_mult.cpp:16]   --->   Operation 1826 'load' 'temp_b_138' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_70 : Operation 1827 [2/2] (1.24ns)   --->   "%temp_b_139 = load i16 %B_addr_139" [../mat_mult.cpp:16]   --->   Operation 1827 'load' 'temp_b_139' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_70 : Operation 1828 [1/1] (3.17ns)   --->   "%mul_ln17_205 = mul i32 %temp_b_136, i32 %temp_a_136" [../mat_mult.cpp:17]   --->   Operation 1828 'mul' 'mul_ln17_205' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1829 [1/1] (3.17ns)   --->   "%mul_ln17_235 = mul i32 %temp_b_137, i32 %temp_a_137" [../mat_mult.cpp:17]   --->   Operation 1829 'mul' 'mul_ln17_235' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1830 [1/1] (0.88ns)   --->   "%add_ln17_134 = add i32 %mul_ln17_205, i32 %mul_ln17_235" [../mat_mult.cpp:17]   --->   Operation 1830 'add' 'add_ln17_134' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.29>
ST_71 : Operation 1831 [1/1] (0.00ns)   --->   "%tmp_139 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 140" [../mat_mult.cpp:10]   --->   Operation 1831 'bitconcatenate' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1832 [1/1] (0.00ns)   --->   "%tmp_140_cast = zext i16 %tmp_139" [../mat_mult.cpp:10]   --->   Operation 1832 'zext' 'tmp_140_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1833 [1/1] (0.00ns)   --->   "%A_addr_140 = getelementptr i32 %A, i64 0, i64 %tmp_140_cast" [../mat_mult.cpp:10]   --->   Operation 1833 'getelementptr' 'A_addr_140' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_140 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 141" [../mat_mult.cpp:10]   --->   Operation 1834 'bitconcatenate' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1835 [1/1] (0.00ns)   --->   "%tmp_141_cast = zext i16 %tmp_140" [../mat_mult.cpp:10]   --->   Operation 1835 'zext' 'tmp_141_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1836 [1/1] (0.00ns)   --->   "%A_addr_141 = getelementptr i32 %A, i64 0, i64 %tmp_141_cast" [../mat_mult.cpp:10]   --->   Operation 1836 'getelementptr' 'A_addr_141' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1837 [1/2] (1.24ns)   --->   "%temp_a_138 = load i16 %A_addr_138" [../mat_mult.cpp:10]   --->   Operation 1837 'load' 'temp_a_138' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_71 : Operation 1838 [1/2] (1.24ns)   --->   "%temp_a_139 = load i16 %A_addr_139" [../mat_mult.cpp:10]   --->   Operation 1838 'load' 'temp_a_139' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_71 : Operation 1839 [2/2] (1.24ns)   --->   "%temp_a_140 = load i16 %A_addr_140" [../mat_mult.cpp:10]   --->   Operation 1839 'load' 'temp_a_140' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_71 : Operation 1840 [2/2] (1.24ns)   --->   "%temp_a_141 = load i16 %A_addr_141" [../mat_mult.cpp:10]   --->   Operation 1840 'load' 'temp_a_141' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_71 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_325_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 35, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 1841 'bitconcatenate' 'tmp_325_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln16_146 = zext i16 %tmp_325_cast" [../mat_mult.cpp:16]   --->   Operation 1842 'zext' 'zext_ln16_146' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1843 [1/1] (0.00ns)   --->   "%B_addr_140 = getelementptr i32 %B, i64 0, i64 %zext_ln16_146" [../mat_mult.cpp:16]   --->   Operation 1843 'getelementptr' 'B_addr_140' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1844 [1/1] (0.78ns)   --->   "%add_ln16_44 = add i16 %zext_ln16, i16 36096" [../mat_mult.cpp:16]   --->   Operation 1844 'add' 'add_ln16_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1845 [1/1] (0.00ns)   --->   "%zext_ln16_147 = zext i16 %add_ln16_44" [../mat_mult.cpp:16]   --->   Operation 1845 'zext' 'zext_ln16_147' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1846 [1/1] (0.00ns)   --->   "%B_addr_141 = getelementptr i32 %B, i64 0, i64 %zext_ln16_147" [../mat_mult.cpp:16]   --->   Operation 1846 'getelementptr' 'B_addr_141' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1847 [1/2] (1.24ns)   --->   "%temp_b_138 = load i16 %B_addr_138" [../mat_mult.cpp:16]   --->   Operation 1847 'load' 'temp_b_138' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_71 : Operation 1848 [1/2] (1.24ns)   --->   "%temp_b_139 = load i16 %B_addr_139" [../mat_mult.cpp:16]   --->   Operation 1848 'load' 'temp_b_139' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_71 : Operation 1849 [2/2] (1.24ns)   --->   "%temp_b_140 = load i16 %B_addr_140" [../mat_mult.cpp:16]   --->   Operation 1849 'load' 'temp_b_140' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_71 : Operation 1850 [2/2] (1.24ns)   --->   "%temp_b_141 = load i16 %B_addr_141" [../mat_mult.cpp:16]   --->   Operation 1850 'load' 'temp_b_141' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_71 : Operation 1851 [1/1] (3.17ns)   --->   "%mul_ln17_17 = mul i32 %temp_b_138, i32 %temp_a_138" [../mat_mult.cpp:17]   --->   Operation 1851 'mul' 'mul_ln17_17' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1852 [1/1] (3.17ns)   --->   "%mul_ln17_57 = mul i32 %temp_b_139, i32 %temp_a_139" [../mat_mult.cpp:17]   --->   Operation 1852 'mul' 'mul_ln17_57' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1853 [1/1] (0.88ns)   --->   "%add_ln17_135 = add i32 %mul_ln17_17, i32 %mul_ln17_57" [../mat_mult.cpp:17]   --->   Operation 1853 'add' 'add_ln17_135' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.41>
ST_72 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_141 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 142" [../mat_mult.cpp:10]   --->   Operation 1854 'bitconcatenate' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1855 [1/1] (0.00ns)   --->   "%tmp_142_cast = zext i16 %tmp_141" [../mat_mult.cpp:10]   --->   Operation 1855 'zext' 'tmp_142_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1856 [1/1] (0.00ns)   --->   "%A_addr_142 = getelementptr i32 %A, i64 0, i64 %tmp_142_cast" [../mat_mult.cpp:10]   --->   Operation 1856 'getelementptr' 'A_addr_142' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1857 [1/1] (0.00ns)   --->   "%tmp_142 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 143" [../mat_mult.cpp:10]   --->   Operation 1857 'bitconcatenate' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1858 [1/1] (0.00ns)   --->   "%tmp_143_cast = zext i16 %tmp_142" [../mat_mult.cpp:10]   --->   Operation 1858 'zext' 'tmp_143_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1859 [1/1] (0.00ns)   --->   "%A_addr_143 = getelementptr i32 %A, i64 0, i64 %tmp_143_cast" [../mat_mult.cpp:10]   --->   Operation 1859 'getelementptr' 'A_addr_143' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1860 [1/2] (1.24ns)   --->   "%temp_a_140 = load i16 %A_addr_140" [../mat_mult.cpp:10]   --->   Operation 1860 'load' 'temp_a_140' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_72 : Operation 1861 [1/2] (1.24ns)   --->   "%temp_a_141 = load i16 %A_addr_141" [../mat_mult.cpp:10]   --->   Operation 1861 'load' 'temp_a_141' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_72 : Operation 1862 [2/2] (1.24ns)   --->   "%temp_a_142 = load i16 %A_addr_142" [../mat_mult.cpp:10]   --->   Operation 1862 'load' 'temp_a_142' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_72 : Operation 1863 [2/2] (1.24ns)   --->   "%temp_a_143 = load i16 %A_addr_143" [../mat_mult.cpp:10]   --->   Operation 1863 'load' 'temp_a_143' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_72 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_326_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 71, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1864 'bitconcatenate' 'tmp_326_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln16_148 = zext i16 %tmp_326_cast" [../mat_mult.cpp:16]   --->   Operation 1865 'zext' 'zext_ln16_148' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1866 [1/1] (0.00ns)   --->   "%B_addr_142 = getelementptr i32 %B, i64 0, i64 %zext_ln16_148" [../mat_mult.cpp:16]   --->   Operation 1866 'getelementptr' 'B_addr_142' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1867 [1/1] (0.78ns)   --->   "%add_ln16_45 = add i16 %zext_ln16, i16 36608" [../mat_mult.cpp:16]   --->   Operation 1867 'add' 'add_ln16_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1868 [1/1] (0.00ns)   --->   "%zext_ln16_149 = zext i16 %add_ln16_45" [../mat_mult.cpp:16]   --->   Operation 1868 'zext' 'zext_ln16_149' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1869 [1/1] (0.00ns)   --->   "%B_addr_143 = getelementptr i32 %B, i64 0, i64 %zext_ln16_149" [../mat_mult.cpp:16]   --->   Operation 1869 'getelementptr' 'B_addr_143' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1870 [1/2] (1.24ns)   --->   "%temp_b_140 = load i16 %B_addr_140" [../mat_mult.cpp:16]   --->   Operation 1870 'load' 'temp_b_140' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_72 : Operation 1871 [1/2] (1.24ns)   --->   "%temp_b_141 = load i16 %B_addr_141" [../mat_mult.cpp:16]   --->   Operation 1871 'load' 'temp_b_141' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_72 : Operation 1872 [2/2] (1.24ns)   --->   "%temp_b_142 = load i16 %B_addr_142" [../mat_mult.cpp:16]   --->   Operation 1872 'load' 'temp_b_142' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_72 : Operation 1873 [2/2] (1.24ns)   --->   "%temp_b_143 = load i16 %B_addr_143" [../mat_mult.cpp:16]   --->   Operation 1873 'load' 'temp_b_143' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_72 : Operation 1874 [1/1] (3.17ns)   --->   "%mul_ln17_105 = mul i32 %temp_b_140, i32 %temp_a_140" [../mat_mult.cpp:17]   --->   Operation 1874 'mul' 'mul_ln17_105' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1875 [1/1] (3.17ns)   --->   "%mul_ln17_146 = mul i32 %temp_b_141, i32 %temp_a_141" [../mat_mult.cpp:17]   --->   Operation 1875 'mul' 'mul_ln17_146' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.76>
ST_73 : Operation 1876 [1/1] (0.00ns)   --->   "%tmp_143 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 144" [../mat_mult.cpp:10]   --->   Operation 1876 'bitconcatenate' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1877 [1/1] (0.00ns)   --->   "%tmp_144_cast = zext i16 %tmp_143" [../mat_mult.cpp:10]   --->   Operation 1877 'zext' 'tmp_144_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1878 [1/1] (0.00ns)   --->   "%A_addr_144 = getelementptr i32 %A, i64 0, i64 %tmp_144_cast" [../mat_mult.cpp:10]   --->   Operation 1878 'getelementptr' 'A_addr_144' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1879 [1/1] (0.00ns)   --->   "%tmp_144 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 145" [../mat_mult.cpp:10]   --->   Operation 1879 'bitconcatenate' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1880 [1/1] (0.00ns)   --->   "%tmp_145_cast = zext i16 %tmp_144" [../mat_mult.cpp:10]   --->   Operation 1880 'zext' 'tmp_145_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1881 [1/1] (0.00ns)   --->   "%A_addr_145 = getelementptr i32 %A, i64 0, i64 %tmp_145_cast" [../mat_mult.cpp:10]   --->   Operation 1881 'getelementptr' 'A_addr_145' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1882 [1/2] (1.24ns)   --->   "%temp_a_142 = load i16 %A_addr_142" [../mat_mult.cpp:10]   --->   Operation 1882 'load' 'temp_a_142' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_73 : Operation 1883 [1/2] (1.24ns)   --->   "%temp_a_143 = load i16 %A_addr_143" [../mat_mult.cpp:10]   --->   Operation 1883 'load' 'temp_a_143' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_73 : Operation 1884 [2/2] (1.24ns)   --->   "%temp_a_144 = load i16 %A_addr_144" [../mat_mult.cpp:10]   --->   Operation 1884 'load' 'temp_a_144' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_73 : Operation 1885 [2/2] (1.24ns)   --->   "%temp_a_145 = load i16 %A_addr_145" [../mat_mult.cpp:10]   --->   Operation 1885 'load' 'temp_a_145' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_73 : Operation 1886 [1/1] (0.00ns)   --->   "%tmp_327_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 9, i12 %zext_ln16_2" [../mat_mult.cpp:16]   --->   Operation 1886 'bitconcatenate' 'tmp_327_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1887 [1/1] (0.00ns)   --->   "%zext_ln16_150 = zext i16 %tmp_327_cast" [../mat_mult.cpp:16]   --->   Operation 1887 'zext' 'zext_ln16_150' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1888 [1/1] (0.00ns)   --->   "%B_addr_144 = getelementptr i32 %B, i64 0, i64 %zext_ln16_150" [../mat_mult.cpp:16]   --->   Operation 1888 'getelementptr' 'B_addr_144' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1889 [1/1] (0.78ns)   --->   "%add_ln16_46 = add i16 %zext_ln16, i16 37120" [../mat_mult.cpp:16]   --->   Operation 1889 'add' 'add_ln16_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1890 [1/1] (0.00ns)   --->   "%zext_ln16_151 = zext i16 %add_ln16_46" [../mat_mult.cpp:16]   --->   Operation 1890 'zext' 'zext_ln16_151' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1891 [1/1] (0.00ns)   --->   "%B_addr_145 = getelementptr i32 %B, i64 0, i64 %zext_ln16_151" [../mat_mult.cpp:16]   --->   Operation 1891 'getelementptr' 'B_addr_145' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1892 [1/2] (1.24ns)   --->   "%temp_b_142 = load i16 %B_addr_142" [../mat_mult.cpp:16]   --->   Operation 1892 'load' 'temp_b_142' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_73 : Operation 1893 [1/2] (1.24ns)   --->   "%temp_b_143 = load i16 %B_addr_143" [../mat_mult.cpp:16]   --->   Operation 1893 'load' 'temp_b_143' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_73 : Operation 1894 [2/2] (1.24ns)   --->   "%temp_b_144 = load i16 %B_addr_144" [../mat_mult.cpp:16]   --->   Operation 1894 'load' 'temp_b_144' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_73 : Operation 1895 [2/2] (1.24ns)   --->   "%temp_b_145 = load i16 %B_addr_145" [../mat_mult.cpp:16]   --->   Operation 1895 'load' 'temp_b_145' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_73 : Operation 1896 [1/1] (3.17ns)   --->   "%mul_ln17_196 = mul i32 %temp_b_142, i32 %temp_a_142" [../mat_mult.cpp:17]   --->   Operation 1896 'mul' 'mul_ln17_196' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1897 [1/1] (3.17ns)   --->   "%mul_ln17_246 = mul i32 %temp_b_143, i32 %temp_a_143" [../mat_mult.cpp:17]   --->   Operation 1897 'mul' 'mul_ln17_246' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_136 = add i32 %add_ln17_135, i32 %add_ln17_134" [../mat_mult.cpp:17]   --->   Operation 1898 'add' 'add_ln17_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_137 = add i32 %mul_ln17_105, i32 %mul_ln17_146" [../mat_mult.cpp:17]   --->   Operation 1899 'add' 'add_ln17_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1900 [1/1] (0.88ns)   --->   "%add_ln17_138 = add i32 %mul_ln17_196, i32 %mul_ln17_246" [../mat_mult.cpp:17]   --->   Operation 1900 'add' 'add_ln17_138' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1901 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_139 = add i32 %add_ln17_138, i32 %add_ln17_137" [../mat_mult.cpp:17]   --->   Operation 1901 'add' 'add_ln17_139' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1902 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_140 = add i32 %add_ln17_139, i32 %add_ln17_136" [../mat_mult.cpp:17]   --->   Operation 1902 'add' 'add_ln17_140' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 74 <SV = 73> <Delay = 4.41>
ST_74 : Operation 1903 [1/1] (0.00ns)   --->   "%tmp_145 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 146" [../mat_mult.cpp:10]   --->   Operation 1903 'bitconcatenate' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1904 [1/1] (0.00ns)   --->   "%tmp_146_cast = zext i16 %tmp_145" [../mat_mult.cpp:10]   --->   Operation 1904 'zext' 'tmp_146_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1905 [1/1] (0.00ns)   --->   "%A_addr_146 = getelementptr i32 %A, i64 0, i64 %tmp_146_cast" [../mat_mult.cpp:10]   --->   Operation 1905 'getelementptr' 'A_addr_146' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1906 [1/1] (0.00ns)   --->   "%tmp_146 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 147" [../mat_mult.cpp:10]   --->   Operation 1906 'bitconcatenate' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1907 [1/1] (0.00ns)   --->   "%tmp_147_cast = zext i16 %tmp_146" [../mat_mult.cpp:10]   --->   Operation 1907 'zext' 'tmp_147_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1908 [1/1] (0.00ns)   --->   "%A_addr_147 = getelementptr i32 %A, i64 0, i64 %tmp_147_cast" [../mat_mult.cpp:10]   --->   Operation 1908 'getelementptr' 'A_addr_147' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1909 [1/2] (1.24ns)   --->   "%temp_a_144 = load i16 %A_addr_144" [../mat_mult.cpp:10]   --->   Operation 1909 'load' 'temp_a_144' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_74 : Operation 1910 [1/2] (1.24ns)   --->   "%temp_a_145 = load i16 %A_addr_145" [../mat_mult.cpp:10]   --->   Operation 1910 'load' 'temp_a_145' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_74 : Operation 1911 [2/2] (1.24ns)   --->   "%temp_a_146 = load i16 %A_addr_146" [../mat_mult.cpp:10]   --->   Operation 1911 'load' 'temp_a_146' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_74 : Operation 1912 [2/2] (1.24ns)   --->   "%temp_a_147 = load i16 %A_addr_147" [../mat_mult.cpp:10]   --->   Operation 1912 'load' 'temp_a_147' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_74 : Operation 1913 [1/1] (0.00ns)   --->   "%tmp_328_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 73, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1913 'bitconcatenate' 'tmp_328_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln16_152 = zext i16 %tmp_328_cast" [../mat_mult.cpp:16]   --->   Operation 1914 'zext' 'zext_ln16_152' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1915 [1/1] (0.00ns)   --->   "%B_addr_146 = getelementptr i32 %B, i64 0, i64 %zext_ln16_152" [../mat_mult.cpp:16]   --->   Operation 1915 'getelementptr' 'B_addr_146' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1916 [1/1] (0.78ns)   --->   "%add_ln16_47 = add i16 %zext_ln16, i16 37632" [../mat_mult.cpp:16]   --->   Operation 1916 'add' 'add_ln16_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln16_153 = zext i16 %add_ln16_47" [../mat_mult.cpp:16]   --->   Operation 1917 'zext' 'zext_ln16_153' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1918 [1/1] (0.00ns)   --->   "%B_addr_147 = getelementptr i32 %B, i64 0, i64 %zext_ln16_153" [../mat_mult.cpp:16]   --->   Operation 1918 'getelementptr' 'B_addr_147' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1919 [1/2] (1.24ns)   --->   "%temp_b_144 = load i16 %B_addr_144" [../mat_mult.cpp:16]   --->   Operation 1919 'load' 'temp_b_144' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_74 : Operation 1920 [1/2] (1.24ns)   --->   "%temp_b_145 = load i16 %B_addr_145" [../mat_mult.cpp:16]   --->   Operation 1920 'load' 'temp_b_145' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_74 : Operation 1921 [2/2] (1.24ns)   --->   "%temp_b_146 = load i16 %B_addr_146" [../mat_mult.cpp:16]   --->   Operation 1921 'load' 'temp_b_146' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_74 : Operation 1922 [2/2] (1.24ns)   --->   "%temp_b_147 = load i16 %B_addr_147" [../mat_mult.cpp:16]   --->   Operation 1922 'load' 'temp_b_147' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_74 : Operation 1923 [1/1] (3.17ns)   --->   "%mul_ln17_50 = mul i32 %temp_b_144, i32 %temp_a_144" [../mat_mult.cpp:17]   --->   Operation 1923 'mul' 'mul_ln17_50' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1924 [1/1] (3.17ns)   --->   "%mul_ln17_111 = mul i32 %temp_b_145, i32 %temp_a_145" [../mat_mult.cpp:17]   --->   Operation 1924 'mul' 'mul_ln17_111' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.02>
ST_75 : Operation 1925 [1/1] (0.00ns)   --->   "%tmp_147 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 148" [../mat_mult.cpp:10]   --->   Operation 1925 'bitconcatenate' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1926 [1/1] (0.00ns)   --->   "%tmp_148_cast = zext i16 %tmp_147" [../mat_mult.cpp:10]   --->   Operation 1926 'zext' 'tmp_148_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1927 [1/1] (0.00ns)   --->   "%A_addr_148 = getelementptr i32 %A, i64 0, i64 %tmp_148_cast" [../mat_mult.cpp:10]   --->   Operation 1927 'getelementptr' 'A_addr_148' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1928 [1/1] (0.00ns)   --->   "%tmp_148 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 149" [../mat_mult.cpp:10]   --->   Operation 1928 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1929 [1/1] (0.00ns)   --->   "%tmp_149_cast = zext i16 %tmp_148" [../mat_mult.cpp:10]   --->   Operation 1929 'zext' 'tmp_149_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1930 [1/1] (0.00ns)   --->   "%A_addr_149 = getelementptr i32 %A, i64 0, i64 %tmp_149_cast" [../mat_mult.cpp:10]   --->   Operation 1930 'getelementptr' 'A_addr_149' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1931 [1/2] (1.24ns)   --->   "%temp_a_146 = load i16 %A_addr_146" [../mat_mult.cpp:10]   --->   Operation 1931 'load' 'temp_a_146' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_75 : Operation 1932 [1/2] (1.24ns)   --->   "%temp_a_147 = load i16 %A_addr_147" [../mat_mult.cpp:10]   --->   Operation 1932 'load' 'temp_a_147' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_75 : Operation 1933 [2/2] (1.24ns)   --->   "%temp_a_148 = load i16 %A_addr_148" [../mat_mult.cpp:10]   --->   Operation 1933 'load' 'temp_a_148' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_75 : Operation 1934 [2/2] (1.24ns)   --->   "%temp_a_149 = load i16 %A_addr_149" [../mat_mult.cpp:10]   --->   Operation 1934 'load' 'temp_a_149' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_75 : Operation 1935 [1/1] (0.00ns)   --->   "%tmp_329_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 37, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 1935 'bitconcatenate' 'tmp_329_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1936 [1/1] (0.00ns)   --->   "%zext_ln16_154 = zext i16 %tmp_329_cast" [../mat_mult.cpp:16]   --->   Operation 1936 'zext' 'zext_ln16_154' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1937 [1/1] (0.00ns)   --->   "%B_addr_148 = getelementptr i32 %B, i64 0, i64 %zext_ln16_154" [../mat_mult.cpp:16]   --->   Operation 1937 'getelementptr' 'B_addr_148' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1938 [1/1] (0.78ns)   --->   "%add_ln16_48 = add i16 %zext_ln16, i16 38144" [../mat_mult.cpp:16]   --->   Operation 1938 'add' 'add_ln16_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln16_155 = zext i16 %add_ln16_48" [../mat_mult.cpp:16]   --->   Operation 1939 'zext' 'zext_ln16_155' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1940 [1/1] (0.00ns)   --->   "%B_addr_149 = getelementptr i32 %B, i64 0, i64 %zext_ln16_155" [../mat_mult.cpp:16]   --->   Operation 1940 'getelementptr' 'B_addr_149' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1941 [1/2] (1.24ns)   --->   "%temp_b_146 = load i16 %B_addr_146" [../mat_mult.cpp:16]   --->   Operation 1941 'load' 'temp_b_146' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_75 : Operation 1942 [1/2] (1.24ns)   --->   "%temp_b_147 = load i16 %B_addr_147" [../mat_mult.cpp:16]   --->   Operation 1942 'load' 'temp_b_147' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_75 : Operation 1943 [2/2] (1.24ns)   --->   "%temp_b_148 = load i16 %B_addr_148" [../mat_mult.cpp:16]   --->   Operation 1943 'load' 'temp_b_148' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_75 : Operation 1944 [2/2] (1.24ns)   --->   "%temp_b_149 = load i16 %B_addr_149" [../mat_mult.cpp:16]   --->   Operation 1944 'load' 'temp_b_149' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_75 : Operation 1945 [1/1] (3.17ns)   --->   "%mul_ln17_165 = mul i32 %temp_b_146, i32 %temp_a_146" [../mat_mult.cpp:17]   --->   Operation 1945 'mul' 'mul_ln17_165' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1946 [1/1] (3.17ns)   --->   "%mul_ln17_234 = mul i32 %temp_b_147, i32 %temp_a_147" [../mat_mult.cpp:17]   --->   Operation 1946 'mul' 'mul_ln17_234' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_142 = add i32 %mul_ln17_50, i32 %mul_ln17_111" [../mat_mult.cpp:17]   --->   Operation 1947 'add' 'add_ln17_142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 1948 [1/1] (0.88ns)   --->   "%add_ln17_143 = add i32 %mul_ln17_165, i32 %mul_ln17_234" [../mat_mult.cpp:17]   --->   Operation 1948 'add' 'add_ln17_143' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1949 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_144 = add i32 %add_ln17_143, i32 %add_ln17_142" [../mat_mult.cpp:17]   --->   Operation 1949 'add' 'add_ln17_144' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 75> <Delay = 4.41>
ST_76 : Operation 1950 [1/1] (0.00ns)   --->   "%tmp_149 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 150" [../mat_mult.cpp:10]   --->   Operation 1950 'bitconcatenate' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1951 [1/1] (0.00ns)   --->   "%tmp_150_cast = zext i16 %tmp_149" [../mat_mult.cpp:10]   --->   Operation 1951 'zext' 'tmp_150_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1952 [1/1] (0.00ns)   --->   "%A_addr_150 = getelementptr i32 %A, i64 0, i64 %tmp_150_cast" [../mat_mult.cpp:10]   --->   Operation 1952 'getelementptr' 'A_addr_150' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp_150 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 151" [../mat_mult.cpp:10]   --->   Operation 1953 'bitconcatenate' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1954 [1/1] (0.00ns)   --->   "%tmp_151_cast = zext i16 %tmp_150" [../mat_mult.cpp:10]   --->   Operation 1954 'zext' 'tmp_151_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1955 [1/1] (0.00ns)   --->   "%A_addr_151 = getelementptr i32 %A, i64 0, i64 %tmp_151_cast" [../mat_mult.cpp:10]   --->   Operation 1955 'getelementptr' 'A_addr_151' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1956 [1/2] (1.24ns)   --->   "%temp_a_148 = load i16 %A_addr_148" [../mat_mult.cpp:10]   --->   Operation 1956 'load' 'temp_a_148' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_76 : Operation 1957 [1/2] (1.24ns)   --->   "%temp_a_149 = load i16 %A_addr_149" [../mat_mult.cpp:10]   --->   Operation 1957 'load' 'temp_a_149' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_76 : Operation 1958 [2/2] (1.24ns)   --->   "%temp_a_150 = load i16 %A_addr_150" [../mat_mult.cpp:10]   --->   Operation 1958 'load' 'temp_a_150' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_76 : Operation 1959 [2/2] (1.24ns)   --->   "%temp_a_151 = load i16 %A_addr_151" [../mat_mult.cpp:10]   --->   Operation 1959 'load' 'temp_a_151' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_76 : Operation 1960 [1/1] (0.00ns)   --->   "%tmp_330_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 75, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 1960 'bitconcatenate' 'tmp_330_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1961 [1/1] (0.00ns)   --->   "%zext_ln16_156 = zext i16 %tmp_330_cast" [../mat_mult.cpp:16]   --->   Operation 1961 'zext' 'zext_ln16_156' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1962 [1/1] (0.00ns)   --->   "%B_addr_150 = getelementptr i32 %B, i64 0, i64 %zext_ln16_156" [../mat_mult.cpp:16]   --->   Operation 1962 'getelementptr' 'B_addr_150' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1963 [1/1] (0.78ns)   --->   "%add_ln16_49 = add i16 %zext_ln16, i16 38656" [../mat_mult.cpp:16]   --->   Operation 1963 'add' 'add_ln16_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1964 [1/1] (0.00ns)   --->   "%zext_ln16_157 = zext i16 %add_ln16_49" [../mat_mult.cpp:16]   --->   Operation 1964 'zext' 'zext_ln16_157' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1965 [1/1] (0.00ns)   --->   "%B_addr_151 = getelementptr i32 %B, i64 0, i64 %zext_ln16_157" [../mat_mult.cpp:16]   --->   Operation 1965 'getelementptr' 'B_addr_151' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1966 [1/2] (1.24ns)   --->   "%temp_b_148 = load i16 %B_addr_148" [../mat_mult.cpp:16]   --->   Operation 1966 'load' 'temp_b_148' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_76 : Operation 1967 [1/2] (1.24ns)   --->   "%temp_b_149 = load i16 %B_addr_149" [../mat_mult.cpp:16]   --->   Operation 1967 'load' 'temp_b_149' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_76 : Operation 1968 [2/2] (1.24ns)   --->   "%temp_b_150 = load i16 %B_addr_150" [../mat_mult.cpp:16]   --->   Operation 1968 'load' 'temp_b_150' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_76 : Operation 1969 [2/2] (1.24ns)   --->   "%temp_b_151 = load i16 %B_addr_151" [../mat_mult.cpp:16]   --->   Operation 1969 'load' 'temp_b_151' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_76 : Operation 1970 [1/1] (3.17ns)   --->   "%mul_ln17_49 = mul i32 %temp_b_148, i32 %temp_a_148" [../mat_mult.cpp:17]   --->   Operation 1970 'mul' 'mul_ln17_49' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1971 [1/1] (3.17ns)   --->   "%mul_ln17_121 = mul i32 %temp_b_149, i32 %temp_a_149" [../mat_mult.cpp:17]   --->   Operation 1971 'mul' 'mul_ln17_121' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.02>
ST_77 : Operation 1972 [1/1] (0.00ns)   --->   "%tmp_151 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 152" [../mat_mult.cpp:10]   --->   Operation 1972 'bitconcatenate' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1973 [1/1] (0.00ns)   --->   "%tmp_152_cast = zext i16 %tmp_151" [../mat_mult.cpp:10]   --->   Operation 1973 'zext' 'tmp_152_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1974 [1/1] (0.00ns)   --->   "%A_addr_152 = getelementptr i32 %A, i64 0, i64 %tmp_152_cast" [../mat_mult.cpp:10]   --->   Operation 1974 'getelementptr' 'A_addr_152' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1975 [1/1] (0.00ns)   --->   "%tmp_152 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 153" [../mat_mult.cpp:10]   --->   Operation 1975 'bitconcatenate' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1976 [1/1] (0.00ns)   --->   "%tmp_153_cast = zext i16 %tmp_152" [../mat_mult.cpp:10]   --->   Operation 1976 'zext' 'tmp_153_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1977 [1/1] (0.00ns)   --->   "%A_addr_153 = getelementptr i32 %A, i64 0, i64 %tmp_153_cast" [../mat_mult.cpp:10]   --->   Operation 1977 'getelementptr' 'A_addr_153' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1978 [1/2] (1.24ns)   --->   "%temp_a_150 = load i16 %A_addr_150" [../mat_mult.cpp:10]   --->   Operation 1978 'load' 'temp_a_150' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_77 : Operation 1979 [1/2] (1.24ns)   --->   "%temp_a_151 = load i16 %A_addr_151" [../mat_mult.cpp:10]   --->   Operation 1979 'load' 'temp_a_151' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_77 : Operation 1980 [2/2] (1.24ns)   --->   "%temp_a_152 = load i16 %A_addr_152" [../mat_mult.cpp:10]   --->   Operation 1980 'load' 'temp_a_152' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_77 : Operation 1981 [2/2] (1.24ns)   --->   "%temp_a_153 = load i16 %A_addr_153" [../mat_mult.cpp:10]   --->   Operation 1981 'load' 'temp_a_153' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_77 : Operation 1982 [1/1] (0.00ns)   --->   "%tmp_331_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i5.i11, i5 19, i11 %zext_ln16_1" [../mat_mult.cpp:16]   --->   Operation 1982 'bitconcatenate' 'tmp_331_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1983 [1/1] (0.00ns)   --->   "%zext_ln16_158 = zext i16 %tmp_331_cast" [../mat_mult.cpp:16]   --->   Operation 1983 'zext' 'zext_ln16_158' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1984 [1/1] (0.00ns)   --->   "%B_addr_152 = getelementptr i32 %B, i64 0, i64 %zext_ln16_158" [../mat_mult.cpp:16]   --->   Operation 1984 'getelementptr' 'B_addr_152' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1985 [1/1] (0.78ns)   --->   "%add_ln16_50 = add i16 %zext_ln16, i16 39168" [../mat_mult.cpp:16]   --->   Operation 1985 'add' 'add_ln16_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1986 [1/1] (0.00ns)   --->   "%zext_ln16_159 = zext i16 %add_ln16_50" [../mat_mult.cpp:16]   --->   Operation 1986 'zext' 'zext_ln16_159' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1987 [1/1] (0.00ns)   --->   "%B_addr_153 = getelementptr i32 %B, i64 0, i64 %zext_ln16_159" [../mat_mult.cpp:16]   --->   Operation 1987 'getelementptr' 'B_addr_153' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1988 [1/2] (1.24ns)   --->   "%temp_b_150 = load i16 %B_addr_150" [../mat_mult.cpp:16]   --->   Operation 1988 'load' 'temp_b_150' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_77 : Operation 1989 [1/2] (1.24ns)   --->   "%temp_b_151 = load i16 %B_addr_151" [../mat_mult.cpp:16]   --->   Operation 1989 'load' 'temp_b_151' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_77 : Operation 1990 [2/2] (1.24ns)   --->   "%temp_b_152 = load i16 %B_addr_152" [../mat_mult.cpp:16]   --->   Operation 1990 'load' 'temp_b_152' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_77 : Operation 1991 [2/2] (1.24ns)   --->   "%temp_b_153 = load i16 %B_addr_153" [../mat_mult.cpp:16]   --->   Operation 1991 'load' 'temp_b_153' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_77 : Operation 1992 [1/1] (3.17ns)   --->   "%mul_ln17_13 = mul i32 %temp_b_151, i32 %temp_a_151" [../mat_mult.cpp:17]   --->   Operation 1992 'mul' 'mul_ln17_13' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1993 [1/1] (3.17ns)   --->   "%mul_ln17_193 = mul i32 %temp_b_150, i32 %temp_a_150" [../mat_mult.cpp:17]   --->   Operation 1993 'mul' 'mul_ln17_193' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_145 = add i32 %mul_ln17_49, i32 %mul_ln17_121" [../mat_mult.cpp:17]   --->   Operation 1994 'add' 'add_ln17_145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 1995 [1/1] (0.88ns)   --->   "%add_ln17_146 = add i32 %mul_ln17_193, i32 %mul_ln17_13" [../mat_mult.cpp:17]   --->   Operation 1995 'add' 'add_ln17_146' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1996 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_147 = add i32 %add_ln17_146, i32 %add_ln17_145" [../mat_mult.cpp:17]   --->   Operation 1996 'add' 'add_ln17_147' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 77> <Delay = 5.29>
ST_78 : Operation 1997 [1/1] (0.00ns)   --->   "%tmp_153 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 154" [../mat_mult.cpp:10]   --->   Operation 1997 'bitconcatenate' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1998 [1/1] (0.00ns)   --->   "%tmp_154_cast = zext i16 %tmp_153" [../mat_mult.cpp:10]   --->   Operation 1998 'zext' 'tmp_154_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1999 [1/1] (0.00ns)   --->   "%A_addr_154 = getelementptr i32 %A, i64 0, i64 %tmp_154_cast" [../mat_mult.cpp:10]   --->   Operation 1999 'getelementptr' 'A_addr_154' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2000 [1/1] (0.00ns)   --->   "%tmp_154 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 155" [../mat_mult.cpp:10]   --->   Operation 2000 'bitconcatenate' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2001 [1/1] (0.00ns)   --->   "%tmp_155_cast = zext i16 %tmp_154" [../mat_mult.cpp:10]   --->   Operation 2001 'zext' 'tmp_155_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2002 [1/1] (0.00ns)   --->   "%A_addr_155 = getelementptr i32 %A, i64 0, i64 %tmp_155_cast" [../mat_mult.cpp:10]   --->   Operation 2002 'getelementptr' 'A_addr_155' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2003 [1/2] (1.24ns)   --->   "%temp_a_152 = load i16 %A_addr_152" [../mat_mult.cpp:10]   --->   Operation 2003 'load' 'temp_a_152' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_78 : Operation 2004 [1/2] (1.24ns)   --->   "%temp_a_153 = load i16 %A_addr_153" [../mat_mult.cpp:10]   --->   Operation 2004 'load' 'temp_a_153' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_78 : Operation 2005 [2/2] (1.24ns)   --->   "%temp_a_154 = load i16 %A_addr_154" [../mat_mult.cpp:10]   --->   Operation 2005 'load' 'temp_a_154' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_78 : Operation 2006 [2/2] (1.24ns)   --->   "%temp_a_155 = load i16 %A_addr_155" [../mat_mult.cpp:10]   --->   Operation 2006 'load' 'temp_a_155' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_78 : Operation 2007 [1/1] (0.00ns)   --->   "%tmp_332_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 77, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 2007 'bitconcatenate' 'tmp_332_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2008 [1/1] (0.00ns)   --->   "%zext_ln16_160 = zext i16 %tmp_332_cast" [../mat_mult.cpp:16]   --->   Operation 2008 'zext' 'zext_ln16_160' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2009 [1/1] (0.00ns)   --->   "%B_addr_154 = getelementptr i32 %B, i64 0, i64 %zext_ln16_160" [../mat_mult.cpp:16]   --->   Operation 2009 'getelementptr' 'B_addr_154' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2010 [1/1] (0.78ns)   --->   "%add_ln16_51 = add i16 %zext_ln16, i16 39680" [../mat_mult.cpp:16]   --->   Operation 2010 'add' 'add_ln16_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln16_161 = zext i16 %add_ln16_51" [../mat_mult.cpp:16]   --->   Operation 2011 'zext' 'zext_ln16_161' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2012 [1/1] (0.00ns)   --->   "%B_addr_155 = getelementptr i32 %B, i64 0, i64 %zext_ln16_161" [../mat_mult.cpp:16]   --->   Operation 2012 'getelementptr' 'B_addr_155' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2013 [1/2] (1.24ns)   --->   "%temp_b_152 = load i16 %B_addr_152" [../mat_mult.cpp:16]   --->   Operation 2013 'load' 'temp_b_152' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_78 : Operation 2014 [1/2] (1.24ns)   --->   "%temp_b_153 = load i16 %B_addr_153" [../mat_mult.cpp:16]   --->   Operation 2014 'load' 'temp_b_153' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_78 : Operation 2015 [2/2] (1.24ns)   --->   "%temp_b_154 = load i16 %B_addr_154" [../mat_mult.cpp:16]   --->   Operation 2015 'load' 'temp_b_154' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_78 : Operation 2016 [2/2] (1.24ns)   --->   "%temp_b_155 = load i16 %B_addr_155" [../mat_mult.cpp:16]   --->   Operation 2016 'load' 'temp_b_155' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_78 : Operation 2017 [1/1] (3.17ns)   --->   "%mul_ln17_97 = mul i32 %temp_b_152, i32 %temp_a_152" [../mat_mult.cpp:17]   --->   Operation 2017 'mul' 'mul_ln17_97' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2018 [1/1] (3.17ns)   --->   "%mul_ln17_176 = mul i32 %temp_b_153, i32 %temp_a_153" [../mat_mult.cpp:17]   --->   Operation 2018 'mul' 'mul_ln17_176' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2019 [1/1] (0.88ns)   --->   "%add_ln17_149 = add i32 %mul_ln17_97, i32 %mul_ln17_176" [../mat_mult.cpp:17]   --->   Operation 2019 'add' 'add_ln17_149' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.29>
ST_79 : Operation 2020 [1/1] (0.00ns)   --->   "%tmp_155 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 156" [../mat_mult.cpp:10]   --->   Operation 2020 'bitconcatenate' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2021 [1/1] (0.00ns)   --->   "%tmp_156_cast = zext i16 %tmp_155" [../mat_mult.cpp:10]   --->   Operation 2021 'zext' 'tmp_156_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2022 [1/1] (0.00ns)   --->   "%A_addr_156 = getelementptr i32 %A, i64 0, i64 %tmp_156_cast" [../mat_mult.cpp:10]   --->   Operation 2022 'getelementptr' 'A_addr_156' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2023 [1/1] (0.00ns)   --->   "%tmp_156 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 157" [../mat_mult.cpp:10]   --->   Operation 2023 'bitconcatenate' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2024 [1/1] (0.00ns)   --->   "%tmp_157_cast = zext i16 %tmp_156" [../mat_mult.cpp:10]   --->   Operation 2024 'zext' 'tmp_157_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2025 [1/1] (0.00ns)   --->   "%A_addr_157 = getelementptr i32 %A, i64 0, i64 %tmp_157_cast" [../mat_mult.cpp:10]   --->   Operation 2025 'getelementptr' 'A_addr_157' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2026 [1/2] (1.24ns)   --->   "%temp_a_154 = load i16 %A_addr_154" [../mat_mult.cpp:10]   --->   Operation 2026 'load' 'temp_a_154' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_79 : Operation 2027 [1/2] (1.24ns)   --->   "%temp_a_155 = load i16 %A_addr_155" [../mat_mult.cpp:10]   --->   Operation 2027 'load' 'temp_a_155' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_79 : Operation 2028 [2/2] (1.24ns)   --->   "%temp_a_156 = load i16 %A_addr_156" [../mat_mult.cpp:10]   --->   Operation 2028 'load' 'temp_a_156' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_79 : Operation 2029 [2/2] (1.24ns)   --->   "%temp_a_157 = load i16 %A_addr_157" [../mat_mult.cpp:10]   --->   Operation 2029 'load' 'temp_a_157' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_79 : Operation 2030 [1/1] (0.00ns)   --->   "%tmp_333_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 39, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 2030 'bitconcatenate' 'tmp_333_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2031 [1/1] (0.00ns)   --->   "%zext_ln16_162 = zext i16 %tmp_333_cast" [../mat_mult.cpp:16]   --->   Operation 2031 'zext' 'zext_ln16_162' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2032 [1/1] (0.00ns)   --->   "%B_addr_156 = getelementptr i32 %B, i64 0, i64 %zext_ln16_162" [../mat_mult.cpp:16]   --->   Operation 2032 'getelementptr' 'B_addr_156' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2033 [1/1] (0.78ns)   --->   "%add_ln16_52 = add i16 %zext_ln16, i16 40192" [../mat_mult.cpp:16]   --->   Operation 2033 'add' 'add_ln16_52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2034 [1/1] (0.00ns)   --->   "%zext_ln16_163 = zext i16 %add_ln16_52" [../mat_mult.cpp:16]   --->   Operation 2034 'zext' 'zext_ln16_163' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2035 [1/1] (0.00ns)   --->   "%B_addr_157 = getelementptr i32 %B, i64 0, i64 %zext_ln16_163" [../mat_mult.cpp:16]   --->   Operation 2035 'getelementptr' 'B_addr_157' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2036 [1/2] (1.24ns)   --->   "%temp_b_154 = load i16 %B_addr_154" [../mat_mult.cpp:16]   --->   Operation 2036 'load' 'temp_b_154' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_79 : Operation 2037 [1/2] (1.24ns)   --->   "%temp_b_155 = load i16 %B_addr_155" [../mat_mult.cpp:16]   --->   Operation 2037 'load' 'temp_b_155' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_79 : Operation 2038 [2/2] (1.24ns)   --->   "%temp_b_156 = load i16 %B_addr_156" [../mat_mult.cpp:16]   --->   Operation 2038 'load' 'temp_b_156' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_79 : Operation 2039 [2/2] (1.24ns)   --->   "%temp_b_157 = load i16 %B_addr_157" [../mat_mult.cpp:16]   --->   Operation 2039 'load' 'temp_b_157' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_79 : Operation 2040 [1/1] (3.17ns)   --->   "%mul_ln17_4 = mul i32 %temp_b_154, i32 %temp_a_154" [../mat_mult.cpp:17]   --->   Operation 2040 'mul' 'mul_ln17_4' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2041 [1/1] (3.17ns)   --->   "%mul_ln17_100 = mul i32 %temp_b_155, i32 %temp_a_155" [../mat_mult.cpp:17]   --->   Operation 2041 'mul' 'mul_ln17_100' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2042 [1/1] (0.88ns)   --->   "%add_ln17_150 = add i32 %mul_ln17_4, i32 %mul_ln17_100" [../mat_mult.cpp:17]   --->   Operation 2042 'add' 'add_ln17_150' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.41>
ST_80 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_157 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 158" [../mat_mult.cpp:10]   --->   Operation 2043 'bitconcatenate' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_158_cast = zext i16 %tmp_157" [../mat_mult.cpp:10]   --->   Operation 2044 'zext' 'tmp_158_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2045 [1/1] (0.00ns)   --->   "%A_addr_158 = getelementptr i32 %A, i64 0, i64 %tmp_158_cast" [../mat_mult.cpp:10]   --->   Operation 2045 'getelementptr' 'A_addr_158' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2046 [1/1] (0.00ns)   --->   "%tmp_158 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 159" [../mat_mult.cpp:10]   --->   Operation 2046 'bitconcatenate' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2047 [1/1] (0.00ns)   --->   "%tmp_159_cast = zext i16 %tmp_158" [../mat_mult.cpp:10]   --->   Operation 2047 'zext' 'tmp_159_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2048 [1/1] (0.00ns)   --->   "%A_addr_159 = getelementptr i32 %A, i64 0, i64 %tmp_159_cast" [../mat_mult.cpp:10]   --->   Operation 2048 'getelementptr' 'A_addr_159' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2049 [1/2] (1.24ns)   --->   "%temp_a_156 = load i16 %A_addr_156" [../mat_mult.cpp:10]   --->   Operation 2049 'load' 'temp_a_156' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_80 : Operation 2050 [1/2] (1.24ns)   --->   "%temp_a_157 = load i16 %A_addr_157" [../mat_mult.cpp:10]   --->   Operation 2050 'load' 'temp_a_157' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_80 : Operation 2051 [2/2] (1.24ns)   --->   "%temp_a_158 = load i16 %A_addr_158" [../mat_mult.cpp:10]   --->   Operation 2051 'load' 'temp_a_158' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_80 : Operation 2052 [2/2] (1.24ns)   --->   "%temp_a_159 = load i16 %A_addr_159" [../mat_mult.cpp:10]   --->   Operation 2052 'load' 'temp_a_159' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_80 : Operation 2053 [1/1] (0.00ns)   --->   "%tmp_334_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 79, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 2053 'bitconcatenate' 'tmp_334_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2054 [1/1] (0.00ns)   --->   "%zext_ln16_164 = zext i16 %tmp_334_cast" [../mat_mult.cpp:16]   --->   Operation 2054 'zext' 'zext_ln16_164' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2055 [1/1] (0.00ns)   --->   "%B_addr_158 = getelementptr i32 %B, i64 0, i64 %zext_ln16_164" [../mat_mult.cpp:16]   --->   Operation 2055 'getelementptr' 'B_addr_158' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2056 [1/1] (0.78ns)   --->   "%add_ln16_53 = add i16 %zext_ln16, i16 40704" [../mat_mult.cpp:16]   --->   Operation 2056 'add' 'add_ln16_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2057 [1/1] (0.00ns)   --->   "%zext_ln16_165 = zext i16 %add_ln16_53" [../mat_mult.cpp:16]   --->   Operation 2057 'zext' 'zext_ln16_165' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2058 [1/1] (0.00ns)   --->   "%B_addr_159 = getelementptr i32 %B, i64 0, i64 %zext_ln16_165" [../mat_mult.cpp:16]   --->   Operation 2058 'getelementptr' 'B_addr_159' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2059 [1/2] (1.24ns)   --->   "%temp_b_156 = load i16 %B_addr_156" [../mat_mult.cpp:16]   --->   Operation 2059 'load' 'temp_b_156' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_80 : Operation 2060 [1/2] (1.24ns)   --->   "%temp_b_157 = load i16 %B_addr_157" [../mat_mult.cpp:16]   --->   Operation 2060 'load' 'temp_b_157' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_80 : Operation 2061 [2/2] (1.24ns)   --->   "%temp_b_158 = load i16 %B_addr_158" [../mat_mult.cpp:16]   --->   Operation 2061 'load' 'temp_b_158' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_80 : Operation 2062 [2/2] (1.24ns)   --->   "%temp_b_159 = load i16 %B_addr_159" [../mat_mult.cpp:16]   --->   Operation 2062 'load' 'temp_b_159' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_80 : Operation 2063 [1/1] (3.17ns)   --->   "%mul_ln17_23 = mul i32 %temp_b_157, i32 %temp_a_157" [../mat_mult.cpp:17]   --->   Operation 2063 'mul' 'mul_ln17_23' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2064 [1/1] (3.17ns)   --->   "%mul_ln17_184 = mul i32 %temp_b_156, i32 %temp_a_156" [../mat_mult.cpp:17]   --->   Operation 2064 'mul' 'mul_ln17_184' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.76>
ST_81 : Operation 2065 [1/1] (0.00ns)   --->   "%tmp_159 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 160" [../mat_mult.cpp:10]   --->   Operation 2065 'bitconcatenate' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_160_cast = zext i16 %tmp_159" [../mat_mult.cpp:10]   --->   Operation 2066 'zext' 'tmp_160_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2067 [1/1] (0.00ns)   --->   "%A_addr_160 = getelementptr i32 %A, i64 0, i64 %tmp_160_cast" [../mat_mult.cpp:10]   --->   Operation 2067 'getelementptr' 'A_addr_160' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2068 [1/1] (0.00ns)   --->   "%tmp_160 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 161" [../mat_mult.cpp:10]   --->   Operation 2068 'bitconcatenate' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2069 [1/1] (0.00ns)   --->   "%tmp_161_cast = zext i16 %tmp_160" [../mat_mult.cpp:10]   --->   Operation 2069 'zext' 'tmp_161_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2070 [1/1] (0.00ns)   --->   "%A_addr_161 = getelementptr i32 %A, i64 0, i64 %tmp_161_cast" [../mat_mult.cpp:10]   --->   Operation 2070 'getelementptr' 'A_addr_161' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2071 [1/2] (1.24ns)   --->   "%temp_a_158 = load i16 %A_addr_158" [../mat_mult.cpp:10]   --->   Operation 2071 'load' 'temp_a_158' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_81 : Operation 2072 [1/2] (1.24ns)   --->   "%temp_a_159 = load i16 %A_addr_159" [../mat_mult.cpp:10]   --->   Operation 2072 'load' 'temp_a_159' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_81 : Operation 2073 [2/2] (1.24ns)   --->   "%temp_a_160 = load i16 %A_addr_160" [../mat_mult.cpp:10]   --->   Operation 2073 'load' 'temp_a_160' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_81 : Operation 2074 [2/2] (1.24ns)   --->   "%temp_a_161 = load i16 %A_addr_161" [../mat_mult.cpp:10]   --->   Operation 2074 'load' 'temp_a_161' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_81 : Operation 2075 [1/1] (0.00ns)   --->   "%tmp_335_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 5, i13 %zext_ln16_3" [../mat_mult.cpp:16]   --->   Operation 2075 'bitconcatenate' 'tmp_335_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2076 [1/1] (0.00ns)   --->   "%zext_ln16_166 = zext i16 %tmp_335_cast" [../mat_mult.cpp:16]   --->   Operation 2076 'zext' 'zext_ln16_166' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2077 [1/1] (0.00ns)   --->   "%B_addr_160 = getelementptr i32 %B, i64 0, i64 %zext_ln16_166" [../mat_mult.cpp:16]   --->   Operation 2077 'getelementptr' 'B_addr_160' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2078 [1/1] (0.78ns)   --->   "%add_ln16_54 = add i16 %zext_ln16, i16 41216" [../mat_mult.cpp:16]   --->   Operation 2078 'add' 'add_ln16_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2079 [1/1] (0.00ns)   --->   "%zext_ln16_167 = zext i16 %add_ln16_54" [../mat_mult.cpp:16]   --->   Operation 2079 'zext' 'zext_ln16_167' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2080 [1/1] (0.00ns)   --->   "%B_addr_161 = getelementptr i32 %B, i64 0, i64 %zext_ln16_167" [../mat_mult.cpp:16]   --->   Operation 2080 'getelementptr' 'B_addr_161' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2081 [1/2] (1.24ns)   --->   "%temp_b_158 = load i16 %B_addr_158" [../mat_mult.cpp:16]   --->   Operation 2081 'load' 'temp_b_158' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_81 : Operation 2082 [1/2] (1.24ns)   --->   "%temp_b_159 = load i16 %B_addr_159" [../mat_mult.cpp:16]   --->   Operation 2082 'load' 'temp_b_159' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_81 : Operation 2083 [2/2] (1.24ns)   --->   "%temp_b_160 = load i16 %B_addr_160" [../mat_mult.cpp:16]   --->   Operation 2083 'load' 'temp_b_160' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_81 : Operation 2084 [2/2] (1.24ns)   --->   "%temp_b_161 = load i16 %B_addr_161" [../mat_mult.cpp:16]   --->   Operation 2084 'load' 'temp_b_161' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_81 : Operation 2085 [1/1] (3.17ns)   --->   "%mul_ln17_122 = mul i32 %temp_b_158, i32 %temp_a_158" [../mat_mult.cpp:17]   --->   Operation 2085 'mul' 'mul_ln17_122' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2086 [1/1] (3.17ns)   --->   "%mul_ln17_216 = mul i32 %temp_b_159, i32 %temp_a_159" [../mat_mult.cpp:17]   --->   Operation 2086 'mul' 'mul_ln17_216' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2087 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_151 = add i32 %add_ln17_150, i32 %add_ln17_149" [../mat_mult.cpp:17]   --->   Operation 2087 'add' 'add_ln17_151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 2088 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_152 = add i32 %mul_ln17_184, i32 %mul_ln17_23" [../mat_mult.cpp:17]   --->   Operation 2088 'add' 'add_ln17_152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 2089 [1/1] (0.88ns)   --->   "%add_ln17_153 = add i32 %mul_ln17_122, i32 %mul_ln17_216" [../mat_mult.cpp:17]   --->   Operation 2089 'add' 'add_ln17_153' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2090 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_154 = add i32 %add_ln17_153, i32 %add_ln17_152" [../mat_mult.cpp:17]   --->   Operation 2090 'add' 'add_ln17_154' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 2091 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_155 = add i32 %add_ln17_154, i32 %add_ln17_151" [../mat_mult.cpp:17]   --->   Operation 2091 'add' 'add_ln17_155' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 81> <Delay = 5.29>
ST_82 : Operation 2092 [1/1] (0.00ns)   --->   "%tmp_161 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 162" [../mat_mult.cpp:10]   --->   Operation 2092 'bitconcatenate' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2093 [1/1] (0.00ns)   --->   "%tmp_162_cast = zext i16 %tmp_161" [../mat_mult.cpp:10]   --->   Operation 2093 'zext' 'tmp_162_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2094 [1/1] (0.00ns)   --->   "%A_addr_162 = getelementptr i32 %A, i64 0, i64 %tmp_162_cast" [../mat_mult.cpp:10]   --->   Operation 2094 'getelementptr' 'A_addr_162' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2095 [1/1] (0.00ns)   --->   "%tmp_162 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 163" [../mat_mult.cpp:10]   --->   Operation 2095 'bitconcatenate' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2096 [1/1] (0.00ns)   --->   "%tmp_163_cast = zext i16 %tmp_162" [../mat_mult.cpp:10]   --->   Operation 2096 'zext' 'tmp_163_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2097 [1/1] (0.00ns)   --->   "%A_addr_163 = getelementptr i32 %A, i64 0, i64 %tmp_163_cast" [../mat_mult.cpp:10]   --->   Operation 2097 'getelementptr' 'A_addr_163' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2098 [1/2] (1.24ns)   --->   "%temp_a_160 = load i16 %A_addr_160" [../mat_mult.cpp:10]   --->   Operation 2098 'load' 'temp_a_160' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_82 : Operation 2099 [1/2] (1.24ns)   --->   "%temp_a_161 = load i16 %A_addr_161" [../mat_mult.cpp:10]   --->   Operation 2099 'load' 'temp_a_161' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_82 : Operation 2100 [2/2] (1.24ns)   --->   "%temp_a_162 = load i16 %A_addr_162" [../mat_mult.cpp:10]   --->   Operation 2100 'load' 'temp_a_162' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_82 : Operation 2101 [2/2] (1.24ns)   --->   "%temp_a_163 = load i16 %A_addr_163" [../mat_mult.cpp:10]   --->   Operation 2101 'load' 'temp_a_163' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_82 : Operation 2102 [1/1] (0.00ns)   --->   "%tmp_336_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 81, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 2102 'bitconcatenate' 'tmp_336_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2103 [1/1] (0.00ns)   --->   "%zext_ln16_168 = zext i16 %tmp_336_cast" [../mat_mult.cpp:16]   --->   Operation 2103 'zext' 'zext_ln16_168' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2104 [1/1] (0.00ns)   --->   "%B_addr_162 = getelementptr i32 %B, i64 0, i64 %zext_ln16_168" [../mat_mult.cpp:16]   --->   Operation 2104 'getelementptr' 'B_addr_162' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2105 [1/1] (0.78ns)   --->   "%add_ln16_55 = add i16 %zext_ln16, i16 41728" [../mat_mult.cpp:16]   --->   Operation 2105 'add' 'add_ln16_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2106 [1/1] (0.00ns)   --->   "%zext_ln16_169 = zext i16 %add_ln16_55" [../mat_mult.cpp:16]   --->   Operation 2106 'zext' 'zext_ln16_169' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2107 [1/1] (0.00ns)   --->   "%B_addr_163 = getelementptr i32 %B, i64 0, i64 %zext_ln16_169" [../mat_mult.cpp:16]   --->   Operation 2107 'getelementptr' 'B_addr_163' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2108 [1/2] (1.24ns)   --->   "%temp_b_160 = load i16 %B_addr_160" [../mat_mult.cpp:16]   --->   Operation 2108 'load' 'temp_b_160' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_82 : Operation 2109 [1/2] (1.24ns)   --->   "%temp_b_161 = load i16 %B_addr_161" [../mat_mult.cpp:16]   --->   Operation 2109 'load' 'temp_b_161' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_82 : Operation 2110 [2/2] (1.24ns)   --->   "%temp_b_162 = load i16 %B_addr_162" [../mat_mult.cpp:16]   --->   Operation 2110 'load' 'temp_b_162' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_82 : Operation 2111 [2/2] (1.24ns)   --->   "%temp_b_163 = load i16 %B_addr_163" [../mat_mult.cpp:16]   --->   Operation 2111 'load' 'temp_b_163' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_82 : Operation 2112 [1/1] (3.17ns)   --->   "%mul_ln17_62 = mul i32 %temp_b_160, i32 %temp_a_160" [../mat_mult.cpp:17]   --->   Operation 2112 'mul' 'mul_ln17_62' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2113 [1/1] (3.17ns)   --->   "%mul_ln17_169 = mul i32 %temp_b_161, i32 %temp_a_161" [../mat_mult.cpp:17]   --->   Operation 2113 'mul' 'mul_ln17_169' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_141 = add i32 %add_ln17_140, i32 %add_ln17_133" [../mat_mult.cpp:17]   --->   Operation 2114 'add' 'add_ln17_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 2115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_148 = add i32 %add_ln17_147, i32 %add_ln17_144" [../mat_mult.cpp:17]   --->   Operation 2115 'add' 'add_ln17_148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 2116 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_156 = add i32 %add_ln17_155, i32 %add_ln17_148" [../mat_mult.cpp:17]   --->   Operation 2116 'add' 'add_ln17_156' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 2117 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_157 = add i32 %add_ln17_156, i32 %add_ln17_141" [../mat_mult.cpp:17]   --->   Operation 2117 'add' 'add_ln17_157' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 2118 [1/1] (0.88ns)   --->   "%add_ln17_158 = add i32 %mul_ln17_62, i32 %mul_ln17_169" [../mat_mult.cpp:17]   --->   Operation 2118 'add' 'add_ln17_158' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.29>
ST_83 : Operation 2119 [1/1] (0.00ns)   --->   "%tmp_163 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 164" [../mat_mult.cpp:10]   --->   Operation 2119 'bitconcatenate' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2120 [1/1] (0.00ns)   --->   "%tmp_164_cast = zext i16 %tmp_163" [../mat_mult.cpp:10]   --->   Operation 2120 'zext' 'tmp_164_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2121 [1/1] (0.00ns)   --->   "%A_addr_164 = getelementptr i32 %A, i64 0, i64 %tmp_164_cast" [../mat_mult.cpp:10]   --->   Operation 2121 'getelementptr' 'A_addr_164' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2122 [1/1] (0.00ns)   --->   "%tmp_164 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 165" [../mat_mult.cpp:10]   --->   Operation 2122 'bitconcatenate' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2123 [1/1] (0.00ns)   --->   "%tmp_165_cast = zext i16 %tmp_164" [../mat_mult.cpp:10]   --->   Operation 2123 'zext' 'tmp_165_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2124 [1/1] (0.00ns)   --->   "%A_addr_165 = getelementptr i32 %A, i64 0, i64 %tmp_165_cast" [../mat_mult.cpp:10]   --->   Operation 2124 'getelementptr' 'A_addr_165' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2125 [1/2] (1.24ns)   --->   "%temp_a_162 = load i16 %A_addr_162" [../mat_mult.cpp:10]   --->   Operation 2125 'load' 'temp_a_162' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_83 : Operation 2126 [1/2] (1.24ns)   --->   "%temp_a_163 = load i16 %A_addr_163" [../mat_mult.cpp:10]   --->   Operation 2126 'load' 'temp_a_163' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_83 : Operation 2127 [2/2] (1.24ns)   --->   "%temp_a_164 = load i16 %A_addr_164" [../mat_mult.cpp:10]   --->   Operation 2127 'load' 'temp_a_164' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_83 : Operation 2128 [2/2] (1.24ns)   --->   "%temp_a_165 = load i16 %A_addr_165" [../mat_mult.cpp:10]   --->   Operation 2128 'load' 'temp_a_165' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_83 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_337_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 41, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 2129 'bitconcatenate' 'tmp_337_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2130 [1/1] (0.00ns)   --->   "%zext_ln16_170 = zext i16 %tmp_337_cast" [../mat_mult.cpp:16]   --->   Operation 2130 'zext' 'zext_ln16_170' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2131 [1/1] (0.00ns)   --->   "%B_addr_164 = getelementptr i32 %B, i64 0, i64 %zext_ln16_170" [../mat_mult.cpp:16]   --->   Operation 2131 'getelementptr' 'B_addr_164' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2132 [1/1] (0.78ns)   --->   "%add_ln16_56 = add i16 %zext_ln16, i16 42240" [../mat_mult.cpp:16]   --->   Operation 2132 'add' 'add_ln16_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2133 [1/1] (0.00ns)   --->   "%zext_ln16_171 = zext i16 %add_ln16_56" [../mat_mult.cpp:16]   --->   Operation 2133 'zext' 'zext_ln16_171' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2134 [1/1] (0.00ns)   --->   "%B_addr_165 = getelementptr i32 %B, i64 0, i64 %zext_ln16_171" [../mat_mult.cpp:16]   --->   Operation 2134 'getelementptr' 'B_addr_165' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2135 [1/2] (1.24ns)   --->   "%temp_b_162 = load i16 %B_addr_162" [../mat_mult.cpp:16]   --->   Operation 2135 'load' 'temp_b_162' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_83 : Operation 2136 [1/2] (1.24ns)   --->   "%temp_b_163 = load i16 %B_addr_163" [../mat_mult.cpp:16]   --->   Operation 2136 'load' 'temp_b_163' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_83 : Operation 2137 [2/2] (1.24ns)   --->   "%temp_b_164 = load i16 %B_addr_164" [../mat_mult.cpp:16]   --->   Operation 2137 'load' 'temp_b_164' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_83 : Operation 2138 [2/2] (1.24ns)   --->   "%temp_b_165 = load i16 %B_addr_165" [../mat_mult.cpp:16]   --->   Operation 2138 'load' 'temp_b_165' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_83 : Operation 2139 [1/1] (3.17ns)   --->   "%mul_ln17_19 = mul i32 %temp_b_162, i32 %temp_a_162" [../mat_mult.cpp:17]   --->   Operation 2139 'mul' 'mul_ln17_19' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2140 [1/1] (3.17ns)   --->   "%mul_ln17_131 = mul i32 %temp_b_163, i32 %temp_a_163" [../mat_mult.cpp:17]   --->   Operation 2140 'mul' 'mul_ln17_131' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2141 [1/1] (0.88ns)   --->   "%add_ln17_159 = add i32 %mul_ln17_19, i32 %mul_ln17_131" [../mat_mult.cpp:17]   --->   Operation 2141 'add' 'add_ln17_159' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.41>
ST_84 : Operation 2142 [1/1] (0.00ns)   --->   "%tmp_165 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 166" [../mat_mult.cpp:10]   --->   Operation 2142 'bitconcatenate' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2143 [1/1] (0.00ns)   --->   "%tmp_166_cast = zext i16 %tmp_165" [../mat_mult.cpp:10]   --->   Operation 2143 'zext' 'tmp_166_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2144 [1/1] (0.00ns)   --->   "%A_addr_166 = getelementptr i32 %A, i64 0, i64 %tmp_166_cast" [../mat_mult.cpp:10]   --->   Operation 2144 'getelementptr' 'A_addr_166' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2145 [1/1] (0.00ns)   --->   "%tmp_166 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 167" [../mat_mult.cpp:10]   --->   Operation 2145 'bitconcatenate' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2146 [1/1] (0.00ns)   --->   "%tmp_167_cast = zext i16 %tmp_166" [../mat_mult.cpp:10]   --->   Operation 2146 'zext' 'tmp_167_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2147 [1/1] (0.00ns)   --->   "%A_addr_167 = getelementptr i32 %A, i64 0, i64 %tmp_167_cast" [../mat_mult.cpp:10]   --->   Operation 2147 'getelementptr' 'A_addr_167' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2148 [1/2] (1.24ns)   --->   "%temp_a_164 = load i16 %A_addr_164" [../mat_mult.cpp:10]   --->   Operation 2148 'load' 'temp_a_164' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_84 : Operation 2149 [1/2] (1.24ns)   --->   "%temp_a_165 = load i16 %A_addr_165" [../mat_mult.cpp:10]   --->   Operation 2149 'load' 'temp_a_165' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_84 : Operation 2150 [2/2] (1.24ns)   --->   "%temp_a_166 = load i16 %A_addr_166" [../mat_mult.cpp:10]   --->   Operation 2150 'load' 'temp_a_166' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_84 : Operation 2151 [2/2] (1.24ns)   --->   "%temp_a_167 = load i16 %A_addr_167" [../mat_mult.cpp:10]   --->   Operation 2151 'load' 'temp_a_167' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_84 : Operation 2152 [1/1] (0.00ns)   --->   "%tmp_338_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 83, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 2152 'bitconcatenate' 'tmp_338_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln16_172 = zext i16 %tmp_338_cast" [../mat_mult.cpp:16]   --->   Operation 2153 'zext' 'zext_ln16_172' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2154 [1/1] (0.00ns)   --->   "%B_addr_166 = getelementptr i32 %B, i64 0, i64 %zext_ln16_172" [../mat_mult.cpp:16]   --->   Operation 2154 'getelementptr' 'B_addr_166' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2155 [1/1] (0.78ns)   --->   "%add_ln16_57 = add i16 %zext_ln16, i16 42752" [../mat_mult.cpp:16]   --->   Operation 2155 'add' 'add_ln16_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2156 [1/1] (0.00ns)   --->   "%zext_ln16_173 = zext i16 %add_ln16_57" [../mat_mult.cpp:16]   --->   Operation 2156 'zext' 'zext_ln16_173' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2157 [1/1] (0.00ns)   --->   "%B_addr_167 = getelementptr i32 %B, i64 0, i64 %zext_ln16_173" [../mat_mult.cpp:16]   --->   Operation 2157 'getelementptr' 'B_addr_167' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2158 [1/2] (1.24ns)   --->   "%temp_b_164 = load i16 %B_addr_164" [../mat_mult.cpp:16]   --->   Operation 2158 'load' 'temp_b_164' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_84 : Operation 2159 [1/2] (1.24ns)   --->   "%temp_b_165 = load i16 %B_addr_165" [../mat_mult.cpp:16]   --->   Operation 2159 'load' 'temp_b_165' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_84 : Operation 2160 [2/2] (1.24ns)   --->   "%temp_b_166 = load i16 %B_addr_166" [../mat_mult.cpp:16]   --->   Operation 2160 'load' 'temp_b_166' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_84 : Operation 2161 [2/2] (1.24ns)   --->   "%temp_b_167 = load i16 %B_addr_167" [../mat_mult.cpp:16]   --->   Operation 2161 'load' 'temp_b_167' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_84 : Operation 2162 [1/1] (3.17ns)   --->   "%mul_ln17_103 = mul i32 %temp_b_165, i32 %temp_a_165" [../mat_mult.cpp:17]   --->   Operation 2162 'mul' 'mul_ln17_103' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2163 [1/1] (3.17ns)   --->   "%mul_ln17_238 = mul i32 %temp_b_164, i32 %temp_a_164" [../mat_mult.cpp:17]   --->   Operation 2163 'mul' 'mul_ln17_238' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.76>
ST_85 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_167 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 168" [../mat_mult.cpp:10]   --->   Operation 2164 'bitconcatenate' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2165 [1/1] (0.00ns)   --->   "%tmp_168_cast = zext i16 %tmp_167" [../mat_mult.cpp:10]   --->   Operation 2165 'zext' 'tmp_168_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2166 [1/1] (0.00ns)   --->   "%A_addr_168 = getelementptr i32 %A, i64 0, i64 %tmp_168_cast" [../mat_mult.cpp:10]   --->   Operation 2166 'getelementptr' 'A_addr_168' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2167 [1/1] (0.00ns)   --->   "%tmp_168 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 169" [../mat_mult.cpp:10]   --->   Operation 2167 'bitconcatenate' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2168 [1/1] (0.00ns)   --->   "%tmp_169_cast = zext i16 %tmp_168" [../mat_mult.cpp:10]   --->   Operation 2168 'zext' 'tmp_169_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2169 [1/1] (0.00ns)   --->   "%A_addr_169 = getelementptr i32 %A, i64 0, i64 %tmp_169_cast" [../mat_mult.cpp:10]   --->   Operation 2169 'getelementptr' 'A_addr_169' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2170 [1/2] (1.24ns)   --->   "%temp_a_166 = load i16 %A_addr_166" [../mat_mult.cpp:10]   --->   Operation 2170 'load' 'temp_a_166' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_85 : Operation 2171 [1/2] (1.24ns)   --->   "%temp_a_167 = load i16 %A_addr_167" [../mat_mult.cpp:10]   --->   Operation 2171 'load' 'temp_a_167' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_85 : Operation 2172 [2/2] (1.24ns)   --->   "%temp_a_168 = load i16 %A_addr_168" [../mat_mult.cpp:10]   --->   Operation 2172 'load' 'temp_a_168' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_85 : Operation 2173 [2/2] (1.24ns)   --->   "%temp_a_169 = load i16 %A_addr_169" [../mat_mult.cpp:10]   --->   Operation 2173 'load' 'temp_a_169' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_85 : Operation 2174 [1/1] (0.00ns)   --->   "%tmp_339_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i5.i11, i5 21, i11 %zext_ln16_1" [../mat_mult.cpp:16]   --->   Operation 2174 'bitconcatenate' 'tmp_339_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2175 [1/1] (0.00ns)   --->   "%zext_ln16_174 = zext i16 %tmp_339_cast" [../mat_mult.cpp:16]   --->   Operation 2175 'zext' 'zext_ln16_174' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2176 [1/1] (0.00ns)   --->   "%B_addr_168 = getelementptr i32 %B, i64 0, i64 %zext_ln16_174" [../mat_mult.cpp:16]   --->   Operation 2176 'getelementptr' 'B_addr_168' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2177 [1/1] (0.78ns)   --->   "%add_ln16_58 = add i16 %zext_ln16, i16 43264" [../mat_mult.cpp:16]   --->   Operation 2177 'add' 'add_ln16_58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln16_175 = zext i16 %add_ln16_58" [../mat_mult.cpp:16]   --->   Operation 2178 'zext' 'zext_ln16_175' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2179 [1/1] (0.00ns)   --->   "%B_addr_169 = getelementptr i32 %B, i64 0, i64 %zext_ln16_175" [../mat_mult.cpp:16]   --->   Operation 2179 'getelementptr' 'B_addr_169' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2180 [1/2] (1.24ns)   --->   "%temp_b_166 = load i16 %B_addr_166" [../mat_mult.cpp:16]   --->   Operation 2180 'load' 'temp_b_166' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_85 : Operation 2181 [1/2] (1.24ns)   --->   "%temp_b_167 = load i16 %B_addr_167" [../mat_mult.cpp:16]   --->   Operation 2181 'load' 'temp_b_167' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_85 : Operation 2182 [2/2] (1.24ns)   --->   "%temp_b_168 = load i16 %B_addr_168" [../mat_mult.cpp:16]   --->   Operation 2182 'load' 'temp_b_168' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_85 : Operation 2183 [2/2] (1.24ns)   --->   "%temp_b_169 = load i16 %B_addr_169" [../mat_mult.cpp:16]   --->   Operation 2183 'load' 'temp_b_169' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_85 : Operation 2184 [1/1] (3.17ns)   --->   "%mul_ln17_82 = mul i32 %temp_b_167, i32 %temp_a_167" [../mat_mult.cpp:17]   --->   Operation 2184 'mul' 'mul_ln17_82' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2185 [1/1] (3.17ns)   --->   "%mul_ln17_213 = mul i32 %temp_b_166, i32 %temp_a_166" [../mat_mult.cpp:17]   --->   Operation 2185 'mul' 'mul_ln17_213' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_160 = add i32 %add_ln17_159, i32 %add_ln17_158" [../mat_mult.cpp:17]   --->   Operation 2186 'add' 'add_ln17_160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 2187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_161 = add i32 %mul_ln17_238, i32 %mul_ln17_103" [../mat_mult.cpp:17]   --->   Operation 2187 'add' 'add_ln17_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 2188 [1/1] (0.88ns)   --->   "%add_ln17_162 = add i32 %mul_ln17_213, i32 %mul_ln17_82" [../mat_mult.cpp:17]   --->   Operation 2188 'add' 'add_ln17_162' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2189 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_163 = add i32 %add_ln17_162, i32 %add_ln17_161" [../mat_mult.cpp:17]   --->   Operation 2189 'add' 'add_ln17_163' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 2190 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_164 = add i32 %add_ln17_163, i32 %add_ln17_160" [../mat_mult.cpp:17]   --->   Operation 2190 'add' 'add_ln17_164' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 86 <SV = 85> <Delay = 5.29>
ST_86 : Operation 2191 [1/1] (0.00ns)   --->   "%tmp_169 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 170" [../mat_mult.cpp:10]   --->   Operation 2191 'bitconcatenate' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2192 [1/1] (0.00ns)   --->   "%tmp_170_cast = zext i16 %tmp_169" [../mat_mult.cpp:10]   --->   Operation 2192 'zext' 'tmp_170_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2193 [1/1] (0.00ns)   --->   "%A_addr_170 = getelementptr i32 %A, i64 0, i64 %tmp_170_cast" [../mat_mult.cpp:10]   --->   Operation 2193 'getelementptr' 'A_addr_170' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2194 [1/1] (0.00ns)   --->   "%tmp_170 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 171" [../mat_mult.cpp:10]   --->   Operation 2194 'bitconcatenate' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2195 [1/1] (0.00ns)   --->   "%tmp_171_cast = zext i16 %tmp_170" [../mat_mult.cpp:10]   --->   Operation 2195 'zext' 'tmp_171_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2196 [1/1] (0.00ns)   --->   "%A_addr_171 = getelementptr i32 %A, i64 0, i64 %tmp_171_cast" [../mat_mult.cpp:10]   --->   Operation 2196 'getelementptr' 'A_addr_171' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2197 [1/2] (1.24ns)   --->   "%temp_a_168 = load i16 %A_addr_168" [../mat_mult.cpp:10]   --->   Operation 2197 'load' 'temp_a_168' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_86 : Operation 2198 [1/2] (1.24ns)   --->   "%temp_a_169 = load i16 %A_addr_169" [../mat_mult.cpp:10]   --->   Operation 2198 'load' 'temp_a_169' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_86 : Operation 2199 [2/2] (1.24ns)   --->   "%temp_a_170 = load i16 %A_addr_170" [../mat_mult.cpp:10]   --->   Operation 2199 'load' 'temp_a_170' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_86 : Operation 2200 [2/2] (1.24ns)   --->   "%temp_a_171 = load i16 %A_addr_171" [../mat_mult.cpp:10]   --->   Operation 2200 'load' 'temp_a_171' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_86 : Operation 2201 [1/1] (0.00ns)   --->   "%tmp_340_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 85, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 2201 'bitconcatenate' 'tmp_340_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2202 [1/1] (0.00ns)   --->   "%zext_ln16_176 = zext i16 %tmp_340_cast" [../mat_mult.cpp:16]   --->   Operation 2202 'zext' 'zext_ln16_176' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2203 [1/1] (0.00ns)   --->   "%B_addr_170 = getelementptr i32 %B, i64 0, i64 %zext_ln16_176" [../mat_mult.cpp:16]   --->   Operation 2203 'getelementptr' 'B_addr_170' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2204 [1/1] (0.78ns)   --->   "%add_ln16_59 = add i16 %zext_ln16, i16 43776" [../mat_mult.cpp:16]   --->   Operation 2204 'add' 'add_ln16_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2205 [1/1] (0.00ns)   --->   "%zext_ln16_177 = zext i16 %add_ln16_59" [../mat_mult.cpp:16]   --->   Operation 2205 'zext' 'zext_ln16_177' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2206 [1/1] (0.00ns)   --->   "%B_addr_171 = getelementptr i32 %B, i64 0, i64 %zext_ln16_177" [../mat_mult.cpp:16]   --->   Operation 2206 'getelementptr' 'B_addr_171' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2207 [1/2] (1.24ns)   --->   "%temp_b_168 = load i16 %B_addr_168" [../mat_mult.cpp:16]   --->   Operation 2207 'load' 'temp_b_168' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_86 : Operation 2208 [1/2] (1.24ns)   --->   "%temp_b_169 = load i16 %B_addr_169" [../mat_mult.cpp:16]   --->   Operation 2208 'load' 'temp_b_169' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_86 : Operation 2209 [2/2] (1.24ns)   --->   "%temp_b_170 = load i16 %B_addr_170" [../mat_mult.cpp:16]   --->   Operation 2209 'load' 'temp_b_170' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_86 : Operation 2210 [2/2] (1.24ns)   --->   "%temp_b_171 = load i16 %B_addr_171" [../mat_mult.cpp:16]   --->   Operation 2210 'load' 'temp_b_171' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_86 : Operation 2211 [1/1] (3.17ns)   --->   "%mul_ln17_66 = mul i32 %temp_b_169, i32 %temp_a_169" [../mat_mult.cpp:17]   --->   Operation 2211 'mul' 'mul_ln17_66' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2212 [1/1] (3.17ns)   --->   "%mul_ln17_199 = mul i32 %temp_b_168, i32 %temp_a_168" [../mat_mult.cpp:17]   --->   Operation 2212 'mul' 'mul_ln17_199' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2213 [1/1] (0.88ns)   --->   "%add_ln17_165 = add i32 %mul_ln17_199, i32 %mul_ln17_66" [../mat_mult.cpp:17]   --->   Operation 2213 'add' 'add_ln17_165' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.29>
ST_87 : Operation 2214 [1/1] (0.00ns)   --->   "%tmp_171 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 172" [../mat_mult.cpp:10]   --->   Operation 2214 'bitconcatenate' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2215 [1/1] (0.00ns)   --->   "%tmp_172_cast = zext i16 %tmp_171" [../mat_mult.cpp:10]   --->   Operation 2215 'zext' 'tmp_172_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2216 [1/1] (0.00ns)   --->   "%A_addr_172 = getelementptr i32 %A, i64 0, i64 %tmp_172_cast" [../mat_mult.cpp:10]   --->   Operation 2216 'getelementptr' 'A_addr_172' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2217 [1/1] (0.00ns)   --->   "%tmp_172 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 173" [../mat_mult.cpp:10]   --->   Operation 2217 'bitconcatenate' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2218 [1/1] (0.00ns)   --->   "%tmp_173_cast = zext i16 %tmp_172" [../mat_mult.cpp:10]   --->   Operation 2218 'zext' 'tmp_173_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2219 [1/1] (0.00ns)   --->   "%A_addr_173 = getelementptr i32 %A, i64 0, i64 %tmp_173_cast" [../mat_mult.cpp:10]   --->   Operation 2219 'getelementptr' 'A_addr_173' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2220 [1/2] (1.24ns)   --->   "%temp_a_170 = load i16 %A_addr_170" [../mat_mult.cpp:10]   --->   Operation 2220 'load' 'temp_a_170' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_87 : Operation 2221 [1/2] (1.24ns)   --->   "%temp_a_171 = load i16 %A_addr_171" [../mat_mult.cpp:10]   --->   Operation 2221 'load' 'temp_a_171' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_87 : Operation 2222 [2/2] (1.24ns)   --->   "%temp_a_172 = load i16 %A_addr_172" [../mat_mult.cpp:10]   --->   Operation 2222 'load' 'temp_a_172' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_87 : Operation 2223 [2/2] (1.24ns)   --->   "%temp_a_173 = load i16 %A_addr_173" [../mat_mult.cpp:10]   --->   Operation 2223 'load' 'temp_a_173' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_87 : Operation 2224 [1/1] (0.00ns)   --->   "%tmp_341_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 43, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 2224 'bitconcatenate' 'tmp_341_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2225 [1/1] (0.00ns)   --->   "%zext_ln16_178 = zext i16 %tmp_341_cast" [../mat_mult.cpp:16]   --->   Operation 2225 'zext' 'zext_ln16_178' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2226 [1/1] (0.00ns)   --->   "%B_addr_172 = getelementptr i32 %B, i64 0, i64 %zext_ln16_178" [../mat_mult.cpp:16]   --->   Operation 2226 'getelementptr' 'B_addr_172' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2227 [1/1] (0.78ns)   --->   "%add_ln16_60 = add i16 %zext_ln16, i16 44288" [../mat_mult.cpp:16]   --->   Operation 2227 'add' 'add_ln16_60' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2228 [1/1] (0.00ns)   --->   "%zext_ln16_179 = zext i16 %add_ln16_60" [../mat_mult.cpp:16]   --->   Operation 2228 'zext' 'zext_ln16_179' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2229 [1/1] (0.00ns)   --->   "%B_addr_173 = getelementptr i32 %B, i64 0, i64 %zext_ln16_179" [../mat_mult.cpp:16]   --->   Operation 2229 'getelementptr' 'B_addr_173' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2230 [1/2] (1.24ns)   --->   "%temp_b_170 = load i16 %B_addr_170" [../mat_mult.cpp:16]   --->   Operation 2230 'load' 'temp_b_170' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_87 : Operation 2231 [1/2] (1.24ns)   --->   "%temp_b_171 = load i16 %B_addr_171" [../mat_mult.cpp:16]   --->   Operation 2231 'load' 'temp_b_171' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_87 : Operation 2232 [2/2] (1.24ns)   --->   "%temp_b_172 = load i16 %B_addr_172" [../mat_mult.cpp:16]   --->   Operation 2232 'load' 'temp_b_172' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_87 : Operation 2233 [2/2] (1.24ns)   --->   "%temp_b_173 = load i16 %B_addr_173" [../mat_mult.cpp:16]   --->   Operation 2233 'load' 'temp_b_173' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_87 : Operation 2234 [1/1] (3.17ns)   --->   "%mul_ln17_63 = mul i32 %temp_b_171, i32 %temp_a_171" [../mat_mult.cpp:17]   --->   Operation 2234 'mul' 'mul_ln17_63' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2235 [1/1] (3.17ns)   --->   "%mul_ln17_192 = mul i32 %temp_b_170, i32 %temp_a_170" [../mat_mult.cpp:17]   --->   Operation 2235 'mul' 'mul_ln17_192' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2236 [1/1] (0.88ns)   --->   "%add_ln17_166 = add i32 %mul_ln17_192, i32 %mul_ln17_63" [../mat_mult.cpp:17]   --->   Operation 2236 'add' 'add_ln17_166' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 4.41>
ST_88 : Operation 2237 [1/1] (0.00ns)   --->   "%tmp_173 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 174" [../mat_mult.cpp:10]   --->   Operation 2237 'bitconcatenate' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2238 [1/1] (0.00ns)   --->   "%tmp_174_cast = zext i16 %tmp_173" [../mat_mult.cpp:10]   --->   Operation 2238 'zext' 'tmp_174_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2239 [1/1] (0.00ns)   --->   "%A_addr_174 = getelementptr i32 %A, i64 0, i64 %tmp_174_cast" [../mat_mult.cpp:10]   --->   Operation 2239 'getelementptr' 'A_addr_174' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2240 [1/1] (0.00ns)   --->   "%tmp_174 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 175" [../mat_mult.cpp:10]   --->   Operation 2240 'bitconcatenate' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2241 [1/1] (0.00ns)   --->   "%tmp_175_cast = zext i16 %tmp_174" [../mat_mult.cpp:10]   --->   Operation 2241 'zext' 'tmp_175_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2242 [1/1] (0.00ns)   --->   "%A_addr_175 = getelementptr i32 %A, i64 0, i64 %tmp_175_cast" [../mat_mult.cpp:10]   --->   Operation 2242 'getelementptr' 'A_addr_175' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2243 [1/2] (1.24ns)   --->   "%temp_a_172 = load i16 %A_addr_172" [../mat_mult.cpp:10]   --->   Operation 2243 'load' 'temp_a_172' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_88 : Operation 2244 [1/2] (1.24ns)   --->   "%temp_a_173 = load i16 %A_addr_173" [../mat_mult.cpp:10]   --->   Operation 2244 'load' 'temp_a_173' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_88 : Operation 2245 [2/2] (1.24ns)   --->   "%temp_a_174 = load i16 %A_addr_174" [../mat_mult.cpp:10]   --->   Operation 2245 'load' 'temp_a_174' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_88 : Operation 2246 [2/2] (1.24ns)   --->   "%temp_a_175 = load i16 %A_addr_175" [../mat_mult.cpp:10]   --->   Operation 2246 'load' 'temp_a_175' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_88 : Operation 2247 [1/1] (0.00ns)   --->   "%tmp_342_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 87, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 2247 'bitconcatenate' 'tmp_342_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2248 [1/1] (0.00ns)   --->   "%zext_ln16_180 = zext i16 %tmp_342_cast" [../mat_mult.cpp:16]   --->   Operation 2248 'zext' 'zext_ln16_180' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2249 [1/1] (0.00ns)   --->   "%B_addr_174 = getelementptr i32 %B, i64 0, i64 %zext_ln16_180" [../mat_mult.cpp:16]   --->   Operation 2249 'getelementptr' 'B_addr_174' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2250 [1/1] (0.78ns)   --->   "%add_ln16_61 = add i16 %zext_ln16, i16 44800" [../mat_mult.cpp:16]   --->   Operation 2250 'add' 'add_ln16_61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2251 [1/1] (0.00ns)   --->   "%zext_ln16_181 = zext i16 %add_ln16_61" [../mat_mult.cpp:16]   --->   Operation 2251 'zext' 'zext_ln16_181' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2252 [1/1] (0.00ns)   --->   "%B_addr_175 = getelementptr i32 %B, i64 0, i64 %zext_ln16_181" [../mat_mult.cpp:16]   --->   Operation 2252 'getelementptr' 'B_addr_175' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2253 [1/2] (1.24ns)   --->   "%temp_b_172 = load i16 %B_addr_172" [../mat_mult.cpp:16]   --->   Operation 2253 'load' 'temp_b_172' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_88 : Operation 2254 [1/2] (1.24ns)   --->   "%temp_b_173 = load i16 %B_addr_173" [../mat_mult.cpp:16]   --->   Operation 2254 'load' 'temp_b_173' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_88 : Operation 2255 [2/2] (1.24ns)   --->   "%temp_b_174 = load i16 %B_addr_174" [../mat_mult.cpp:16]   --->   Operation 2255 'load' 'temp_b_174' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_88 : Operation 2256 [2/2] (1.24ns)   --->   "%temp_b_175 = load i16 %B_addr_175" [../mat_mult.cpp:16]   --->   Operation 2256 'load' 'temp_b_175' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_88 : Operation 2257 [1/1] (3.17ns)   --->   "%mul_ln17_69 = mul i32 %temp_b_173, i32 %temp_a_173" [../mat_mult.cpp:17]   --->   Operation 2257 'mul' 'mul_ln17_69' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2258 [1/1] (3.17ns)   --->   "%mul_ln17_194 = mul i32 %temp_b_172, i32 %temp_a_172" [../mat_mult.cpp:17]   --->   Operation 2258 'mul' 'mul_ln17_194' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.76>
ST_89 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_175 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 176" [../mat_mult.cpp:10]   --->   Operation 2259 'bitconcatenate' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp_176_cast = zext i16 %tmp_175" [../mat_mult.cpp:10]   --->   Operation 2260 'zext' 'tmp_176_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2261 [1/1] (0.00ns)   --->   "%A_addr_176 = getelementptr i32 %A, i64 0, i64 %tmp_176_cast" [../mat_mult.cpp:10]   --->   Operation 2261 'getelementptr' 'A_addr_176' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2262 [1/1] (0.00ns)   --->   "%tmp_176 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 177" [../mat_mult.cpp:10]   --->   Operation 2262 'bitconcatenate' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2263 [1/1] (0.00ns)   --->   "%tmp_177_cast = zext i16 %tmp_176" [../mat_mult.cpp:10]   --->   Operation 2263 'zext' 'tmp_177_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2264 [1/1] (0.00ns)   --->   "%A_addr_177 = getelementptr i32 %A, i64 0, i64 %tmp_177_cast" [../mat_mult.cpp:10]   --->   Operation 2264 'getelementptr' 'A_addr_177' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2265 [1/2] (1.24ns)   --->   "%temp_a_174 = load i16 %A_addr_174" [../mat_mult.cpp:10]   --->   Operation 2265 'load' 'temp_a_174' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 2266 [1/2] (1.24ns)   --->   "%temp_a_175 = load i16 %A_addr_175" [../mat_mult.cpp:10]   --->   Operation 2266 'load' 'temp_a_175' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 2267 [2/2] (1.24ns)   --->   "%temp_a_176 = load i16 %A_addr_176" [../mat_mult.cpp:10]   --->   Operation 2267 'load' 'temp_a_176' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 2268 [2/2] (1.24ns)   --->   "%temp_a_177 = load i16 %A_addr_177" [../mat_mult.cpp:10]   --->   Operation 2268 'load' 'temp_a_177' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 2269 [1/1] (0.00ns)   --->   "%tmp_343_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 11, i12 %zext_ln16_2" [../mat_mult.cpp:16]   --->   Operation 2269 'bitconcatenate' 'tmp_343_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2270 [1/1] (0.00ns)   --->   "%zext_ln16_182 = zext i16 %tmp_343_cast" [../mat_mult.cpp:16]   --->   Operation 2270 'zext' 'zext_ln16_182' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2271 [1/1] (0.00ns)   --->   "%B_addr_176 = getelementptr i32 %B, i64 0, i64 %zext_ln16_182" [../mat_mult.cpp:16]   --->   Operation 2271 'getelementptr' 'B_addr_176' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2272 [1/1] (0.78ns)   --->   "%add_ln16_62 = add i16 %zext_ln16, i16 45312" [../mat_mult.cpp:16]   --->   Operation 2272 'add' 'add_ln16_62' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2273 [1/1] (0.00ns)   --->   "%zext_ln16_183 = zext i16 %add_ln16_62" [../mat_mult.cpp:16]   --->   Operation 2273 'zext' 'zext_ln16_183' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2274 [1/1] (0.00ns)   --->   "%B_addr_177 = getelementptr i32 %B, i64 0, i64 %zext_ln16_183" [../mat_mult.cpp:16]   --->   Operation 2274 'getelementptr' 'B_addr_177' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2275 [1/2] (1.24ns)   --->   "%temp_b_174 = load i16 %B_addr_174" [../mat_mult.cpp:16]   --->   Operation 2275 'load' 'temp_b_174' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 2276 [1/2] (1.24ns)   --->   "%temp_b_175 = load i16 %B_addr_175" [../mat_mult.cpp:16]   --->   Operation 2276 'load' 'temp_b_175' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 2277 [2/2] (1.24ns)   --->   "%temp_b_176 = load i16 %B_addr_176" [../mat_mult.cpp:16]   --->   Operation 2277 'load' 'temp_b_176' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 2278 [2/2] (1.24ns)   --->   "%temp_b_177 = load i16 %B_addr_177" [../mat_mult.cpp:16]   --->   Operation 2278 'load' 'temp_b_177' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_89 : Operation 2279 [1/1] (3.17ns)   --->   "%mul_ln17_88 = mul i32 %temp_b_175, i32 %temp_a_175" [../mat_mult.cpp:17]   --->   Operation 2279 'mul' 'mul_ln17_88' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2280 [1/1] (3.17ns)   --->   "%mul_ln17_204 = mul i32 %temp_b_174, i32 %temp_a_174" [../mat_mult.cpp:17]   --->   Operation 2280 'mul' 'mul_ln17_204' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_167 = add i32 %add_ln17_166, i32 %add_ln17_165" [../mat_mult.cpp:17]   --->   Operation 2281 'add' 'add_ln17_167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_168 = add i32 %mul_ln17_194, i32 %mul_ln17_69" [../mat_mult.cpp:17]   --->   Operation 2282 'add' 'add_ln17_168' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2283 [1/1] (0.88ns)   --->   "%add_ln17_169 = add i32 %mul_ln17_204, i32 %mul_ln17_88" [../mat_mult.cpp:17]   --->   Operation 2283 'add' 'add_ln17_169' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2284 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_170 = add i32 %add_ln17_169, i32 %add_ln17_168" [../mat_mult.cpp:17]   --->   Operation 2284 'add' 'add_ln17_170' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 2285 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_171 = add i32 %add_ln17_170, i32 %add_ln17_167" [../mat_mult.cpp:17]   --->   Operation 2285 'add' 'add_ln17_171' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 90 <SV = 89> <Delay = 4.41>
ST_90 : Operation 2286 [1/1] (0.00ns)   --->   "%tmp_177 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 178" [../mat_mult.cpp:10]   --->   Operation 2286 'bitconcatenate' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2287 [1/1] (0.00ns)   --->   "%tmp_178_cast = zext i16 %tmp_177" [../mat_mult.cpp:10]   --->   Operation 2287 'zext' 'tmp_178_cast' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2288 [1/1] (0.00ns)   --->   "%A_addr_178 = getelementptr i32 %A, i64 0, i64 %tmp_178_cast" [../mat_mult.cpp:10]   --->   Operation 2288 'getelementptr' 'A_addr_178' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2289 [1/1] (0.00ns)   --->   "%tmp_178 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 179" [../mat_mult.cpp:10]   --->   Operation 2289 'bitconcatenate' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2290 [1/1] (0.00ns)   --->   "%tmp_179_cast = zext i16 %tmp_178" [../mat_mult.cpp:10]   --->   Operation 2290 'zext' 'tmp_179_cast' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2291 [1/1] (0.00ns)   --->   "%A_addr_179 = getelementptr i32 %A, i64 0, i64 %tmp_179_cast" [../mat_mult.cpp:10]   --->   Operation 2291 'getelementptr' 'A_addr_179' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2292 [1/2] (1.24ns)   --->   "%temp_a_176 = load i16 %A_addr_176" [../mat_mult.cpp:10]   --->   Operation 2292 'load' 'temp_a_176' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_90 : Operation 2293 [1/2] (1.24ns)   --->   "%temp_a_177 = load i16 %A_addr_177" [../mat_mult.cpp:10]   --->   Operation 2293 'load' 'temp_a_177' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_90 : Operation 2294 [2/2] (1.24ns)   --->   "%temp_a_178 = load i16 %A_addr_178" [../mat_mult.cpp:10]   --->   Operation 2294 'load' 'temp_a_178' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_90 : Operation 2295 [2/2] (1.24ns)   --->   "%temp_a_179 = load i16 %A_addr_179" [../mat_mult.cpp:10]   --->   Operation 2295 'load' 'temp_a_179' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_90 : Operation 2296 [1/1] (0.00ns)   --->   "%tmp_344_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 89, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 2296 'bitconcatenate' 'tmp_344_cast' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2297 [1/1] (0.00ns)   --->   "%zext_ln16_184 = zext i16 %tmp_344_cast" [../mat_mult.cpp:16]   --->   Operation 2297 'zext' 'zext_ln16_184' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2298 [1/1] (0.00ns)   --->   "%B_addr_178 = getelementptr i32 %B, i64 0, i64 %zext_ln16_184" [../mat_mult.cpp:16]   --->   Operation 2298 'getelementptr' 'B_addr_178' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2299 [1/1] (0.78ns)   --->   "%add_ln16_63 = add i16 %zext_ln16, i16 45824" [../mat_mult.cpp:16]   --->   Operation 2299 'add' 'add_ln16_63' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2300 [1/1] (0.00ns)   --->   "%zext_ln16_185 = zext i16 %add_ln16_63" [../mat_mult.cpp:16]   --->   Operation 2300 'zext' 'zext_ln16_185' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2301 [1/1] (0.00ns)   --->   "%B_addr_179 = getelementptr i32 %B, i64 0, i64 %zext_ln16_185" [../mat_mult.cpp:16]   --->   Operation 2301 'getelementptr' 'B_addr_179' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2302 [1/2] (1.24ns)   --->   "%temp_b_176 = load i16 %B_addr_176" [../mat_mult.cpp:16]   --->   Operation 2302 'load' 'temp_b_176' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_90 : Operation 2303 [1/2] (1.24ns)   --->   "%temp_b_177 = load i16 %B_addr_177" [../mat_mult.cpp:16]   --->   Operation 2303 'load' 'temp_b_177' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_90 : Operation 2304 [2/2] (1.24ns)   --->   "%temp_b_178 = load i16 %B_addr_178" [../mat_mult.cpp:16]   --->   Operation 2304 'load' 'temp_b_178' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_90 : Operation 2305 [2/2] (1.24ns)   --->   "%temp_b_179 = load i16 %B_addr_179" [../mat_mult.cpp:16]   --->   Operation 2305 'load' 'temp_b_179' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_90 : Operation 2306 [1/1] (3.17ns)   --->   "%mul_ln17_112 = mul i32 %temp_b_177, i32 %temp_a_177" [../mat_mult.cpp:17]   --->   Operation 2306 'mul' 'mul_ln17_112' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2307 [1/1] (3.17ns)   --->   "%mul_ln17_221 = mul i32 %temp_b_176, i32 %temp_a_176" [../mat_mult.cpp:17]   --->   Operation 2307 'mul' 'mul_ln17_221' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.02>
ST_91 : Operation 2308 [1/1] (0.00ns)   --->   "%tmp_179 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 180" [../mat_mult.cpp:10]   --->   Operation 2308 'bitconcatenate' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2309 [1/1] (0.00ns)   --->   "%tmp_180_cast = zext i16 %tmp_179" [../mat_mult.cpp:10]   --->   Operation 2309 'zext' 'tmp_180_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2310 [1/1] (0.00ns)   --->   "%A_addr_180 = getelementptr i32 %A, i64 0, i64 %tmp_180_cast" [../mat_mult.cpp:10]   --->   Operation 2310 'getelementptr' 'A_addr_180' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2311 [1/1] (0.00ns)   --->   "%tmp_180 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 181" [../mat_mult.cpp:10]   --->   Operation 2311 'bitconcatenate' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2312 [1/1] (0.00ns)   --->   "%tmp_181_cast = zext i16 %tmp_180" [../mat_mult.cpp:10]   --->   Operation 2312 'zext' 'tmp_181_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2313 [1/1] (0.00ns)   --->   "%A_addr_181 = getelementptr i32 %A, i64 0, i64 %tmp_181_cast" [../mat_mult.cpp:10]   --->   Operation 2313 'getelementptr' 'A_addr_181' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2314 [1/2] (1.24ns)   --->   "%temp_a_178 = load i16 %A_addr_178" [../mat_mult.cpp:10]   --->   Operation 2314 'load' 'temp_a_178' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_91 : Operation 2315 [1/2] (1.24ns)   --->   "%temp_a_179 = load i16 %A_addr_179" [../mat_mult.cpp:10]   --->   Operation 2315 'load' 'temp_a_179' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_91 : Operation 2316 [2/2] (1.24ns)   --->   "%temp_a_180 = load i16 %A_addr_180" [../mat_mult.cpp:10]   --->   Operation 2316 'load' 'temp_a_180' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_91 : Operation 2317 [2/2] (1.24ns)   --->   "%temp_a_181 = load i16 %A_addr_181" [../mat_mult.cpp:10]   --->   Operation 2317 'load' 'temp_a_181' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_91 : Operation 2318 [1/1] (0.00ns)   --->   "%tmp_345_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 45, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 2318 'bitconcatenate' 'tmp_345_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2319 [1/1] (0.00ns)   --->   "%zext_ln16_186 = zext i16 %tmp_345_cast" [../mat_mult.cpp:16]   --->   Operation 2319 'zext' 'zext_ln16_186' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2320 [1/1] (0.00ns)   --->   "%B_addr_180 = getelementptr i32 %B, i64 0, i64 %zext_ln16_186" [../mat_mult.cpp:16]   --->   Operation 2320 'getelementptr' 'B_addr_180' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2321 [1/1] (0.78ns)   --->   "%add_ln16_64 = add i16 %zext_ln16, i16 46336" [../mat_mult.cpp:16]   --->   Operation 2321 'add' 'add_ln16_64' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2322 [1/1] (0.00ns)   --->   "%zext_ln16_187 = zext i16 %add_ln16_64" [../mat_mult.cpp:16]   --->   Operation 2322 'zext' 'zext_ln16_187' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2323 [1/1] (0.00ns)   --->   "%B_addr_181 = getelementptr i32 %B, i64 0, i64 %zext_ln16_187" [../mat_mult.cpp:16]   --->   Operation 2323 'getelementptr' 'B_addr_181' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2324 [1/2] (1.24ns)   --->   "%temp_b_178 = load i16 %B_addr_178" [../mat_mult.cpp:16]   --->   Operation 2324 'load' 'temp_b_178' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_91 : Operation 2325 [1/2] (1.24ns)   --->   "%temp_b_179 = load i16 %B_addr_179" [../mat_mult.cpp:16]   --->   Operation 2325 'load' 'temp_b_179' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_91 : Operation 2326 [2/2] (1.24ns)   --->   "%temp_b_180 = load i16 %B_addr_180" [../mat_mult.cpp:16]   --->   Operation 2326 'load' 'temp_b_180' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_91 : Operation 2327 [2/2] (1.24ns)   --->   "%temp_b_181 = load i16 %B_addr_181" [../mat_mult.cpp:16]   --->   Operation 2327 'load' 'temp_b_181' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_91 : Operation 2328 [1/1] (3.17ns)   --->   "%mul_ln17_143 = mul i32 %temp_b_179, i32 %temp_a_179" [../mat_mult.cpp:17]   --->   Operation 2328 'mul' 'mul_ln17_143' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2329 [1/1] (3.17ns)   --->   "%mul_ln17_249 = mul i32 %temp_b_178, i32 %temp_a_178" [../mat_mult.cpp:17]   --->   Operation 2329 'mul' 'mul_ln17_249' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_173 = add i32 %mul_ln17_221, i32 %mul_ln17_112" [../mat_mult.cpp:17]   --->   Operation 2330 'add' 'add_ln17_173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 2331 [1/1] (0.88ns)   --->   "%add_ln17_174 = add i32 %mul_ln17_249, i32 %mul_ln17_143" [../mat_mult.cpp:17]   --->   Operation 2331 'add' 'add_ln17_174' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2332 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_175 = add i32 %add_ln17_174, i32 %add_ln17_173" [../mat_mult.cpp:17]   --->   Operation 2332 'add' 'add_ln17_175' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 92 <SV = 91> <Delay = 4.41>
ST_92 : Operation 2333 [1/1] (0.00ns)   --->   "%tmp_181 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 182" [../mat_mult.cpp:10]   --->   Operation 2333 'bitconcatenate' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2334 [1/1] (0.00ns)   --->   "%tmp_182_cast = zext i16 %tmp_181" [../mat_mult.cpp:10]   --->   Operation 2334 'zext' 'tmp_182_cast' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2335 [1/1] (0.00ns)   --->   "%A_addr_182 = getelementptr i32 %A, i64 0, i64 %tmp_182_cast" [../mat_mult.cpp:10]   --->   Operation 2335 'getelementptr' 'A_addr_182' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2336 [1/1] (0.00ns)   --->   "%tmp_182 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 183" [../mat_mult.cpp:10]   --->   Operation 2336 'bitconcatenate' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2337 [1/1] (0.00ns)   --->   "%tmp_183_cast = zext i16 %tmp_182" [../mat_mult.cpp:10]   --->   Operation 2337 'zext' 'tmp_183_cast' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2338 [1/1] (0.00ns)   --->   "%A_addr_183 = getelementptr i32 %A, i64 0, i64 %tmp_183_cast" [../mat_mult.cpp:10]   --->   Operation 2338 'getelementptr' 'A_addr_183' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2339 [1/2] (1.24ns)   --->   "%temp_a_180 = load i16 %A_addr_180" [../mat_mult.cpp:10]   --->   Operation 2339 'load' 'temp_a_180' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_92 : Operation 2340 [1/2] (1.24ns)   --->   "%temp_a_181 = load i16 %A_addr_181" [../mat_mult.cpp:10]   --->   Operation 2340 'load' 'temp_a_181' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_92 : Operation 2341 [2/2] (1.24ns)   --->   "%temp_a_182 = load i16 %A_addr_182" [../mat_mult.cpp:10]   --->   Operation 2341 'load' 'temp_a_182' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_92 : Operation 2342 [2/2] (1.24ns)   --->   "%temp_a_183 = load i16 %A_addr_183" [../mat_mult.cpp:10]   --->   Operation 2342 'load' 'temp_a_183' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_92 : Operation 2343 [1/1] (0.00ns)   --->   "%tmp_346_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 91, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 2343 'bitconcatenate' 'tmp_346_cast' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2344 [1/1] (0.00ns)   --->   "%zext_ln16_188 = zext i16 %tmp_346_cast" [../mat_mult.cpp:16]   --->   Operation 2344 'zext' 'zext_ln16_188' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2345 [1/1] (0.00ns)   --->   "%B_addr_182 = getelementptr i32 %B, i64 0, i64 %zext_ln16_188" [../mat_mult.cpp:16]   --->   Operation 2345 'getelementptr' 'B_addr_182' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2346 [1/1] (0.78ns)   --->   "%add_ln16_65 = add i16 %zext_ln16, i16 46848" [../mat_mult.cpp:16]   --->   Operation 2346 'add' 'add_ln16_65' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2347 [1/1] (0.00ns)   --->   "%zext_ln16_189 = zext i16 %add_ln16_65" [../mat_mult.cpp:16]   --->   Operation 2347 'zext' 'zext_ln16_189' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2348 [1/1] (0.00ns)   --->   "%B_addr_183 = getelementptr i32 %B, i64 0, i64 %zext_ln16_189" [../mat_mult.cpp:16]   --->   Operation 2348 'getelementptr' 'B_addr_183' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2349 [1/2] (1.24ns)   --->   "%temp_b_180 = load i16 %B_addr_180" [../mat_mult.cpp:16]   --->   Operation 2349 'load' 'temp_b_180' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_92 : Operation 2350 [1/2] (1.24ns)   --->   "%temp_b_181 = load i16 %B_addr_181" [../mat_mult.cpp:16]   --->   Operation 2350 'load' 'temp_b_181' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_92 : Operation 2351 [2/2] (1.24ns)   --->   "%temp_b_182 = load i16 %B_addr_182" [../mat_mult.cpp:16]   --->   Operation 2351 'load' 'temp_b_182' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_92 : Operation 2352 [2/2] (1.24ns)   --->   "%temp_b_183 = load i16 %B_addr_183" [../mat_mult.cpp:16]   --->   Operation 2352 'load' 'temp_b_183' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_92 : Operation 2353 [1/1] (3.17ns)   --->   "%mul_ln17_36 = mul i32 %temp_b_180, i32 %temp_a_180" [../mat_mult.cpp:17]   --->   Operation 2353 'mul' 'mul_ln17_36' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2354 [1/1] (3.17ns)   --->   "%mul_ln17_183 = mul i32 %temp_b_181, i32 %temp_a_181" [../mat_mult.cpp:17]   --->   Operation 2354 'mul' 'mul_ln17_183' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.02>
ST_93 : Operation 2355 [1/1] (0.00ns)   --->   "%tmp_183 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 184" [../mat_mult.cpp:10]   --->   Operation 2355 'bitconcatenate' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2356 [1/1] (0.00ns)   --->   "%tmp_184_cast = zext i16 %tmp_183" [../mat_mult.cpp:10]   --->   Operation 2356 'zext' 'tmp_184_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2357 [1/1] (0.00ns)   --->   "%A_addr_184 = getelementptr i32 %A, i64 0, i64 %tmp_184_cast" [../mat_mult.cpp:10]   --->   Operation 2357 'getelementptr' 'A_addr_184' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2358 [1/1] (0.00ns)   --->   "%tmp_184 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 185" [../mat_mult.cpp:10]   --->   Operation 2358 'bitconcatenate' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2359 [1/1] (0.00ns)   --->   "%tmp_185_cast = zext i16 %tmp_184" [../mat_mult.cpp:10]   --->   Operation 2359 'zext' 'tmp_185_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2360 [1/1] (0.00ns)   --->   "%A_addr_185 = getelementptr i32 %A, i64 0, i64 %tmp_185_cast" [../mat_mult.cpp:10]   --->   Operation 2360 'getelementptr' 'A_addr_185' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2361 [1/2] (1.24ns)   --->   "%temp_a_182 = load i16 %A_addr_182" [../mat_mult.cpp:10]   --->   Operation 2361 'load' 'temp_a_182' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_93 : Operation 2362 [1/2] (1.24ns)   --->   "%temp_a_183 = load i16 %A_addr_183" [../mat_mult.cpp:10]   --->   Operation 2362 'load' 'temp_a_183' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_93 : Operation 2363 [2/2] (1.24ns)   --->   "%temp_a_184 = load i16 %A_addr_184" [../mat_mult.cpp:10]   --->   Operation 2363 'load' 'temp_a_184' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_93 : Operation 2364 [2/2] (1.24ns)   --->   "%temp_a_185 = load i16 %A_addr_185" [../mat_mult.cpp:10]   --->   Operation 2364 'load' 'temp_a_185' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_93 : Operation 2365 [1/1] (0.00ns)   --->   "%tmp_347_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i5.i11, i5 23, i11 %zext_ln16_1" [../mat_mult.cpp:16]   --->   Operation 2365 'bitconcatenate' 'tmp_347_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2366 [1/1] (0.00ns)   --->   "%zext_ln16_190 = zext i16 %tmp_347_cast" [../mat_mult.cpp:16]   --->   Operation 2366 'zext' 'zext_ln16_190' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2367 [1/1] (0.00ns)   --->   "%B_addr_184 = getelementptr i32 %B, i64 0, i64 %zext_ln16_190" [../mat_mult.cpp:16]   --->   Operation 2367 'getelementptr' 'B_addr_184' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2368 [1/1] (0.78ns)   --->   "%add_ln16_66 = add i16 %zext_ln16, i16 47360" [../mat_mult.cpp:16]   --->   Operation 2368 'add' 'add_ln16_66' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2369 [1/1] (0.00ns)   --->   "%zext_ln16_191 = zext i16 %add_ln16_66" [../mat_mult.cpp:16]   --->   Operation 2369 'zext' 'zext_ln16_191' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2370 [1/1] (0.00ns)   --->   "%B_addr_185 = getelementptr i32 %B, i64 0, i64 %zext_ln16_191" [../mat_mult.cpp:16]   --->   Operation 2370 'getelementptr' 'B_addr_185' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2371 [1/2] (1.24ns)   --->   "%temp_b_182 = load i16 %B_addr_182" [../mat_mult.cpp:16]   --->   Operation 2371 'load' 'temp_b_182' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_93 : Operation 2372 [1/2] (1.24ns)   --->   "%temp_b_183 = load i16 %B_addr_183" [../mat_mult.cpp:16]   --->   Operation 2372 'load' 'temp_b_183' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_93 : Operation 2373 [2/2] (1.24ns)   --->   "%temp_b_184 = load i16 %B_addr_184" [../mat_mult.cpp:16]   --->   Operation 2373 'load' 'temp_b_184' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_93 : Operation 2374 [2/2] (1.24ns)   --->   "%temp_b_185 = load i16 %B_addr_185" [../mat_mult.cpp:16]   --->   Operation 2374 'load' 'temp_b_185' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_93 : Operation 2375 [1/1] (3.17ns)   --->   "%mul_ln17_81 = mul i32 %temp_b_182, i32 %temp_a_182" [../mat_mult.cpp:17]   --->   Operation 2375 'mul' 'mul_ln17_81' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2376 [1/1] (3.17ns)   --->   "%mul_ln17_226 = mul i32 %temp_b_183, i32 %temp_a_183" [../mat_mult.cpp:17]   --->   Operation 2376 'mul' 'mul_ln17_226' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_176 = add i32 %mul_ln17_36, i32 %mul_ln17_183" [../mat_mult.cpp:17]   --->   Operation 2377 'add' 'add_ln17_176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 2378 [1/1] (0.88ns)   --->   "%add_ln17_177 = add i32 %mul_ln17_81, i32 %mul_ln17_226" [../mat_mult.cpp:17]   --->   Operation 2378 'add' 'add_ln17_177' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2379 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_178 = add i32 %add_ln17_177, i32 %add_ln17_176" [../mat_mult.cpp:17]   --->   Operation 2379 'add' 'add_ln17_178' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 94 <SV = 93> <Delay = 5.29>
ST_94 : Operation 2380 [1/1] (0.00ns)   --->   "%tmp_185 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 186" [../mat_mult.cpp:10]   --->   Operation 2380 'bitconcatenate' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_186_cast = zext i16 %tmp_185" [../mat_mult.cpp:10]   --->   Operation 2381 'zext' 'tmp_186_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2382 [1/1] (0.00ns)   --->   "%A_addr_186 = getelementptr i32 %A, i64 0, i64 %tmp_186_cast" [../mat_mult.cpp:10]   --->   Operation 2382 'getelementptr' 'A_addr_186' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2383 [1/1] (0.00ns)   --->   "%tmp_186 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 187" [../mat_mult.cpp:10]   --->   Operation 2383 'bitconcatenate' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2384 [1/1] (0.00ns)   --->   "%tmp_187_cast = zext i16 %tmp_186" [../mat_mult.cpp:10]   --->   Operation 2384 'zext' 'tmp_187_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2385 [1/1] (0.00ns)   --->   "%A_addr_187 = getelementptr i32 %A, i64 0, i64 %tmp_187_cast" [../mat_mult.cpp:10]   --->   Operation 2385 'getelementptr' 'A_addr_187' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2386 [1/2] (1.24ns)   --->   "%temp_a_184 = load i16 %A_addr_184" [../mat_mult.cpp:10]   --->   Operation 2386 'load' 'temp_a_184' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_94 : Operation 2387 [1/2] (1.24ns)   --->   "%temp_a_185 = load i16 %A_addr_185" [../mat_mult.cpp:10]   --->   Operation 2387 'load' 'temp_a_185' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_94 : Operation 2388 [2/2] (1.24ns)   --->   "%temp_a_186 = load i16 %A_addr_186" [../mat_mult.cpp:10]   --->   Operation 2388 'load' 'temp_a_186' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_94 : Operation 2389 [2/2] (1.24ns)   --->   "%temp_a_187 = load i16 %A_addr_187" [../mat_mult.cpp:10]   --->   Operation 2389 'load' 'temp_a_187' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_94 : Operation 2390 [1/1] (0.00ns)   --->   "%tmp_348_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 93, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 2390 'bitconcatenate' 'tmp_348_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2391 [1/1] (0.00ns)   --->   "%zext_ln16_192 = zext i16 %tmp_348_cast" [../mat_mult.cpp:16]   --->   Operation 2391 'zext' 'zext_ln16_192' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2392 [1/1] (0.00ns)   --->   "%B_addr_186 = getelementptr i32 %B, i64 0, i64 %zext_ln16_192" [../mat_mult.cpp:16]   --->   Operation 2392 'getelementptr' 'B_addr_186' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2393 [1/1] (0.78ns)   --->   "%add_ln16_67 = add i16 %zext_ln16, i16 47872" [../mat_mult.cpp:16]   --->   Operation 2393 'add' 'add_ln16_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2394 [1/1] (0.00ns)   --->   "%zext_ln16_193 = zext i16 %add_ln16_67" [../mat_mult.cpp:16]   --->   Operation 2394 'zext' 'zext_ln16_193' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2395 [1/1] (0.00ns)   --->   "%B_addr_187 = getelementptr i32 %B, i64 0, i64 %zext_ln16_193" [../mat_mult.cpp:16]   --->   Operation 2395 'getelementptr' 'B_addr_187' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2396 [1/2] (1.24ns)   --->   "%temp_b_184 = load i16 %B_addr_184" [../mat_mult.cpp:16]   --->   Operation 2396 'load' 'temp_b_184' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_94 : Operation 2397 [1/2] (1.24ns)   --->   "%temp_b_185 = load i16 %B_addr_185" [../mat_mult.cpp:16]   --->   Operation 2397 'load' 'temp_b_185' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_94 : Operation 2398 [2/2] (1.24ns)   --->   "%temp_b_186 = load i16 %B_addr_186" [../mat_mult.cpp:16]   --->   Operation 2398 'load' 'temp_b_186' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_94 : Operation 2399 [2/2] (1.24ns)   --->   "%temp_b_187 = load i16 %B_addr_187" [../mat_mult.cpp:16]   --->   Operation 2399 'load' 'temp_b_187' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_94 : Operation 2400 [1/1] (3.17ns)   --->   "%mul_ln17_32 = mul i32 %temp_b_185, i32 %temp_a_185" [../mat_mult.cpp:17]   --->   Operation 2400 'mul' 'mul_ln17_32' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2401 [1/1] (3.17ns)   --->   "%mul_ln17_132 = mul i32 %temp_b_184, i32 %temp_a_184" [../mat_mult.cpp:17]   --->   Operation 2401 'mul' 'mul_ln17_132' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2402 [1/1] (0.88ns)   --->   "%add_ln17_180 = add i32 %mul_ln17_132, i32 %mul_ln17_32" [../mat_mult.cpp:17]   --->   Operation 2402 'add' 'add_ln17_180' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.29>
ST_95 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp_187 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 188" [../mat_mult.cpp:10]   --->   Operation 2403 'bitconcatenate' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2404 [1/1] (0.00ns)   --->   "%tmp_188_cast = zext i16 %tmp_187" [../mat_mult.cpp:10]   --->   Operation 2404 'zext' 'tmp_188_cast' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2405 [1/1] (0.00ns)   --->   "%A_addr_188 = getelementptr i32 %A, i64 0, i64 %tmp_188_cast" [../mat_mult.cpp:10]   --->   Operation 2405 'getelementptr' 'A_addr_188' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2406 [1/1] (0.00ns)   --->   "%tmp_188 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 189" [../mat_mult.cpp:10]   --->   Operation 2406 'bitconcatenate' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2407 [1/1] (0.00ns)   --->   "%tmp_189_cast = zext i16 %tmp_188" [../mat_mult.cpp:10]   --->   Operation 2407 'zext' 'tmp_189_cast' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2408 [1/1] (0.00ns)   --->   "%A_addr_189 = getelementptr i32 %A, i64 0, i64 %tmp_189_cast" [../mat_mult.cpp:10]   --->   Operation 2408 'getelementptr' 'A_addr_189' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2409 [1/2] (1.24ns)   --->   "%temp_a_186 = load i16 %A_addr_186" [../mat_mult.cpp:10]   --->   Operation 2409 'load' 'temp_a_186' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_95 : Operation 2410 [1/2] (1.24ns)   --->   "%temp_a_187 = load i16 %A_addr_187" [../mat_mult.cpp:10]   --->   Operation 2410 'load' 'temp_a_187' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_95 : Operation 2411 [2/2] (1.24ns)   --->   "%temp_a_188 = load i16 %A_addr_188" [../mat_mult.cpp:10]   --->   Operation 2411 'load' 'temp_a_188' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_95 : Operation 2412 [2/2] (1.24ns)   --->   "%temp_a_189 = load i16 %A_addr_189" [../mat_mult.cpp:10]   --->   Operation 2412 'load' 'temp_a_189' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_95 : Operation 2413 [1/1] (0.00ns)   --->   "%tmp_349_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 47, i10 %zext_ln16_6" [../mat_mult.cpp:16]   --->   Operation 2413 'bitconcatenate' 'tmp_349_cast' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2414 [1/1] (0.00ns)   --->   "%zext_ln16_194 = zext i16 %tmp_349_cast" [../mat_mult.cpp:16]   --->   Operation 2414 'zext' 'zext_ln16_194' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2415 [1/1] (0.00ns)   --->   "%B_addr_188 = getelementptr i32 %B, i64 0, i64 %zext_ln16_194" [../mat_mult.cpp:16]   --->   Operation 2415 'getelementptr' 'B_addr_188' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2416 [1/1] (0.78ns)   --->   "%add_ln16_68 = add i16 %zext_ln16, i16 48384" [../mat_mult.cpp:16]   --->   Operation 2416 'add' 'add_ln16_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2417 [1/1] (0.00ns)   --->   "%zext_ln16_195 = zext i16 %add_ln16_68" [../mat_mult.cpp:16]   --->   Operation 2417 'zext' 'zext_ln16_195' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2418 [1/1] (0.00ns)   --->   "%B_addr_189 = getelementptr i32 %B, i64 0, i64 %zext_ln16_195" [../mat_mult.cpp:16]   --->   Operation 2418 'getelementptr' 'B_addr_189' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 2419 [1/2] (1.24ns)   --->   "%temp_b_186 = load i16 %B_addr_186" [../mat_mult.cpp:16]   --->   Operation 2419 'load' 'temp_b_186' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_95 : Operation 2420 [1/2] (1.24ns)   --->   "%temp_b_187 = load i16 %B_addr_187" [../mat_mult.cpp:16]   --->   Operation 2420 'load' 'temp_b_187' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_95 : Operation 2421 [2/2] (1.24ns)   --->   "%temp_b_188 = load i16 %B_addr_188" [../mat_mult.cpp:16]   --->   Operation 2421 'load' 'temp_b_188' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_95 : Operation 2422 [2/2] (1.24ns)   --->   "%temp_b_189 = load i16 %B_addr_189" [../mat_mult.cpp:16]   --->   Operation 2422 'load' 'temp_b_189' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_95 : Operation 2423 [1/1] (3.17ns)   --->   "%mul_ln17_99 = mul i32 %temp_b_187, i32 %temp_a_187" [../mat_mult.cpp:17]   --->   Operation 2423 'mul' 'mul_ln17_99' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2424 [1/1] (3.17ns)   --->   "%mul_ln17_190 = mul i32 %temp_b_186, i32 %temp_a_186" [../mat_mult.cpp:17]   --->   Operation 2424 'mul' 'mul_ln17_190' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2425 [1/1] (0.88ns)   --->   "%add_ln17_181 = add i32 %mul_ln17_190, i32 %mul_ln17_99" [../mat_mult.cpp:17]   --->   Operation 2425 'add' 'add_ln17_181' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.41>
ST_96 : Operation 2426 [1/1] (0.00ns)   --->   "%tmp_189 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 190" [../mat_mult.cpp:10]   --->   Operation 2426 'bitconcatenate' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2427 [1/1] (0.00ns)   --->   "%tmp_190_cast = zext i16 %tmp_189" [../mat_mult.cpp:10]   --->   Operation 2427 'zext' 'tmp_190_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2428 [1/1] (0.00ns)   --->   "%A_addr_190 = getelementptr i32 %A, i64 0, i64 %tmp_190_cast" [../mat_mult.cpp:10]   --->   Operation 2428 'getelementptr' 'A_addr_190' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2429 [1/1] (0.00ns)   --->   "%tmp_190 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 191" [../mat_mult.cpp:10]   --->   Operation 2429 'bitconcatenate' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2430 [1/1] (0.00ns)   --->   "%tmp_191_cast = zext i16 %tmp_190" [../mat_mult.cpp:10]   --->   Operation 2430 'zext' 'tmp_191_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2431 [1/1] (0.00ns)   --->   "%A_addr_191 = getelementptr i32 %A, i64 0, i64 %tmp_191_cast" [../mat_mult.cpp:10]   --->   Operation 2431 'getelementptr' 'A_addr_191' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2432 [1/2] (1.24ns)   --->   "%temp_a_188 = load i16 %A_addr_188" [../mat_mult.cpp:10]   --->   Operation 2432 'load' 'temp_a_188' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_96 : Operation 2433 [1/2] (1.24ns)   --->   "%temp_a_189 = load i16 %A_addr_189" [../mat_mult.cpp:10]   --->   Operation 2433 'load' 'temp_a_189' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_96 : Operation 2434 [2/2] (1.24ns)   --->   "%temp_a_190 = load i16 %A_addr_190" [../mat_mult.cpp:10]   --->   Operation 2434 'load' 'temp_a_190' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_96 : Operation 2435 [2/2] (1.24ns)   --->   "%temp_a_191 = load i16 %A_addr_191" [../mat_mult.cpp:10]   --->   Operation 2435 'load' 'temp_a_191' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_96 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_350_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 95, i9 %select_ln10" [../mat_mult.cpp:16]   --->   Operation 2436 'bitconcatenate' 'tmp_350_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln16_196 = zext i16 %tmp_350_cast" [../mat_mult.cpp:16]   --->   Operation 2437 'zext' 'zext_ln16_196' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2438 [1/1] (0.00ns)   --->   "%B_addr_190 = getelementptr i32 %B, i64 0, i64 %zext_ln16_196" [../mat_mult.cpp:16]   --->   Operation 2438 'getelementptr' 'B_addr_190' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2439 [1/1] (0.78ns)   --->   "%add_ln16_69 = add i16 %zext_ln16, i16 48896" [../mat_mult.cpp:16]   --->   Operation 2439 'add' 'add_ln16_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2440 [1/1] (0.00ns)   --->   "%zext_ln16_197 = zext i16 %add_ln16_69" [../mat_mult.cpp:16]   --->   Operation 2440 'zext' 'zext_ln16_197' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2441 [1/1] (0.00ns)   --->   "%B_addr_191 = getelementptr i32 %B, i64 0, i64 %zext_ln16_197" [../mat_mult.cpp:16]   --->   Operation 2441 'getelementptr' 'B_addr_191' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 2442 [1/1] (0.78ns)   --->   "%add_ln19 = add i16 %tmp, i16 %zext_ln16" [../mat_mult.cpp:19]   --->   Operation 2442 'add' 'add_ln19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2443 [1/2] (1.24ns)   --->   "%temp_b_188 = load i16 %B_addr_188" [../mat_mult.cpp:16]   --->   Operation 2443 'load' 'temp_b_188' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_96 : Operation 2444 [1/2] (1.24ns)   --->   "%temp_b_189 = load i16 %B_addr_189" [../mat_mult.cpp:16]   --->   Operation 2444 'load' 'temp_b_189' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_96 : Operation 2445 [2/2] (1.24ns)   --->   "%temp_b_190 = load i16 %B_addr_190" [../mat_mult.cpp:16]   --->   Operation 2445 'load' 'temp_b_190' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_96 : Operation 2446 [2/2] (1.24ns)   --->   "%temp_b_191 = load i16 %B_addr_191" [../mat_mult.cpp:16]   --->   Operation 2446 'load' 'temp_b_191' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_96 : Operation 2447 [1/1] (3.17ns)   --->   "%mul_ln17_167 = mul i32 %temp_b_189, i32 %temp_a_189" [../mat_mult.cpp:17]   --->   Operation 2447 'mul' 'mul_ln17_167' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2448 [1/1] (3.17ns)   --->   "%mul_ln17_254 = mul i32 %temp_b_188, i32 %temp_a_188" [../mat_mult.cpp:17]   --->   Operation 2448 'mul' 'mul_ln17_254' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2449 [1/1] (0.71ns)   --->   "%j = add i9 %select_ln10, i9 1" [../mat_mult.cpp:11]   --->   Operation 2449 'add' 'j' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2450 [1/1] (0.71ns)   --->   "%icmp_ln11 = icmp_eq  i9 %j, i9 256" [../mat_mult.cpp:11]   --->   Operation 2450 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2451 [1/1] (0.38ns)   --->   "%store_ln11 = store i9 %j, i9 %j3" [../mat_mult.cpp:11]   --->   Operation 2451 'store' 'store_ln11' <Predicate = true> <Delay = 0.38>

State 97 <SV = 96> <Delay = 6.76>
ST_97 : Operation 2452 [1/1] (0.00ns)   --->   "%tmp_191 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 192" [../mat_mult.cpp:10]   --->   Operation 2452 'bitconcatenate' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2453 [1/1] (0.00ns)   --->   "%tmp_192_cast = zext i16 %tmp_191" [../mat_mult.cpp:10]   --->   Operation 2453 'zext' 'tmp_192_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2454 [1/1] (0.00ns)   --->   "%A_addr_192 = getelementptr i32 %A, i64 0, i64 %tmp_192_cast" [../mat_mult.cpp:10]   --->   Operation 2454 'getelementptr' 'A_addr_192' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2455 [1/1] (0.00ns)   --->   "%tmp_192 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 193" [../mat_mult.cpp:10]   --->   Operation 2455 'bitconcatenate' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2456 [1/1] (0.00ns)   --->   "%tmp_193_cast = zext i16 %tmp_192" [../mat_mult.cpp:10]   --->   Operation 2456 'zext' 'tmp_193_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2457 [1/1] (0.00ns)   --->   "%A_addr_193 = getelementptr i32 %A, i64 0, i64 %tmp_193_cast" [../mat_mult.cpp:10]   --->   Operation 2457 'getelementptr' 'A_addr_193' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2458 [1/2] (1.24ns)   --->   "%temp_a_190 = load i16 %A_addr_190" [../mat_mult.cpp:10]   --->   Operation 2458 'load' 'temp_a_190' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_97 : Operation 2459 [1/2] (1.24ns)   --->   "%temp_a_191 = load i16 %A_addr_191" [../mat_mult.cpp:10]   --->   Operation 2459 'load' 'temp_a_191' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_97 : Operation 2460 [2/2] (1.24ns)   --->   "%temp_a_192 = load i16 %A_addr_192" [../mat_mult.cpp:10]   --->   Operation 2460 'load' 'temp_a_192' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_97 : Operation 2461 [2/2] (1.24ns)   --->   "%temp_a_193 = load i16 %A_addr_193" [../mat_mult.cpp:10]   --->   Operation 2461 'load' 'temp_a_193' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_97 : Operation 2462 [1/1] (0.00ns)   --->   "%sext_ln16_57 = sext i15 %tmp_287_cast" [../mat_mult.cpp:16]   --->   Operation 2462 'sext' 'sext_ln16_57' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2463 [1/1] (0.00ns)   --->   "%zext_ln16_198 = zext i16 %sext_ln16_57" [../mat_mult.cpp:16]   --->   Operation 2463 'zext' 'zext_ln16_198' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2464 [1/1] (0.00ns)   --->   "%B_addr_192 = getelementptr i32 %B, i64 0, i64 %zext_ln16_198" [../mat_mult.cpp:16]   --->   Operation 2464 'getelementptr' 'B_addr_192' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2465 [1/1] (0.00ns)   --->   "%sext_ln16_58 = sext i15 %add_ln16_21" [../mat_mult.cpp:16]   --->   Operation 2465 'sext' 'sext_ln16_58' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2466 [1/1] (0.00ns)   --->   "%zext_ln16_199 = zext i16 %sext_ln16_58" [../mat_mult.cpp:16]   --->   Operation 2466 'zext' 'zext_ln16_199' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2467 [1/1] (0.00ns)   --->   "%B_addr_193 = getelementptr i32 %B, i64 0, i64 %zext_ln16_199" [../mat_mult.cpp:16]   --->   Operation 2467 'getelementptr' 'B_addr_193' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 2468 [1/2] (1.24ns)   --->   "%temp_b_190 = load i16 %B_addr_190" [../mat_mult.cpp:16]   --->   Operation 2468 'load' 'temp_b_190' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_97 : Operation 2469 [1/2] (1.24ns)   --->   "%temp_b_191 = load i16 %B_addr_191" [../mat_mult.cpp:16]   --->   Operation 2469 'load' 'temp_b_191' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_97 : Operation 2470 [2/2] (1.24ns)   --->   "%temp_b_192 = load i16 %B_addr_192" [../mat_mult.cpp:16]   --->   Operation 2470 'load' 'temp_b_192' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_97 : Operation 2471 [2/2] (1.24ns)   --->   "%temp_b_193 = load i16 %B_addr_193" [../mat_mult.cpp:16]   --->   Operation 2471 'load' 'temp_b_193' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_97 : Operation 2472 [1/1] (3.17ns)   --->   "%mul_ln17_78 = mul i32 %temp_b_190, i32 %temp_a_190" [../mat_mult.cpp:17]   --->   Operation 2472 'mul' 'mul_ln17_78' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2473 [1/1] (3.17ns)   --->   "%mul_ln17_242 = mul i32 %temp_b_191, i32 %temp_a_191" [../mat_mult.cpp:17]   --->   Operation 2473 'mul' 'mul_ln17_242' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_182 = add i32 %add_ln17_181, i32 %add_ln17_180" [../mat_mult.cpp:17]   --->   Operation 2474 'add' 'add_ln17_182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_183 = add i32 %mul_ln17_254, i32 %mul_ln17_167" [../mat_mult.cpp:17]   --->   Operation 2475 'add' 'add_ln17_183' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2476 [1/1] (0.88ns)   --->   "%add_ln17_184 = add i32 %mul_ln17_78, i32 %mul_ln17_242" [../mat_mult.cpp:17]   --->   Operation 2476 'add' 'add_ln17_184' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2477 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_185 = add i32 %add_ln17_184, i32 %add_ln17_183" [../mat_mult.cpp:17]   --->   Operation 2477 'add' 'add_ln17_185' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 2478 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_186 = add i32 %add_ln17_185, i32 %add_ln17_182" [../mat_mult.cpp:17]   --->   Operation 2478 'add' 'add_ln17_186' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 98 <SV = 97> <Delay = 4.41>
ST_98 : Operation 2479 [1/1] (0.00ns)   --->   "%tmp_193 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 194" [../mat_mult.cpp:10]   --->   Operation 2479 'bitconcatenate' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2480 [1/1] (0.00ns)   --->   "%tmp_194_cast = zext i16 %tmp_193" [../mat_mult.cpp:10]   --->   Operation 2480 'zext' 'tmp_194_cast' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2481 [1/1] (0.00ns)   --->   "%A_addr_194 = getelementptr i32 %A, i64 0, i64 %tmp_194_cast" [../mat_mult.cpp:10]   --->   Operation 2481 'getelementptr' 'A_addr_194' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2482 [1/1] (0.00ns)   --->   "%tmp_194 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 195" [../mat_mult.cpp:10]   --->   Operation 2482 'bitconcatenate' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2483 [1/1] (0.00ns)   --->   "%tmp_195_cast = zext i16 %tmp_194" [../mat_mult.cpp:10]   --->   Operation 2483 'zext' 'tmp_195_cast' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2484 [1/1] (0.00ns)   --->   "%A_addr_195 = getelementptr i32 %A, i64 0, i64 %tmp_195_cast" [../mat_mult.cpp:10]   --->   Operation 2484 'getelementptr' 'A_addr_195' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2485 [1/2] (1.24ns)   --->   "%temp_a_192 = load i16 %A_addr_192" [../mat_mult.cpp:10]   --->   Operation 2485 'load' 'temp_a_192' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_98 : Operation 2486 [1/2] (1.24ns)   --->   "%temp_a_193 = load i16 %A_addr_193" [../mat_mult.cpp:10]   --->   Operation 2486 'load' 'temp_a_193' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_98 : Operation 2487 [2/2] (1.24ns)   --->   "%temp_a_194 = load i16 %A_addr_194" [../mat_mult.cpp:10]   --->   Operation 2487 'load' 'temp_a_194' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_98 : Operation 2488 [2/2] (1.24ns)   --->   "%temp_a_195 = load i16 %A_addr_195" [../mat_mult.cpp:10]   --->   Operation 2488 'load' 'temp_a_195' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_98 : Operation 2489 [1/1] (0.00ns)   --->   "%sext_ln16_59 = sext i15 %tmp_288_cast" [../mat_mult.cpp:16]   --->   Operation 2489 'sext' 'sext_ln16_59' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2490 [1/1] (0.00ns)   --->   "%zext_ln16_200 = zext i16 %sext_ln16_59" [../mat_mult.cpp:16]   --->   Operation 2490 'zext' 'zext_ln16_200' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2491 [1/1] (0.00ns)   --->   "%B_addr_194 = getelementptr i32 %B, i64 0, i64 %zext_ln16_200" [../mat_mult.cpp:16]   --->   Operation 2491 'getelementptr' 'B_addr_194' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2492 [1/1] (0.00ns)   --->   "%sext_ln16_60 = sext i15 %add_ln16_22" [../mat_mult.cpp:16]   --->   Operation 2492 'sext' 'sext_ln16_60' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln16_201 = zext i16 %sext_ln16_60" [../mat_mult.cpp:16]   --->   Operation 2493 'zext' 'zext_ln16_201' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2494 [1/1] (0.00ns)   --->   "%B_addr_195 = getelementptr i32 %B, i64 0, i64 %zext_ln16_201" [../mat_mult.cpp:16]   --->   Operation 2494 'getelementptr' 'B_addr_195' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2495 [1/2] (1.24ns)   --->   "%temp_b_192 = load i16 %B_addr_192" [../mat_mult.cpp:16]   --->   Operation 2495 'load' 'temp_b_192' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_98 : Operation 2496 [1/2] (1.24ns)   --->   "%temp_b_193 = load i16 %B_addr_193" [../mat_mult.cpp:16]   --->   Operation 2496 'load' 'temp_b_193' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_98 : Operation 2497 [2/2] (1.24ns)   --->   "%temp_b_194 = load i16 %B_addr_194" [../mat_mult.cpp:16]   --->   Operation 2497 'load' 'temp_b_194' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_98 : Operation 2498 [2/2] (1.24ns)   --->   "%temp_b_195 = load i16 %B_addr_195" [../mat_mult.cpp:16]   --->   Operation 2498 'load' 'temp_b_195' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_98 : Operation 2499 [1/1] (3.17ns)   --->   "%mul_ln17_75 = mul i32 %temp_b_193, i32 %temp_a_193" [../mat_mult.cpp:17]   --->   Operation 2499 'mul' 'mul_ln17_75' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2500 [1/1] (3.17ns)   --->   "%mul_ln17_158 = mul i32 %temp_b_192, i32 %temp_a_192" [../mat_mult.cpp:17]   --->   Operation 2500 'mul' 'mul_ln17_158' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_172 = add i32 %add_ln17_171, i32 %add_ln17_164" [../mat_mult.cpp:17]   --->   Operation 2501 'add' 'add_ln17_172' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_179 = add i32 %add_ln17_178, i32 %add_ln17_175" [../mat_mult.cpp:17]   --->   Operation 2502 'add' 'add_ln17_179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2503 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_187 = add i32 %add_ln17_186, i32 %add_ln17_179" [../mat_mult.cpp:17]   --->   Operation 2503 'add' 'add_ln17_187' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 2504 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_188 = add i32 %add_ln17_187, i32 %add_ln17_172" [../mat_mult.cpp:17]   --->   Operation 2504 'add' 'add_ln17_188' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 99 <SV = 98> <Delay = 6.02>
ST_99 : Operation 2505 [1/1] (0.00ns)   --->   "%tmp_195 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 196" [../mat_mult.cpp:10]   --->   Operation 2505 'bitconcatenate' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2506 [1/1] (0.00ns)   --->   "%tmp_196_cast = zext i16 %tmp_195" [../mat_mult.cpp:10]   --->   Operation 2506 'zext' 'tmp_196_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2507 [1/1] (0.00ns)   --->   "%A_addr_196 = getelementptr i32 %A, i64 0, i64 %tmp_196_cast" [../mat_mult.cpp:10]   --->   Operation 2507 'getelementptr' 'A_addr_196' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2508 [1/1] (0.00ns)   --->   "%tmp_196 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 197" [../mat_mult.cpp:10]   --->   Operation 2508 'bitconcatenate' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2509 [1/1] (0.00ns)   --->   "%tmp_197_cast = zext i16 %tmp_196" [../mat_mult.cpp:10]   --->   Operation 2509 'zext' 'tmp_197_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2510 [1/1] (0.00ns)   --->   "%A_addr_197 = getelementptr i32 %A, i64 0, i64 %tmp_197_cast" [../mat_mult.cpp:10]   --->   Operation 2510 'getelementptr' 'A_addr_197' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2511 [1/2] (1.24ns)   --->   "%temp_a_194 = load i16 %A_addr_194" [../mat_mult.cpp:10]   --->   Operation 2511 'load' 'temp_a_194' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_99 : Operation 2512 [1/2] (1.24ns)   --->   "%temp_a_195 = load i16 %A_addr_195" [../mat_mult.cpp:10]   --->   Operation 2512 'load' 'temp_a_195' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_99 : Operation 2513 [2/2] (1.24ns)   --->   "%temp_a_196 = load i16 %A_addr_196" [../mat_mult.cpp:10]   --->   Operation 2513 'load' 'temp_a_196' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_99 : Operation 2514 [2/2] (1.24ns)   --->   "%temp_a_197 = load i16 %A_addr_197" [../mat_mult.cpp:10]   --->   Operation 2514 'load' 'temp_a_197' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_99 : Operation 2515 [1/1] (0.00ns)   --->   "%sext_ln16_61 = sext i15 %tmp_289_cast" [../mat_mult.cpp:16]   --->   Operation 2515 'sext' 'sext_ln16_61' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2516 [1/1] (0.00ns)   --->   "%zext_ln16_202 = zext i16 %sext_ln16_61" [../mat_mult.cpp:16]   --->   Operation 2516 'zext' 'zext_ln16_202' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2517 [1/1] (0.00ns)   --->   "%B_addr_196 = getelementptr i32 %B, i64 0, i64 %zext_ln16_202" [../mat_mult.cpp:16]   --->   Operation 2517 'getelementptr' 'B_addr_196' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2518 [1/1] (0.00ns)   --->   "%sext_ln16_62 = sext i15 %add_ln16_23" [../mat_mult.cpp:16]   --->   Operation 2518 'sext' 'sext_ln16_62' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2519 [1/1] (0.00ns)   --->   "%zext_ln16_203 = zext i16 %sext_ln16_62" [../mat_mult.cpp:16]   --->   Operation 2519 'zext' 'zext_ln16_203' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2520 [1/1] (0.00ns)   --->   "%B_addr_197 = getelementptr i32 %B, i64 0, i64 %zext_ln16_203" [../mat_mult.cpp:16]   --->   Operation 2520 'getelementptr' 'B_addr_197' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 2521 [1/2] (1.24ns)   --->   "%temp_b_194 = load i16 %B_addr_194" [../mat_mult.cpp:16]   --->   Operation 2521 'load' 'temp_b_194' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_99 : Operation 2522 [1/2] (1.24ns)   --->   "%temp_b_195 = load i16 %B_addr_195" [../mat_mult.cpp:16]   --->   Operation 2522 'load' 'temp_b_195' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_99 : Operation 2523 [2/2] (1.24ns)   --->   "%temp_b_196 = load i16 %B_addr_196" [../mat_mult.cpp:16]   --->   Operation 2523 'load' 'temp_b_196' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_99 : Operation 2524 [2/2] (1.24ns)   --->   "%temp_b_197 = load i16 %B_addr_197" [../mat_mult.cpp:16]   --->   Operation 2524 'load' 'temp_b_197' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_99 : Operation 2525 [1/1] (3.17ns)   --->   "%mul_ln17_168 = mul i32 %temp_b_195, i32 %temp_a_195" [../mat_mult.cpp:17]   --->   Operation 2525 'mul' 'mul_ln17_168' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2526 [1/1] (3.17ns)   --->   "%mul_ln17_245 = mul i32 %temp_b_194, i32 %temp_a_194" [../mat_mult.cpp:17]   --->   Operation 2526 'mul' 'mul_ln17_245' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_190 = add i32 %mul_ln17_158, i32 %mul_ln17_75" [../mat_mult.cpp:17]   --->   Operation 2527 'add' 'add_ln17_190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 2528 [1/1] (0.88ns)   --->   "%add_ln17_191 = add i32 %mul_ln17_245, i32 %mul_ln17_168" [../mat_mult.cpp:17]   --->   Operation 2528 'add' 'add_ln17_191' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2529 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_192 = add i32 %add_ln17_191, i32 %add_ln17_190" [../mat_mult.cpp:17]   --->   Operation 2529 'add' 'add_ln17_192' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 100 <SV = 99> <Delay = 4.41>
ST_100 : Operation 2530 [1/1] (0.00ns)   --->   "%tmp_197 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 198" [../mat_mult.cpp:10]   --->   Operation 2530 'bitconcatenate' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2531 [1/1] (0.00ns)   --->   "%tmp_198_cast = zext i16 %tmp_197" [../mat_mult.cpp:10]   --->   Operation 2531 'zext' 'tmp_198_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2532 [1/1] (0.00ns)   --->   "%A_addr_198 = getelementptr i32 %A, i64 0, i64 %tmp_198_cast" [../mat_mult.cpp:10]   --->   Operation 2532 'getelementptr' 'A_addr_198' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2533 [1/1] (0.00ns)   --->   "%tmp_198 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 199" [../mat_mult.cpp:10]   --->   Operation 2533 'bitconcatenate' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2534 [1/1] (0.00ns)   --->   "%tmp_199_cast = zext i16 %tmp_198" [../mat_mult.cpp:10]   --->   Operation 2534 'zext' 'tmp_199_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2535 [1/1] (0.00ns)   --->   "%A_addr_199 = getelementptr i32 %A, i64 0, i64 %tmp_199_cast" [../mat_mult.cpp:10]   --->   Operation 2535 'getelementptr' 'A_addr_199' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2536 [1/2] (1.24ns)   --->   "%temp_a_196 = load i16 %A_addr_196" [../mat_mult.cpp:10]   --->   Operation 2536 'load' 'temp_a_196' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_100 : Operation 2537 [1/2] (1.24ns)   --->   "%temp_a_197 = load i16 %A_addr_197" [../mat_mult.cpp:10]   --->   Operation 2537 'load' 'temp_a_197' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_100 : Operation 2538 [2/2] (1.24ns)   --->   "%temp_a_198 = load i16 %A_addr_198" [../mat_mult.cpp:10]   --->   Operation 2538 'load' 'temp_a_198' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_100 : Operation 2539 [2/2] (1.24ns)   --->   "%temp_a_199 = load i16 %A_addr_199" [../mat_mult.cpp:10]   --->   Operation 2539 'load' 'temp_a_199' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_100 : Operation 2540 [1/1] (0.00ns)   --->   "%sext_ln16_63 = sext i15 %tmp_290_cast" [../mat_mult.cpp:16]   --->   Operation 2540 'sext' 'sext_ln16_63' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln16_204 = zext i16 %sext_ln16_63" [../mat_mult.cpp:16]   --->   Operation 2541 'zext' 'zext_ln16_204' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2542 [1/1] (0.00ns)   --->   "%B_addr_198 = getelementptr i32 %B, i64 0, i64 %zext_ln16_204" [../mat_mult.cpp:16]   --->   Operation 2542 'getelementptr' 'B_addr_198' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2543 [1/1] (0.00ns)   --->   "%sext_ln16_64 = sext i15 %add_ln16_24" [../mat_mult.cpp:16]   --->   Operation 2543 'sext' 'sext_ln16_64' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2544 [1/1] (0.00ns)   --->   "%zext_ln16_205 = zext i16 %sext_ln16_64" [../mat_mult.cpp:16]   --->   Operation 2544 'zext' 'zext_ln16_205' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2545 [1/1] (0.00ns)   --->   "%B_addr_199 = getelementptr i32 %B, i64 0, i64 %zext_ln16_205" [../mat_mult.cpp:16]   --->   Operation 2545 'getelementptr' 'B_addr_199' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 2546 [1/2] (1.24ns)   --->   "%temp_b_196 = load i16 %B_addr_196" [../mat_mult.cpp:16]   --->   Operation 2546 'load' 'temp_b_196' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_100 : Operation 2547 [1/2] (1.24ns)   --->   "%temp_b_197 = load i16 %B_addr_197" [../mat_mult.cpp:16]   --->   Operation 2547 'load' 'temp_b_197' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_100 : Operation 2548 [2/2] (1.24ns)   --->   "%temp_b_198 = load i16 %B_addr_198" [../mat_mult.cpp:16]   --->   Operation 2548 'load' 'temp_b_198' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_100 : Operation 2549 [2/2] (1.24ns)   --->   "%temp_b_199 = load i16 %B_addr_199" [../mat_mult.cpp:16]   --->   Operation 2549 'load' 'temp_b_199' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_100 : Operation 2550 [1/1] (3.17ns)   --->   "%mul_ln17_10 = mul i32 %temp_b_197, i32 %temp_a_197" [../mat_mult.cpp:17]   --->   Operation 2550 'mul' 'mul_ln17_10' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2551 [1/1] (3.17ns)   --->   "%mul_ln17_91 = mul i32 %temp_b_196, i32 %temp_a_196" [../mat_mult.cpp:17]   --->   Operation 2551 'mul' 'mul_ln17_91' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.02>
ST_101 : Operation 2552 [1/1] (0.00ns)   --->   "%tmp_199 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 200" [../mat_mult.cpp:10]   --->   Operation 2552 'bitconcatenate' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2553 [1/1] (0.00ns)   --->   "%tmp_200_cast = zext i16 %tmp_199" [../mat_mult.cpp:10]   --->   Operation 2553 'zext' 'tmp_200_cast' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2554 [1/1] (0.00ns)   --->   "%A_addr_200 = getelementptr i32 %A, i64 0, i64 %tmp_200_cast" [../mat_mult.cpp:10]   --->   Operation 2554 'getelementptr' 'A_addr_200' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2555 [1/1] (0.00ns)   --->   "%tmp_200 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 201" [../mat_mult.cpp:10]   --->   Operation 2555 'bitconcatenate' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2556 [1/1] (0.00ns)   --->   "%tmp_201_cast = zext i16 %tmp_200" [../mat_mult.cpp:10]   --->   Operation 2556 'zext' 'tmp_201_cast' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2557 [1/1] (0.00ns)   --->   "%A_addr_201 = getelementptr i32 %A, i64 0, i64 %tmp_201_cast" [../mat_mult.cpp:10]   --->   Operation 2557 'getelementptr' 'A_addr_201' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2558 [1/2] (1.24ns)   --->   "%temp_a_198 = load i16 %A_addr_198" [../mat_mult.cpp:10]   --->   Operation 2558 'load' 'temp_a_198' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_101 : Operation 2559 [1/2] (1.24ns)   --->   "%temp_a_199 = load i16 %A_addr_199" [../mat_mult.cpp:10]   --->   Operation 2559 'load' 'temp_a_199' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_101 : Operation 2560 [2/2] (1.24ns)   --->   "%temp_a_200 = load i16 %A_addr_200" [../mat_mult.cpp:10]   --->   Operation 2560 'load' 'temp_a_200' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_101 : Operation 2561 [2/2] (1.24ns)   --->   "%temp_a_201 = load i16 %A_addr_201" [../mat_mult.cpp:10]   --->   Operation 2561 'load' 'temp_a_201' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_101 : Operation 2562 [1/1] (0.00ns)   --->   "%sext_ln16_65 = sext i15 %tmp_291_cast" [../mat_mult.cpp:16]   --->   Operation 2562 'sext' 'sext_ln16_65' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2563 [1/1] (0.00ns)   --->   "%zext_ln16_206 = zext i16 %sext_ln16_65" [../mat_mult.cpp:16]   --->   Operation 2563 'zext' 'zext_ln16_206' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2564 [1/1] (0.00ns)   --->   "%B_addr_200 = getelementptr i32 %B, i64 0, i64 %zext_ln16_206" [../mat_mult.cpp:16]   --->   Operation 2564 'getelementptr' 'B_addr_200' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2565 [1/1] (0.00ns)   --->   "%sext_ln16_66 = sext i15 %add_ln16_25" [../mat_mult.cpp:16]   --->   Operation 2565 'sext' 'sext_ln16_66' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2566 [1/1] (0.00ns)   --->   "%zext_ln16_207 = zext i16 %sext_ln16_66" [../mat_mult.cpp:16]   --->   Operation 2566 'zext' 'zext_ln16_207' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2567 [1/1] (0.00ns)   --->   "%B_addr_201 = getelementptr i32 %B, i64 0, i64 %zext_ln16_207" [../mat_mult.cpp:16]   --->   Operation 2567 'getelementptr' 'B_addr_201' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 2568 [1/2] (1.24ns)   --->   "%temp_b_198 = load i16 %B_addr_198" [../mat_mult.cpp:16]   --->   Operation 2568 'load' 'temp_b_198' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_101 : Operation 2569 [1/2] (1.24ns)   --->   "%temp_b_199 = load i16 %B_addr_199" [../mat_mult.cpp:16]   --->   Operation 2569 'load' 'temp_b_199' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_101 : Operation 2570 [2/2] (1.24ns)   --->   "%temp_b_200 = load i16 %B_addr_200" [../mat_mult.cpp:16]   --->   Operation 2570 'load' 'temp_b_200' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_101 : Operation 2571 [2/2] (1.24ns)   --->   "%temp_b_201 = load i16 %B_addr_201" [../mat_mult.cpp:16]   --->   Operation 2571 'load' 'temp_b_201' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_101 : Operation 2572 [1/1] (3.17ns)   --->   "%mul_ln17_118 = mul i32 %temp_b_199, i32 %temp_a_199" [../mat_mult.cpp:17]   --->   Operation 2572 'mul' 'mul_ln17_118' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2573 [1/1] (3.17ns)   --->   "%mul_ln17_191 = mul i32 %temp_b_198, i32 %temp_a_198" [../mat_mult.cpp:17]   --->   Operation 2573 'mul' 'mul_ln17_191' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_193 = add i32 %mul_ln17_91, i32 %mul_ln17_10" [../mat_mult.cpp:17]   --->   Operation 2574 'add' 'add_ln17_193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 2575 [1/1] (0.88ns)   --->   "%add_ln17_194 = add i32 %mul_ln17_191, i32 %mul_ln17_118" [../mat_mult.cpp:17]   --->   Operation 2575 'add' 'add_ln17_194' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2576 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_195 = add i32 %add_ln17_194, i32 %add_ln17_193" [../mat_mult.cpp:17]   --->   Operation 2576 'add' 'add_ln17_195' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 102 <SV = 101> <Delay = 5.29>
ST_102 : Operation 2577 [1/1] (0.00ns)   --->   "%tmp_201 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 202" [../mat_mult.cpp:10]   --->   Operation 2577 'bitconcatenate' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2578 [1/1] (0.00ns)   --->   "%tmp_202_cast = zext i16 %tmp_201" [../mat_mult.cpp:10]   --->   Operation 2578 'zext' 'tmp_202_cast' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2579 [1/1] (0.00ns)   --->   "%A_addr_202 = getelementptr i32 %A, i64 0, i64 %tmp_202_cast" [../mat_mult.cpp:10]   --->   Operation 2579 'getelementptr' 'A_addr_202' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2580 [1/1] (0.00ns)   --->   "%tmp_202 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 203" [../mat_mult.cpp:10]   --->   Operation 2580 'bitconcatenate' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2581 [1/1] (0.00ns)   --->   "%tmp_203_cast = zext i16 %tmp_202" [../mat_mult.cpp:10]   --->   Operation 2581 'zext' 'tmp_203_cast' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2582 [1/1] (0.00ns)   --->   "%A_addr_203 = getelementptr i32 %A, i64 0, i64 %tmp_203_cast" [../mat_mult.cpp:10]   --->   Operation 2582 'getelementptr' 'A_addr_203' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2583 [1/2] (1.24ns)   --->   "%temp_a_200 = load i16 %A_addr_200" [../mat_mult.cpp:10]   --->   Operation 2583 'load' 'temp_a_200' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_102 : Operation 2584 [1/2] (1.24ns)   --->   "%temp_a_201 = load i16 %A_addr_201" [../mat_mult.cpp:10]   --->   Operation 2584 'load' 'temp_a_201' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_102 : Operation 2585 [2/2] (1.24ns)   --->   "%temp_a_202 = load i16 %A_addr_202" [../mat_mult.cpp:10]   --->   Operation 2585 'load' 'temp_a_202' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_102 : Operation 2586 [2/2] (1.24ns)   --->   "%temp_a_203 = load i16 %A_addr_203" [../mat_mult.cpp:10]   --->   Operation 2586 'load' 'temp_a_203' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_102 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln16_67 = sext i15 %tmp_292_cast" [../mat_mult.cpp:16]   --->   Operation 2587 'sext' 'sext_ln16_67' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2588 [1/1] (0.00ns)   --->   "%zext_ln16_208 = zext i16 %sext_ln16_67" [../mat_mult.cpp:16]   --->   Operation 2588 'zext' 'zext_ln16_208' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2589 [1/1] (0.00ns)   --->   "%B_addr_202 = getelementptr i32 %B, i64 0, i64 %zext_ln16_208" [../mat_mult.cpp:16]   --->   Operation 2589 'getelementptr' 'B_addr_202' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln16_68 = sext i15 %add_ln16_26" [../mat_mult.cpp:16]   --->   Operation 2590 'sext' 'sext_ln16_68' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2591 [1/1] (0.00ns)   --->   "%zext_ln16_209 = zext i16 %sext_ln16_68" [../mat_mult.cpp:16]   --->   Operation 2591 'zext' 'zext_ln16_209' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2592 [1/1] (0.00ns)   --->   "%B_addr_203 = getelementptr i32 %B, i64 0, i64 %zext_ln16_209" [../mat_mult.cpp:16]   --->   Operation 2592 'getelementptr' 'B_addr_203' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2593 [1/2] (1.24ns)   --->   "%temp_b_200 = load i16 %B_addr_200" [../mat_mult.cpp:16]   --->   Operation 2593 'load' 'temp_b_200' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_102 : Operation 2594 [1/2] (1.24ns)   --->   "%temp_b_201 = load i16 %B_addr_201" [../mat_mult.cpp:16]   --->   Operation 2594 'load' 'temp_b_201' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_102 : Operation 2595 [2/2] (1.24ns)   --->   "%temp_b_202 = load i16 %B_addr_202" [../mat_mult.cpp:16]   --->   Operation 2595 'load' 'temp_b_202' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_102 : Operation 2596 [2/2] (1.24ns)   --->   "%temp_b_203 = load i16 %B_addr_203" [../mat_mult.cpp:16]   --->   Operation 2596 'load' 'temp_b_203' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_102 : Operation 2597 [1/1] (3.17ns)   --->   "%mul_ln17_48 = mul i32 %temp_b_200, i32 %temp_a_200" [../mat_mult.cpp:17]   --->   Operation 2597 'mul' 'mul_ln17_48' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2598 [1/1] (3.17ns)   --->   "%mul_ln17_227 = mul i32 %temp_b_201, i32 %temp_a_201" [../mat_mult.cpp:17]   --->   Operation 2598 'mul' 'mul_ln17_227' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2599 [1/1] (0.88ns)   --->   "%add_ln17_197 = add i32 %mul_ln17_48, i32 %mul_ln17_227" [../mat_mult.cpp:17]   --->   Operation 2599 'add' 'add_ln17_197' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.29>
ST_103 : Operation 2600 [1/1] (0.00ns)   --->   "%tmp_203 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 204" [../mat_mult.cpp:10]   --->   Operation 2600 'bitconcatenate' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2601 [1/1] (0.00ns)   --->   "%tmp_204_cast = zext i16 %tmp_203" [../mat_mult.cpp:10]   --->   Operation 2601 'zext' 'tmp_204_cast' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2602 [1/1] (0.00ns)   --->   "%A_addr_204 = getelementptr i32 %A, i64 0, i64 %tmp_204_cast" [../mat_mult.cpp:10]   --->   Operation 2602 'getelementptr' 'A_addr_204' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2603 [1/1] (0.00ns)   --->   "%tmp_204 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 205" [../mat_mult.cpp:10]   --->   Operation 2603 'bitconcatenate' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2604 [1/1] (0.00ns)   --->   "%tmp_205_cast = zext i16 %tmp_204" [../mat_mult.cpp:10]   --->   Operation 2604 'zext' 'tmp_205_cast' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2605 [1/1] (0.00ns)   --->   "%A_addr_205 = getelementptr i32 %A, i64 0, i64 %tmp_205_cast" [../mat_mult.cpp:10]   --->   Operation 2605 'getelementptr' 'A_addr_205' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2606 [1/2] (1.24ns)   --->   "%temp_a_202 = load i16 %A_addr_202" [../mat_mult.cpp:10]   --->   Operation 2606 'load' 'temp_a_202' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_103 : Operation 2607 [1/2] (1.24ns)   --->   "%temp_a_203 = load i16 %A_addr_203" [../mat_mult.cpp:10]   --->   Operation 2607 'load' 'temp_a_203' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_103 : Operation 2608 [2/2] (1.24ns)   --->   "%temp_a_204 = load i16 %A_addr_204" [../mat_mult.cpp:10]   --->   Operation 2608 'load' 'temp_a_204' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_103 : Operation 2609 [2/2] (1.24ns)   --->   "%temp_a_205 = load i16 %A_addr_205" [../mat_mult.cpp:10]   --->   Operation 2609 'load' 'temp_a_205' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_103 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln16_69 = sext i15 %tmp_293_cast" [../mat_mult.cpp:16]   --->   Operation 2610 'sext' 'sext_ln16_69' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2611 [1/1] (0.00ns)   --->   "%zext_ln16_210 = zext i16 %sext_ln16_69" [../mat_mult.cpp:16]   --->   Operation 2611 'zext' 'zext_ln16_210' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2612 [1/1] (0.00ns)   --->   "%B_addr_204 = getelementptr i32 %B, i64 0, i64 %zext_ln16_210" [../mat_mult.cpp:16]   --->   Operation 2612 'getelementptr' 'B_addr_204' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln16_70 = sext i15 %add_ln16_27" [../mat_mult.cpp:16]   --->   Operation 2613 'sext' 'sext_ln16_70' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2614 [1/1] (0.00ns)   --->   "%zext_ln16_211 = zext i16 %sext_ln16_70" [../mat_mult.cpp:16]   --->   Operation 2614 'zext' 'zext_ln16_211' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2615 [1/1] (0.00ns)   --->   "%B_addr_205 = getelementptr i32 %B, i64 0, i64 %zext_ln16_211" [../mat_mult.cpp:16]   --->   Operation 2615 'getelementptr' 'B_addr_205' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 2616 [1/2] (1.24ns)   --->   "%temp_b_202 = load i16 %B_addr_202" [../mat_mult.cpp:16]   --->   Operation 2616 'load' 'temp_b_202' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_103 : Operation 2617 [1/2] (1.24ns)   --->   "%temp_b_203 = load i16 %B_addr_203" [../mat_mult.cpp:16]   --->   Operation 2617 'load' 'temp_b_203' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_103 : Operation 2618 [2/2] (1.24ns)   --->   "%temp_b_204 = load i16 %B_addr_204" [../mat_mult.cpp:16]   --->   Operation 2618 'load' 'temp_b_204' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_103 : Operation 2619 [2/2] (1.24ns)   --->   "%temp_b_205 = load i16 %B_addr_205" [../mat_mult.cpp:16]   --->   Operation 2619 'load' 'temp_b_205' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_103 : Operation 2620 [1/1] (3.17ns)   --->   "%mul_ln17_96 = mul i32 %temp_b_203, i32 %temp_a_203" [../mat_mult.cpp:17]   --->   Operation 2620 'mul' 'mul_ln17_96' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2621 [1/1] (3.17ns)   --->   "%mul_ln17_162 = mul i32 %temp_b_202, i32 %temp_a_202" [../mat_mult.cpp:17]   --->   Operation 2621 'mul' 'mul_ln17_162' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2622 [1/1] (0.88ns)   --->   "%add_ln17_198 = add i32 %mul_ln17_162, i32 %mul_ln17_96" [../mat_mult.cpp:17]   --->   Operation 2622 'add' 'add_ln17_198' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 4.41>
ST_104 : Operation 2623 [1/1] (0.00ns)   --->   "%tmp_205 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 206" [../mat_mult.cpp:10]   --->   Operation 2623 'bitconcatenate' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2624 [1/1] (0.00ns)   --->   "%tmp_206_cast = zext i16 %tmp_205" [../mat_mult.cpp:10]   --->   Operation 2624 'zext' 'tmp_206_cast' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2625 [1/1] (0.00ns)   --->   "%A_addr_206 = getelementptr i32 %A, i64 0, i64 %tmp_206_cast" [../mat_mult.cpp:10]   --->   Operation 2625 'getelementptr' 'A_addr_206' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2626 [1/1] (0.00ns)   --->   "%tmp_206 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 207" [../mat_mult.cpp:10]   --->   Operation 2626 'bitconcatenate' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2627 [1/1] (0.00ns)   --->   "%tmp_207_cast = zext i16 %tmp_206" [../mat_mult.cpp:10]   --->   Operation 2627 'zext' 'tmp_207_cast' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2628 [1/1] (0.00ns)   --->   "%A_addr_207 = getelementptr i32 %A, i64 0, i64 %tmp_207_cast" [../mat_mult.cpp:10]   --->   Operation 2628 'getelementptr' 'A_addr_207' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2629 [1/2] (1.24ns)   --->   "%temp_a_204 = load i16 %A_addr_204" [../mat_mult.cpp:10]   --->   Operation 2629 'load' 'temp_a_204' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_104 : Operation 2630 [1/2] (1.24ns)   --->   "%temp_a_205 = load i16 %A_addr_205" [../mat_mult.cpp:10]   --->   Operation 2630 'load' 'temp_a_205' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_104 : Operation 2631 [2/2] (1.24ns)   --->   "%temp_a_206 = load i16 %A_addr_206" [../mat_mult.cpp:10]   --->   Operation 2631 'load' 'temp_a_206' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_104 : Operation 2632 [2/2] (1.24ns)   --->   "%temp_a_207 = load i16 %A_addr_207" [../mat_mult.cpp:10]   --->   Operation 2632 'load' 'temp_a_207' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_104 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln16_71 = sext i15 %tmp_294_cast" [../mat_mult.cpp:16]   --->   Operation 2633 'sext' 'sext_ln16_71' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2634 [1/1] (0.00ns)   --->   "%zext_ln16_212 = zext i16 %sext_ln16_71" [../mat_mult.cpp:16]   --->   Operation 2634 'zext' 'zext_ln16_212' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2635 [1/1] (0.00ns)   --->   "%B_addr_206 = getelementptr i32 %B, i64 0, i64 %zext_ln16_212" [../mat_mult.cpp:16]   --->   Operation 2635 'getelementptr' 'B_addr_206' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2636 [1/1] (0.00ns)   --->   "%sext_ln16_72 = sext i15 %add_ln16_28" [../mat_mult.cpp:16]   --->   Operation 2636 'sext' 'sext_ln16_72' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2637 [1/1] (0.00ns)   --->   "%zext_ln16_213 = zext i16 %sext_ln16_72" [../mat_mult.cpp:16]   --->   Operation 2637 'zext' 'zext_ln16_213' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2638 [1/1] (0.00ns)   --->   "%B_addr_207 = getelementptr i32 %B, i64 0, i64 %zext_ln16_213" [../mat_mult.cpp:16]   --->   Operation 2638 'getelementptr' 'B_addr_207' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 2639 [1/2] (1.24ns)   --->   "%temp_b_204 = load i16 %B_addr_204" [../mat_mult.cpp:16]   --->   Operation 2639 'load' 'temp_b_204' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_104 : Operation 2640 [1/2] (1.24ns)   --->   "%temp_b_205 = load i16 %B_addr_205" [../mat_mult.cpp:16]   --->   Operation 2640 'load' 'temp_b_205' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_104 : Operation 2641 [2/2] (1.24ns)   --->   "%temp_b_206 = load i16 %B_addr_206" [../mat_mult.cpp:16]   --->   Operation 2641 'load' 'temp_b_206' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_104 : Operation 2642 [2/2] (1.24ns)   --->   "%temp_b_207 = load i16 %B_addr_207" [../mat_mult.cpp:16]   --->   Operation 2642 'load' 'temp_b_207' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_104 : Operation 2643 [1/1] (3.17ns)   --->   "%mul_ln17_29 = mul i32 %temp_b_204, i32 %temp_a_204" [../mat_mult.cpp:17]   --->   Operation 2643 'mul' 'mul_ln17_29' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2644 [1/1] (3.17ns)   --->   "%mul_ln17_217 = mul i32 %temp_b_205, i32 %temp_a_205" [../mat_mult.cpp:17]   --->   Operation 2644 'mul' 'mul_ln17_217' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.76>
ST_105 : Operation 2645 [1/1] (0.00ns)   --->   "%tmp_207 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 208" [../mat_mult.cpp:10]   --->   Operation 2645 'bitconcatenate' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2646 [1/1] (0.00ns)   --->   "%tmp_208_cast = zext i16 %tmp_207" [../mat_mult.cpp:10]   --->   Operation 2646 'zext' 'tmp_208_cast' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2647 [1/1] (0.00ns)   --->   "%A_addr_208 = getelementptr i32 %A, i64 0, i64 %tmp_208_cast" [../mat_mult.cpp:10]   --->   Operation 2647 'getelementptr' 'A_addr_208' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2648 [1/1] (0.00ns)   --->   "%tmp_208 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 209" [../mat_mult.cpp:10]   --->   Operation 2648 'bitconcatenate' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2649 [1/1] (0.00ns)   --->   "%tmp_209_cast = zext i16 %tmp_208" [../mat_mult.cpp:10]   --->   Operation 2649 'zext' 'tmp_209_cast' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2650 [1/1] (0.00ns)   --->   "%A_addr_209 = getelementptr i32 %A, i64 0, i64 %tmp_209_cast" [../mat_mult.cpp:10]   --->   Operation 2650 'getelementptr' 'A_addr_209' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2651 [1/2] (1.24ns)   --->   "%temp_a_206 = load i16 %A_addr_206" [../mat_mult.cpp:10]   --->   Operation 2651 'load' 'temp_a_206' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_105 : Operation 2652 [1/2] (1.24ns)   --->   "%temp_a_207 = load i16 %A_addr_207" [../mat_mult.cpp:10]   --->   Operation 2652 'load' 'temp_a_207' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_105 : Operation 2653 [2/2] (1.24ns)   --->   "%temp_a_208 = load i16 %A_addr_208" [../mat_mult.cpp:10]   --->   Operation 2653 'load' 'temp_a_208' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_105 : Operation 2654 [2/2] (1.24ns)   --->   "%temp_a_209 = load i16 %A_addr_209" [../mat_mult.cpp:10]   --->   Operation 2654 'load' 'temp_a_209' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_105 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln16_73 = sext i15 %tmp_295_cast" [../mat_mult.cpp:16]   --->   Operation 2655 'sext' 'sext_ln16_73' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2656 [1/1] (0.00ns)   --->   "%zext_ln16_214 = zext i16 %sext_ln16_73" [../mat_mult.cpp:16]   --->   Operation 2656 'zext' 'zext_ln16_214' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2657 [1/1] (0.00ns)   --->   "%B_addr_208 = getelementptr i32 %B, i64 0, i64 %zext_ln16_214" [../mat_mult.cpp:16]   --->   Operation 2657 'getelementptr' 'B_addr_208' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2658 [1/1] (0.00ns)   --->   "%sext_ln16_74 = sext i15 %add_ln16_29" [../mat_mult.cpp:16]   --->   Operation 2658 'sext' 'sext_ln16_74' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2659 [1/1] (0.00ns)   --->   "%zext_ln16_215 = zext i16 %sext_ln16_74" [../mat_mult.cpp:16]   --->   Operation 2659 'zext' 'zext_ln16_215' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2660 [1/1] (0.00ns)   --->   "%B_addr_209 = getelementptr i32 %B, i64 0, i64 %zext_ln16_215" [../mat_mult.cpp:16]   --->   Operation 2660 'getelementptr' 'B_addr_209' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 2661 [1/2] (1.24ns)   --->   "%temp_b_206 = load i16 %B_addr_206" [../mat_mult.cpp:16]   --->   Operation 2661 'load' 'temp_b_206' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_105 : Operation 2662 [1/2] (1.24ns)   --->   "%temp_b_207 = load i16 %B_addr_207" [../mat_mult.cpp:16]   --->   Operation 2662 'load' 'temp_b_207' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_105 : Operation 2663 [2/2] (1.24ns)   --->   "%temp_b_208 = load i16 %B_addr_208" [../mat_mult.cpp:16]   --->   Operation 2663 'load' 'temp_b_208' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_105 : Operation 2664 [2/2] (1.24ns)   --->   "%temp_b_209 = load i16 %B_addr_209" [../mat_mult.cpp:16]   --->   Operation 2664 'load' 'temp_b_209' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_105 : Operation 2665 [1/1] (3.17ns)   --->   "%mul_ln17_98 = mul i32 %temp_b_207, i32 %temp_a_207" [../mat_mult.cpp:17]   --->   Operation 2665 'mul' 'mul_ln17_98' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2666 [1/1] (3.17ns)   --->   "%mul_ln17_157 = mul i32 %temp_b_206, i32 %temp_a_206" [../mat_mult.cpp:17]   --->   Operation 2666 'mul' 'mul_ln17_157' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_199 = add i32 %add_ln17_198, i32 %add_ln17_197" [../mat_mult.cpp:17]   --->   Operation 2667 'add' 'add_ln17_199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_200 = add i32 %mul_ln17_29, i32 %mul_ln17_217" [../mat_mult.cpp:17]   --->   Operation 2668 'add' 'add_ln17_200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2669 [1/1] (0.88ns)   --->   "%add_ln17_201 = add i32 %mul_ln17_157, i32 %mul_ln17_98" [../mat_mult.cpp:17]   --->   Operation 2669 'add' 'add_ln17_201' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2670 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_202 = add i32 %add_ln17_201, i32 %add_ln17_200" [../mat_mult.cpp:17]   --->   Operation 2670 'add' 'add_ln17_202' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 2671 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_203 = add i32 %add_ln17_202, i32 %add_ln17_199" [../mat_mult.cpp:17]   --->   Operation 2671 'add' 'add_ln17_203' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 106 <SV = 105> <Delay = 4.41>
ST_106 : Operation 2672 [1/1] (0.00ns)   --->   "%tmp_209 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 210" [../mat_mult.cpp:10]   --->   Operation 2672 'bitconcatenate' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2673 [1/1] (0.00ns)   --->   "%tmp_210_cast = zext i16 %tmp_209" [../mat_mult.cpp:10]   --->   Operation 2673 'zext' 'tmp_210_cast' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2674 [1/1] (0.00ns)   --->   "%A_addr_210 = getelementptr i32 %A, i64 0, i64 %tmp_210_cast" [../mat_mult.cpp:10]   --->   Operation 2674 'getelementptr' 'A_addr_210' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2675 [1/1] (0.00ns)   --->   "%tmp_210 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 211" [../mat_mult.cpp:10]   --->   Operation 2675 'bitconcatenate' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2676 [1/1] (0.00ns)   --->   "%tmp_211_cast = zext i16 %tmp_210" [../mat_mult.cpp:10]   --->   Operation 2676 'zext' 'tmp_211_cast' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2677 [1/1] (0.00ns)   --->   "%A_addr_211 = getelementptr i32 %A, i64 0, i64 %tmp_211_cast" [../mat_mult.cpp:10]   --->   Operation 2677 'getelementptr' 'A_addr_211' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2678 [1/2] (1.24ns)   --->   "%temp_a_208 = load i16 %A_addr_208" [../mat_mult.cpp:10]   --->   Operation 2678 'load' 'temp_a_208' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_106 : Operation 2679 [1/2] (1.24ns)   --->   "%temp_a_209 = load i16 %A_addr_209" [../mat_mult.cpp:10]   --->   Operation 2679 'load' 'temp_a_209' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_106 : Operation 2680 [2/2] (1.24ns)   --->   "%temp_a_210 = load i16 %A_addr_210" [../mat_mult.cpp:10]   --->   Operation 2680 'load' 'temp_a_210' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_106 : Operation 2681 [2/2] (1.24ns)   --->   "%temp_a_211 = load i16 %A_addr_211" [../mat_mult.cpp:10]   --->   Operation 2681 'load' 'temp_a_211' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_106 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln16_75 = sext i15 %tmp_296_cast" [../mat_mult.cpp:16]   --->   Operation 2682 'sext' 'sext_ln16_75' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2683 [1/1] (0.00ns)   --->   "%zext_ln16_216 = zext i16 %sext_ln16_75" [../mat_mult.cpp:16]   --->   Operation 2683 'zext' 'zext_ln16_216' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2684 [1/1] (0.00ns)   --->   "%B_addr_210 = getelementptr i32 %B, i64 0, i64 %zext_ln16_216" [../mat_mult.cpp:16]   --->   Operation 2684 'getelementptr' 'B_addr_210' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln16_76 = sext i15 %add_ln16_30" [../mat_mult.cpp:16]   --->   Operation 2685 'sext' 'sext_ln16_76' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2686 [1/1] (0.00ns)   --->   "%zext_ln16_217 = zext i16 %sext_ln16_76" [../mat_mult.cpp:16]   --->   Operation 2686 'zext' 'zext_ln16_217' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2687 [1/1] (0.00ns)   --->   "%B_addr_211 = getelementptr i32 %B, i64 0, i64 %zext_ln16_217" [../mat_mult.cpp:16]   --->   Operation 2687 'getelementptr' 'B_addr_211' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2688 [1/2] (1.24ns)   --->   "%temp_b_208 = load i16 %B_addr_208" [../mat_mult.cpp:16]   --->   Operation 2688 'load' 'temp_b_208' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_106 : Operation 2689 [1/2] (1.24ns)   --->   "%temp_b_209 = load i16 %B_addr_209" [../mat_mult.cpp:16]   --->   Operation 2689 'load' 'temp_b_209' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_106 : Operation 2690 [2/2] (1.24ns)   --->   "%temp_b_210 = load i16 %B_addr_210" [../mat_mult.cpp:16]   --->   Operation 2690 'load' 'temp_b_210' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_106 : Operation 2691 [2/2] (1.24ns)   --->   "%temp_b_211 = load i16 %B_addr_211" [../mat_mult.cpp:16]   --->   Operation 2691 'load' 'temp_b_211' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_106 : Operation 2692 [1/1] (3.17ns)   --->   "%mul_ln17_38 = mul i32 %temp_b_208, i32 %temp_a_208" [../mat_mult.cpp:17]   --->   Operation 2692 'mul' 'mul_ln17_38' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2693 [1/1] (3.17ns)   --->   "%mul_ln17_232 = mul i32 %temp_b_209, i32 %temp_a_209" [../mat_mult.cpp:17]   --->   Operation 2693 'mul' 'mul_ln17_232' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_196 = add i32 %add_ln17_195, i32 %add_ln17_192" [../mat_mult.cpp:17]   --->   Operation 2694 'add' 'add_ln17_196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 2695 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_204 = add i32 %add_ln17_203, i32 %add_ln17_196" [../mat_mult.cpp:17]   --->   Operation 2695 'add' 'add_ln17_204' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 107 <SV = 106> <Delay = 6.02>
ST_107 : Operation 2696 [1/1] (0.00ns)   --->   "%tmp_211 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 212" [../mat_mult.cpp:10]   --->   Operation 2696 'bitconcatenate' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2697 [1/1] (0.00ns)   --->   "%tmp_212_cast = zext i16 %tmp_211" [../mat_mult.cpp:10]   --->   Operation 2697 'zext' 'tmp_212_cast' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2698 [1/1] (0.00ns)   --->   "%A_addr_212 = getelementptr i32 %A, i64 0, i64 %tmp_212_cast" [../mat_mult.cpp:10]   --->   Operation 2698 'getelementptr' 'A_addr_212' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2699 [1/1] (0.00ns)   --->   "%tmp_212 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 213" [../mat_mult.cpp:10]   --->   Operation 2699 'bitconcatenate' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2700 [1/1] (0.00ns)   --->   "%tmp_213_cast = zext i16 %tmp_212" [../mat_mult.cpp:10]   --->   Operation 2700 'zext' 'tmp_213_cast' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2701 [1/1] (0.00ns)   --->   "%A_addr_213 = getelementptr i32 %A, i64 0, i64 %tmp_213_cast" [../mat_mult.cpp:10]   --->   Operation 2701 'getelementptr' 'A_addr_213' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2702 [1/2] (1.24ns)   --->   "%temp_a_210 = load i16 %A_addr_210" [../mat_mult.cpp:10]   --->   Operation 2702 'load' 'temp_a_210' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_107 : Operation 2703 [1/2] (1.24ns)   --->   "%temp_a_211 = load i16 %A_addr_211" [../mat_mult.cpp:10]   --->   Operation 2703 'load' 'temp_a_211' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_107 : Operation 2704 [2/2] (1.24ns)   --->   "%temp_a_212 = load i16 %A_addr_212" [../mat_mult.cpp:10]   --->   Operation 2704 'load' 'temp_a_212' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_107 : Operation 2705 [2/2] (1.24ns)   --->   "%temp_a_213 = load i16 %A_addr_213" [../mat_mult.cpp:10]   --->   Operation 2705 'load' 'temp_a_213' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_107 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln16_77 = sext i15 %tmp_297_cast" [../mat_mult.cpp:16]   --->   Operation 2706 'sext' 'sext_ln16_77' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2707 [1/1] (0.00ns)   --->   "%zext_ln16_218 = zext i16 %sext_ln16_77" [../mat_mult.cpp:16]   --->   Operation 2707 'zext' 'zext_ln16_218' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2708 [1/1] (0.00ns)   --->   "%B_addr_212 = getelementptr i32 %B, i64 0, i64 %zext_ln16_218" [../mat_mult.cpp:16]   --->   Operation 2708 'getelementptr' 'B_addr_212' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2709 [1/1] (0.00ns)   --->   "%sext_ln16_78 = sext i15 %add_ln16_31" [../mat_mult.cpp:16]   --->   Operation 2709 'sext' 'sext_ln16_78' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2710 [1/1] (0.00ns)   --->   "%zext_ln16_219 = zext i16 %sext_ln16_78" [../mat_mult.cpp:16]   --->   Operation 2710 'zext' 'zext_ln16_219' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2711 [1/1] (0.00ns)   --->   "%B_addr_213 = getelementptr i32 %B, i64 0, i64 %zext_ln16_219" [../mat_mult.cpp:16]   --->   Operation 2711 'getelementptr' 'B_addr_213' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2712 [1/2] (1.24ns)   --->   "%temp_b_210 = load i16 %B_addr_210" [../mat_mult.cpp:16]   --->   Operation 2712 'load' 'temp_b_210' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_107 : Operation 2713 [1/2] (1.24ns)   --->   "%temp_b_211 = load i16 %B_addr_211" [../mat_mult.cpp:16]   --->   Operation 2713 'load' 'temp_b_211' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_107 : Operation 2714 [2/2] (1.24ns)   --->   "%temp_b_212 = load i16 %B_addr_212" [../mat_mult.cpp:16]   --->   Operation 2714 'load' 'temp_b_212' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_107 : Operation 2715 [2/2] (1.24ns)   --->   "%temp_b_213 = load i16 %B_addr_213" [../mat_mult.cpp:16]   --->   Operation 2715 'load' 'temp_b_213' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_107 : Operation 2716 [1/1] (3.17ns)   --->   "%mul_ln17_124 = mul i32 %temp_b_211, i32 %temp_a_211" [../mat_mult.cpp:17]   --->   Operation 2716 'mul' 'mul_ln17_124' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2717 [1/1] (3.17ns)   --->   "%mul_ln17_178 = mul i32 %temp_b_210, i32 %temp_a_210" [../mat_mult.cpp:17]   --->   Operation 2717 'mul' 'mul_ln17_178' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_205 = add i32 %mul_ln17_38, i32 %mul_ln17_232" [../mat_mult.cpp:17]   --->   Operation 2718 'add' 'add_ln17_205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 2719 [1/1] (0.88ns)   --->   "%add_ln17_206 = add i32 %mul_ln17_178, i32 %mul_ln17_124" [../mat_mult.cpp:17]   --->   Operation 2719 'add' 'add_ln17_206' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2720 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_207 = add i32 %add_ln17_206, i32 %add_ln17_205" [../mat_mult.cpp:17]   --->   Operation 2720 'add' 'add_ln17_207' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 108 <SV = 107> <Delay = 4.41>
ST_108 : Operation 2721 [1/1] (0.00ns)   --->   "%tmp_213 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 214" [../mat_mult.cpp:10]   --->   Operation 2721 'bitconcatenate' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2722 [1/1] (0.00ns)   --->   "%tmp_214_cast = zext i16 %tmp_213" [../mat_mult.cpp:10]   --->   Operation 2722 'zext' 'tmp_214_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2723 [1/1] (0.00ns)   --->   "%A_addr_214 = getelementptr i32 %A, i64 0, i64 %tmp_214_cast" [../mat_mult.cpp:10]   --->   Operation 2723 'getelementptr' 'A_addr_214' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2724 [1/1] (0.00ns)   --->   "%tmp_214 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 215" [../mat_mult.cpp:10]   --->   Operation 2724 'bitconcatenate' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2725 [1/1] (0.00ns)   --->   "%tmp_215_cast = zext i16 %tmp_214" [../mat_mult.cpp:10]   --->   Operation 2725 'zext' 'tmp_215_cast' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2726 [1/1] (0.00ns)   --->   "%A_addr_215 = getelementptr i32 %A, i64 0, i64 %tmp_215_cast" [../mat_mult.cpp:10]   --->   Operation 2726 'getelementptr' 'A_addr_215' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2727 [1/2] (1.24ns)   --->   "%temp_a_212 = load i16 %A_addr_212" [../mat_mult.cpp:10]   --->   Operation 2727 'load' 'temp_a_212' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_108 : Operation 2728 [1/2] (1.24ns)   --->   "%temp_a_213 = load i16 %A_addr_213" [../mat_mult.cpp:10]   --->   Operation 2728 'load' 'temp_a_213' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_108 : Operation 2729 [2/2] (1.24ns)   --->   "%temp_a_214 = load i16 %A_addr_214" [../mat_mult.cpp:10]   --->   Operation 2729 'load' 'temp_a_214' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_108 : Operation 2730 [2/2] (1.24ns)   --->   "%temp_a_215 = load i16 %A_addr_215" [../mat_mult.cpp:10]   --->   Operation 2730 'load' 'temp_a_215' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_108 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln16_79 = sext i15 %tmp_298_cast" [../mat_mult.cpp:16]   --->   Operation 2731 'sext' 'sext_ln16_79' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2732 [1/1] (0.00ns)   --->   "%zext_ln16_220 = zext i16 %sext_ln16_79" [../mat_mult.cpp:16]   --->   Operation 2732 'zext' 'zext_ln16_220' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2733 [1/1] (0.00ns)   --->   "%B_addr_214 = getelementptr i32 %B, i64 0, i64 %zext_ln16_220" [../mat_mult.cpp:16]   --->   Operation 2733 'getelementptr' 'B_addr_214' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln16_80 = sext i15 %add_ln16_32" [../mat_mult.cpp:16]   --->   Operation 2734 'sext' 'sext_ln16_80' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln16_221 = zext i16 %sext_ln16_80" [../mat_mult.cpp:16]   --->   Operation 2735 'zext' 'zext_ln16_221' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2736 [1/1] (0.00ns)   --->   "%B_addr_215 = getelementptr i32 %B, i64 0, i64 %zext_ln16_221" [../mat_mult.cpp:16]   --->   Operation 2736 'getelementptr' 'B_addr_215' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2737 [1/2] (1.24ns)   --->   "%temp_b_212 = load i16 %B_addr_212" [../mat_mult.cpp:16]   --->   Operation 2737 'load' 'temp_b_212' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_108 : Operation 2738 [1/2] (1.24ns)   --->   "%temp_b_213 = load i16 %B_addr_213" [../mat_mult.cpp:16]   --->   Operation 2738 'load' 'temp_b_213' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_108 : Operation 2739 [2/2] (1.24ns)   --->   "%temp_b_214 = load i16 %B_addr_214" [../mat_mult.cpp:16]   --->   Operation 2739 'load' 'temp_b_214' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_108 : Operation 2740 [2/2] (1.24ns)   --->   "%temp_b_215 = load i16 %B_addr_215" [../mat_mult.cpp:16]   --->   Operation 2740 'load' 'temp_b_215' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_108 : Operation 2741 [1/1] (3.17ns)   --->   "%mul_ln17_16 = mul i32 %temp_b_213, i32 %temp_a_213" [../mat_mult.cpp:17]   --->   Operation 2741 'mul' 'mul_ln17_16' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2742 [1/1] (3.17ns)   --->   "%mul_ln17_70 = mul i32 %temp_b_212, i32 %temp_a_212" [../mat_mult.cpp:17]   --->   Operation 2742 'mul' 'mul_ln17_70' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 6.02>
ST_109 : Operation 2743 [1/1] (0.00ns)   --->   "%tmp_215 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 216" [../mat_mult.cpp:10]   --->   Operation 2743 'bitconcatenate' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2744 [1/1] (0.00ns)   --->   "%tmp_216_cast = zext i16 %tmp_215" [../mat_mult.cpp:10]   --->   Operation 2744 'zext' 'tmp_216_cast' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2745 [1/1] (0.00ns)   --->   "%A_addr_216 = getelementptr i32 %A, i64 0, i64 %tmp_216_cast" [../mat_mult.cpp:10]   --->   Operation 2745 'getelementptr' 'A_addr_216' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2746 [1/1] (0.00ns)   --->   "%tmp_216 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 217" [../mat_mult.cpp:10]   --->   Operation 2746 'bitconcatenate' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2747 [1/1] (0.00ns)   --->   "%tmp_217_cast = zext i16 %tmp_216" [../mat_mult.cpp:10]   --->   Operation 2747 'zext' 'tmp_217_cast' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2748 [1/1] (0.00ns)   --->   "%A_addr_217 = getelementptr i32 %A, i64 0, i64 %tmp_217_cast" [../mat_mult.cpp:10]   --->   Operation 2748 'getelementptr' 'A_addr_217' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2749 [1/2] (1.24ns)   --->   "%temp_a_214 = load i16 %A_addr_214" [../mat_mult.cpp:10]   --->   Operation 2749 'load' 'temp_a_214' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_109 : Operation 2750 [1/2] (1.24ns)   --->   "%temp_a_215 = load i16 %A_addr_215" [../mat_mult.cpp:10]   --->   Operation 2750 'load' 'temp_a_215' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_109 : Operation 2751 [2/2] (1.24ns)   --->   "%temp_a_216 = load i16 %A_addr_216" [../mat_mult.cpp:10]   --->   Operation 2751 'load' 'temp_a_216' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_109 : Operation 2752 [2/2] (1.24ns)   --->   "%temp_a_217 = load i16 %A_addr_217" [../mat_mult.cpp:10]   --->   Operation 2752 'load' 'temp_a_217' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_109 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln16_81 = sext i15 %tmp_299_cast" [../mat_mult.cpp:16]   --->   Operation 2753 'sext' 'sext_ln16_81' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2754 [1/1] (0.00ns)   --->   "%zext_ln16_222 = zext i16 %sext_ln16_81" [../mat_mult.cpp:16]   --->   Operation 2754 'zext' 'zext_ln16_222' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2755 [1/1] (0.00ns)   --->   "%B_addr_216 = getelementptr i32 %B, i64 0, i64 %zext_ln16_222" [../mat_mult.cpp:16]   --->   Operation 2755 'getelementptr' 'B_addr_216' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln16_82 = sext i15 %add_ln16_33" [../mat_mult.cpp:16]   --->   Operation 2756 'sext' 'sext_ln16_82' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2757 [1/1] (0.00ns)   --->   "%zext_ln16_223 = zext i16 %sext_ln16_82" [../mat_mult.cpp:16]   --->   Operation 2757 'zext' 'zext_ln16_223' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2758 [1/1] (0.00ns)   --->   "%B_addr_217 = getelementptr i32 %B, i64 0, i64 %zext_ln16_223" [../mat_mult.cpp:16]   --->   Operation 2758 'getelementptr' 'B_addr_217' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 2759 [1/2] (1.24ns)   --->   "%temp_b_214 = load i16 %B_addr_214" [../mat_mult.cpp:16]   --->   Operation 2759 'load' 'temp_b_214' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_109 : Operation 2760 [1/2] (1.24ns)   --->   "%temp_b_215 = load i16 %B_addr_215" [../mat_mult.cpp:16]   --->   Operation 2760 'load' 'temp_b_215' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_109 : Operation 2761 [2/2] (1.24ns)   --->   "%temp_b_216 = load i16 %B_addr_216" [../mat_mult.cpp:16]   --->   Operation 2761 'load' 'temp_b_216' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_109 : Operation 2762 [2/2] (1.24ns)   --->   "%temp_b_217 = load i16 %B_addr_217" [../mat_mult.cpp:16]   --->   Operation 2762 'load' 'temp_b_217' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_109 : Operation 2763 [1/1] (3.17ns)   --->   "%mul_ln17_173 = mul i32 %temp_b_215, i32 %temp_a_215" [../mat_mult.cpp:17]   --->   Operation 2763 'mul' 'mul_ln17_173' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2764 [1/1] (3.17ns)   --->   "%mul_ln17_219 = mul i32 %temp_b_214, i32 %temp_a_214" [../mat_mult.cpp:17]   --->   Operation 2764 'mul' 'mul_ln17_219' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_208 = add i32 %mul_ln17_70, i32 %mul_ln17_16" [../mat_mult.cpp:17]   --->   Operation 2765 'add' 'add_ln17_208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 2766 [1/1] (0.88ns)   --->   "%add_ln17_209 = add i32 %mul_ln17_219, i32 %mul_ln17_173" [../mat_mult.cpp:17]   --->   Operation 2766 'add' 'add_ln17_209' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2767 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_210 = add i32 %add_ln17_209, i32 %add_ln17_208" [../mat_mult.cpp:17]   --->   Operation 2767 'add' 'add_ln17_210' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 110 <SV = 109> <Delay = 5.29>
ST_110 : Operation 2768 [1/1] (0.00ns)   --->   "%tmp_217 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 218" [../mat_mult.cpp:10]   --->   Operation 2768 'bitconcatenate' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2769 [1/1] (0.00ns)   --->   "%tmp_218_cast = zext i16 %tmp_217" [../mat_mult.cpp:10]   --->   Operation 2769 'zext' 'tmp_218_cast' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2770 [1/1] (0.00ns)   --->   "%A_addr_218 = getelementptr i32 %A, i64 0, i64 %tmp_218_cast" [../mat_mult.cpp:10]   --->   Operation 2770 'getelementptr' 'A_addr_218' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2771 [1/1] (0.00ns)   --->   "%tmp_218 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 219" [../mat_mult.cpp:10]   --->   Operation 2771 'bitconcatenate' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2772 [1/1] (0.00ns)   --->   "%tmp_219_cast = zext i16 %tmp_218" [../mat_mult.cpp:10]   --->   Operation 2772 'zext' 'tmp_219_cast' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2773 [1/1] (0.00ns)   --->   "%A_addr_219 = getelementptr i32 %A, i64 0, i64 %tmp_219_cast" [../mat_mult.cpp:10]   --->   Operation 2773 'getelementptr' 'A_addr_219' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2774 [1/2] (1.24ns)   --->   "%temp_a_216 = load i16 %A_addr_216" [../mat_mult.cpp:10]   --->   Operation 2774 'load' 'temp_a_216' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_110 : Operation 2775 [1/2] (1.24ns)   --->   "%temp_a_217 = load i16 %A_addr_217" [../mat_mult.cpp:10]   --->   Operation 2775 'load' 'temp_a_217' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_110 : Operation 2776 [2/2] (1.24ns)   --->   "%temp_a_218 = load i16 %A_addr_218" [../mat_mult.cpp:10]   --->   Operation 2776 'load' 'temp_a_218' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_110 : Operation 2777 [2/2] (1.24ns)   --->   "%temp_a_219 = load i16 %A_addr_219" [../mat_mult.cpp:10]   --->   Operation 2777 'load' 'temp_a_219' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_110 : Operation 2778 [1/1] (0.00ns)   --->   "%sext_ln16_83 = sext i15 %tmp_300_cast" [../mat_mult.cpp:16]   --->   Operation 2778 'sext' 'sext_ln16_83' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2779 [1/1] (0.00ns)   --->   "%zext_ln16_224 = zext i16 %sext_ln16_83" [../mat_mult.cpp:16]   --->   Operation 2779 'zext' 'zext_ln16_224' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2780 [1/1] (0.00ns)   --->   "%B_addr_218 = getelementptr i32 %B, i64 0, i64 %zext_ln16_224" [../mat_mult.cpp:16]   --->   Operation 2780 'getelementptr' 'B_addr_218' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2781 [1/1] (0.00ns)   --->   "%sext_ln16_84 = sext i15 %add_ln16_34" [../mat_mult.cpp:16]   --->   Operation 2781 'sext' 'sext_ln16_84' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2782 [1/1] (0.00ns)   --->   "%zext_ln16_225 = zext i16 %sext_ln16_84" [../mat_mult.cpp:16]   --->   Operation 2782 'zext' 'zext_ln16_225' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2783 [1/1] (0.00ns)   --->   "%B_addr_219 = getelementptr i32 %B, i64 0, i64 %zext_ln16_225" [../mat_mult.cpp:16]   --->   Operation 2783 'getelementptr' 'B_addr_219' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2784 [1/2] (1.24ns)   --->   "%temp_b_216 = load i16 %B_addr_216" [../mat_mult.cpp:16]   --->   Operation 2784 'load' 'temp_b_216' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_110 : Operation 2785 [1/2] (1.24ns)   --->   "%temp_b_217 = load i16 %B_addr_217" [../mat_mult.cpp:16]   --->   Operation 2785 'load' 'temp_b_217' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_110 : Operation 2786 [2/2] (1.24ns)   --->   "%temp_b_218 = load i16 %B_addr_218" [../mat_mult.cpp:16]   --->   Operation 2786 'load' 'temp_b_218' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_110 : Operation 2787 [2/2] (1.24ns)   --->   "%temp_b_219 = load i16 %B_addr_219" [../mat_mult.cpp:16]   --->   Operation 2787 'load' 'temp_b_219' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_110 : Operation 2788 [1/1] (3.17ns)   --->   "%mul_ln17_79 = mul i32 %temp_b_217, i32 %temp_a_217" [../mat_mult.cpp:17]   --->   Operation 2788 'mul' 'mul_ln17_79' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2789 [1/1] (3.17ns)   --->   "%mul_ln17_126 = mul i32 %temp_b_216, i32 %temp_a_216" [../mat_mult.cpp:17]   --->   Operation 2789 'mul' 'mul_ln17_126' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2790 [1/1] (0.88ns)   --->   "%add_ln17_212 = add i32 %mul_ln17_126, i32 %mul_ln17_79" [../mat_mult.cpp:17]   --->   Operation 2790 'add' 'add_ln17_212' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.29>
ST_111 : Operation 2791 [1/1] (0.00ns)   --->   "%tmp_219 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 220" [../mat_mult.cpp:10]   --->   Operation 2791 'bitconcatenate' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2792 [1/1] (0.00ns)   --->   "%tmp_220_cast = zext i16 %tmp_219" [../mat_mult.cpp:10]   --->   Operation 2792 'zext' 'tmp_220_cast' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2793 [1/1] (0.00ns)   --->   "%A_addr_220 = getelementptr i32 %A, i64 0, i64 %tmp_220_cast" [../mat_mult.cpp:10]   --->   Operation 2793 'getelementptr' 'A_addr_220' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2794 [1/1] (0.00ns)   --->   "%tmp_220 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 221" [../mat_mult.cpp:10]   --->   Operation 2794 'bitconcatenate' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2795 [1/1] (0.00ns)   --->   "%tmp_221_cast = zext i16 %tmp_220" [../mat_mult.cpp:10]   --->   Operation 2795 'zext' 'tmp_221_cast' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2796 [1/1] (0.00ns)   --->   "%A_addr_221 = getelementptr i32 %A, i64 0, i64 %tmp_221_cast" [../mat_mult.cpp:10]   --->   Operation 2796 'getelementptr' 'A_addr_221' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2797 [1/2] (1.24ns)   --->   "%temp_a_218 = load i16 %A_addr_218" [../mat_mult.cpp:10]   --->   Operation 2797 'load' 'temp_a_218' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_111 : Operation 2798 [1/2] (1.24ns)   --->   "%temp_a_219 = load i16 %A_addr_219" [../mat_mult.cpp:10]   --->   Operation 2798 'load' 'temp_a_219' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_111 : Operation 2799 [2/2] (1.24ns)   --->   "%temp_a_220 = load i16 %A_addr_220" [../mat_mult.cpp:10]   --->   Operation 2799 'load' 'temp_a_220' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_111 : Operation 2800 [2/2] (1.24ns)   --->   "%temp_a_221 = load i16 %A_addr_221" [../mat_mult.cpp:10]   --->   Operation 2800 'load' 'temp_a_221' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_111 : Operation 2801 [1/1] (0.00ns)   --->   "%sext_ln16_85 = sext i15 %tmp_301_cast" [../mat_mult.cpp:16]   --->   Operation 2801 'sext' 'sext_ln16_85' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2802 [1/1] (0.00ns)   --->   "%zext_ln16_226 = zext i16 %sext_ln16_85" [../mat_mult.cpp:16]   --->   Operation 2802 'zext' 'zext_ln16_226' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2803 [1/1] (0.00ns)   --->   "%B_addr_220 = getelementptr i32 %B, i64 0, i64 %zext_ln16_226" [../mat_mult.cpp:16]   --->   Operation 2803 'getelementptr' 'B_addr_220' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2804 [1/1] (0.00ns)   --->   "%sext_ln16_86 = sext i15 %add_ln16_35" [../mat_mult.cpp:16]   --->   Operation 2804 'sext' 'sext_ln16_86' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2805 [1/1] (0.00ns)   --->   "%zext_ln16_227 = zext i16 %sext_ln16_86" [../mat_mult.cpp:16]   --->   Operation 2805 'zext' 'zext_ln16_227' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2806 [1/1] (0.00ns)   --->   "%B_addr_221 = getelementptr i32 %B, i64 0, i64 %zext_ln16_227" [../mat_mult.cpp:16]   --->   Operation 2806 'getelementptr' 'B_addr_221' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 2807 [1/2] (1.24ns)   --->   "%temp_b_218 = load i16 %B_addr_218" [../mat_mult.cpp:16]   --->   Operation 2807 'load' 'temp_b_218' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_111 : Operation 2808 [1/2] (1.24ns)   --->   "%temp_b_219 = load i16 %B_addr_219" [../mat_mult.cpp:16]   --->   Operation 2808 'load' 'temp_b_219' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_111 : Operation 2809 [2/2] (1.24ns)   --->   "%temp_b_220 = load i16 %B_addr_220" [../mat_mult.cpp:16]   --->   Operation 2809 'load' 'temp_b_220' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_111 : Operation 2810 [2/2] (1.24ns)   --->   "%temp_b_221 = load i16 %B_addr_221" [../mat_mult.cpp:16]   --->   Operation 2810 'load' 'temp_b_221' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_111 : Operation 2811 [1/1] (3.17ns)   --->   "%mul_ln17_33 = mul i32 %temp_b_218, i32 %temp_a_218" [../mat_mult.cpp:17]   --->   Operation 2811 'mul' 'mul_ln17_33' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2812 [1/1] (3.17ns)   --->   "%mul_ln17_241 = mul i32 %temp_b_219, i32 %temp_a_219" [../mat_mult.cpp:17]   --->   Operation 2812 'mul' 'mul_ln17_241' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2813 [1/1] (0.88ns)   --->   "%add_ln17_213 = add i32 %mul_ln17_33, i32 %mul_ln17_241" [../mat_mult.cpp:17]   --->   Operation 2813 'add' 'add_ln17_213' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 4.41>
ST_112 : Operation 2814 [1/1] (0.00ns)   --->   "%tmp_221 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 222" [../mat_mult.cpp:10]   --->   Operation 2814 'bitconcatenate' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2815 [1/1] (0.00ns)   --->   "%tmp_222_cast = zext i16 %tmp_221" [../mat_mult.cpp:10]   --->   Operation 2815 'zext' 'tmp_222_cast' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2816 [1/1] (0.00ns)   --->   "%A_addr_222 = getelementptr i32 %A, i64 0, i64 %tmp_222_cast" [../mat_mult.cpp:10]   --->   Operation 2816 'getelementptr' 'A_addr_222' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2817 [1/1] (0.00ns)   --->   "%tmp_222 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 223" [../mat_mult.cpp:10]   --->   Operation 2817 'bitconcatenate' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2818 [1/1] (0.00ns)   --->   "%tmp_223_cast = zext i16 %tmp_222" [../mat_mult.cpp:10]   --->   Operation 2818 'zext' 'tmp_223_cast' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2819 [1/1] (0.00ns)   --->   "%A_addr_223 = getelementptr i32 %A, i64 0, i64 %tmp_223_cast" [../mat_mult.cpp:10]   --->   Operation 2819 'getelementptr' 'A_addr_223' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2820 [1/2] (1.24ns)   --->   "%temp_a_220 = load i16 %A_addr_220" [../mat_mult.cpp:10]   --->   Operation 2820 'load' 'temp_a_220' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_112 : Operation 2821 [1/2] (1.24ns)   --->   "%temp_a_221 = load i16 %A_addr_221" [../mat_mult.cpp:10]   --->   Operation 2821 'load' 'temp_a_221' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_112 : Operation 2822 [2/2] (1.24ns)   --->   "%temp_a_222 = load i16 %A_addr_222" [../mat_mult.cpp:10]   --->   Operation 2822 'load' 'temp_a_222' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_112 : Operation 2823 [2/2] (1.24ns)   --->   "%temp_a_223 = load i16 %A_addr_223" [../mat_mult.cpp:10]   --->   Operation 2823 'load' 'temp_a_223' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_112 : Operation 2824 [1/1] (0.00ns)   --->   "%sext_ln16_87 = sext i15 %tmp_302_cast" [../mat_mult.cpp:16]   --->   Operation 2824 'sext' 'sext_ln16_87' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2825 [1/1] (0.00ns)   --->   "%zext_ln16_228 = zext i16 %sext_ln16_87" [../mat_mult.cpp:16]   --->   Operation 2825 'zext' 'zext_ln16_228' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2826 [1/1] (0.00ns)   --->   "%B_addr_222 = getelementptr i32 %B, i64 0, i64 %zext_ln16_228" [../mat_mult.cpp:16]   --->   Operation 2826 'getelementptr' 'B_addr_222' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln16_88 = sext i15 %add_ln16_36" [../mat_mult.cpp:16]   --->   Operation 2827 'sext' 'sext_ln16_88' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2828 [1/1] (0.00ns)   --->   "%zext_ln16_229 = zext i16 %sext_ln16_88" [../mat_mult.cpp:16]   --->   Operation 2828 'zext' 'zext_ln16_229' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2829 [1/1] (0.00ns)   --->   "%B_addr_223 = getelementptr i32 %B, i64 0, i64 %zext_ln16_229" [../mat_mult.cpp:16]   --->   Operation 2829 'getelementptr' 'B_addr_223' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2830 [1/2] (1.24ns)   --->   "%temp_b_220 = load i16 %B_addr_220" [../mat_mult.cpp:16]   --->   Operation 2830 'load' 'temp_b_220' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_112 : Operation 2831 [1/2] (1.24ns)   --->   "%temp_b_221 = load i16 %B_addr_221" [../mat_mult.cpp:16]   --->   Operation 2831 'load' 'temp_b_221' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_112 : Operation 2832 [2/2] (1.24ns)   --->   "%temp_b_222 = load i16 %B_addr_222" [../mat_mult.cpp:16]   --->   Operation 2832 'load' 'temp_b_222' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_112 : Operation 2833 [2/2] (1.24ns)   --->   "%temp_b_223 = load i16 %B_addr_223" [../mat_mult.cpp:16]   --->   Operation 2833 'load' 'temp_b_223' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_112 : Operation 2834 [1/1] (3.17ns)   --->   "%mul_ln17_161 = mul i32 %temp_b_221, i32 %temp_a_221" [../mat_mult.cpp:17]   --->   Operation 2834 'mul' 'mul_ln17_161' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2835 [1/1] (3.17ns)   --->   "%mul_ln17_201 = mul i32 %temp_b_220, i32 %temp_a_220" [../mat_mult.cpp:17]   --->   Operation 2835 'mul' 'mul_ln17_201' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 6.76>
ST_113 : Operation 2836 [1/1] (0.00ns)   --->   "%tmp_223 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 224" [../mat_mult.cpp:10]   --->   Operation 2836 'bitconcatenate' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2837 [1/1] (0.00ns)   --->   "%tmp_224_cast = zext i16 %tmp_223" [../mat_mult.cpp:10]   --->   Operation 2837 'zext' 'tmp_224_cast' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2838 [1/1] (0.00ns)   --->   "%A_addr_224 = getelementptr i32 %A, i64 0, i64 %tmp_224_cast" [../mat_mult.cpp:10]   --->   Operation 2838 'getelementptr' 'A_addr_224' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2839 [1/1] (0.00ns)   --->   "%tmp_224 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 225" [../mat_mult.cpp:10]   --->   Operation 2839 'bitconcatenate' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2840 [1/1] (0.00ns)   --->   "%tmp_225_cast = zext i16 %tmp_224" [../mat_mult.cpp:10]   --->   Operation 2840 'zext' 'tmp_225_cast' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2841 [1/1] (0.00ns)   --->   "%A_addr_225 = getelementptr i32 %A, i64 0, i64 %tmp_225_cast" [../mat_mult.cpp:10]   --->   Operation 2841 'getelementptr' 'A_addr_225' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2842 [1/2] (1.24ns)   --->   "%temp_a_222 = load i16 %A_addr_222" [../mat_mult.cpp:10]   --->   Operation 2842 'load' 'temp_a_222' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_113 : Operation 2843 [1/2] (1.24ns)   --->   "%temp_a_223 = load i16 %A_addr_223" [../mat_mult.cpp:10]   --->   Operation 2843 'load' 'temp_a_223' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_113 : Operation 2844 [2/2] (1.24ns)   --->   "%temp_a_224 = load i16 %A_addr_224" [../mat_mult.cpp:10]   --->   Operation 2844 'load' 'temp_a_224' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_113 : Operation 2845 [2/2] (1.24ns)   --->   "%temp_a_225 = load i16 %A_addr_225" [../mat_mult.cpp:10]   --->   Operation 2845 'load' 'temp_a_225' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_113 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln16_89 = sext i14 %tmp_271_cast" [../mat_mult.cpp:16]   --->   Operation 2846 'sext' 'sext_ln16_89' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2847 [1/1] (0.00ns)   --->   "%zext_ln16_230 = zext i16 %sext_ln16_89" [../mat_mult.cpp:16]   --->   Operation 2847 'zext' 'zext_ln16_230' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2848 [1/1] (0.00ns)   --->   "%B_addr_224 = getelementptr i32 %B, i64 0, i64 %zext_ln16_230" [../mat_mult.cpp:16]   --->   Operation 2848 'getelementptr' 'B_addr_224' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2849 [1/1] (0.00ns)   --->   "%sext_ln16_90 = sext i14 %add_ln16_12" [../mat_mult.cpp:16]   --->   Operation 2849 'sext' 'sext_ln16_90' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2850 [1/1] (0.00ns)   --->   "%zext_ln16_231 = zext i16 %sext_ln16_90" [../mat_mult.cpp:16]   --->   Operation 2850 'zext' 'zext_ln16_231' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2851 [1/1] (0.00ns)   --->   "%B_addr_225 = getelementptr i32 %B, i64 0, i64 %zext_ln16_231" [../mat_mult.cpp:16]   --->   Operation 2851 'getelementptr' 'B_addr_225' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 2852 [1/2] (1.24ns)   --->   "%temp_b_222 = load i16 %B_addr_222" [../mat_mult.cpp:16]   --->   Operation 2852 'load' 'temp_b_222' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_113 : Operation 2853 [1/2] (1.24ns)   --->   "%temp_b_223 = load i16 %B_addr_223" [../mat_mult.cpp:16]   --->   Operation 2853 'load' 'temp_b_223' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_113 : Operation 2854 [2/2] (1.24ns)   --->   "%temp_b_224 = load i16 %B_addr_224" [../mat_mult.cpp:16]   --->   Operation 2854 'load' 'temp_b_224' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_113 : Operation 2855 [2/2] (1.24ns)   --->   "%temp_b_225 = load i16 %B_addr_225" [../mat_mult.cpp:16]   --->   Operation 2855 'load' 'temp_b_225' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_113 : Operation 2856 [1/1] (3.17ns)   --->   "%mul_ln17_85 = mul i32 %temp_b_223, i32 %temp_a_223" [../mat_mult.cpp:17]   --->   Operation 2856 'mul' 'mul_ln17_85' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2857 [1/1] (3.17ns)   --->   "%mul_ln17_123 = mul i32 %temp_b_222, i32 %temp_a_222" [../mat_mult.cpp:17]   --->   Operation 2857 'mul' 'mul_ln17_123' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_214 = add i32 %add_ln17_213, i32 %add_ln17_212" [../mat_mult.cpp:17]   --->   Operation 2858 'add' 'add_ln17_214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 2859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_215 = add i32 %mul_ln17_201, i32 %mul_ln17_161" [../mat_mult.cpp:17]   --->   Operation 2859 'add' 'add_ln17_215' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 2860 [1/1] (0.88ns)   --->   "%add_ln17_216 = add i32 %mul_ln17_123, i32 %mul_ln17_85" [../mat_mult.cpp:17]   --->   Operation 2860 'add' 'add_ln17_216' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2861 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_217 = add i32 %add_ln17_216, i32 %add_ln17_215" [../mat_mult.cpp:17]   --->   Operation 2861 'add' 'add_ln17_217' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 2862 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_218 = add i32 %add_ln17_217, i32 %add_ln17_214" [../mat_mult.cpp:17]   --->   Operation 2862 'add' 'add_ln17_218' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 114 <SV = 113> <Delay = 5.29>
ST_114 : Operation 2863 [1/1] (0.00ns)   --->   "%tmp_225 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 226" [../mat_mult.cpp:10]   --->   Operation 2863 'bitconcatenate' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2864 [1/1] (0.00ns)   --->   "%tmp_226_cast = zext i16 %tmp_225" [../mat_mult.cpp:10]   --->   Operation 2864 'zext' 'tmp_226_cast' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2865 [1/1] (0.00ns)   --->   "%A_addr_226 = getelementptr i32 %A, i64 0, i64 %tmp_226_cast" [../mat_mult.cpp:10]   --->   Operation 2865 'getelementptr' 'A_addr_226' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2866 [1/1] (0.00ns)   --->   "%tmp_226 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 227" [../mat_mult.cpp:10]   --->   Operation 2866 'bitconcatenate' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2867 [1/1] (0.00ns)   --->   "%tmp_227_cast = zext i16 %tmp_226" [../mat_mult.cpp:10]   --->   Operation 2867 'zext' 'tmp_227_cast' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2868 [1/1] (0.00ns)   --->   "%A_addr_227 = getelementptr i32 %A, i64 0, i64 %tmp_227_cast" [../mat_mult.cpp:10]   --->   Operation 2868 'getelementptr' 'A_addr_227' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2869 [1/2] (1.24ns)   --->   "%temp_a_224 = load i16 %A_addr_224" [../mat_mult.cpp:10]   --->   Operation 2869 'load' 'temp_a_224' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_114 : Operation 2870 [1/2] (1.24ns)   --->   "%temp_a_225 = load i16 %A_addr_225" [../mat_mult.cpp:10]   --->   Operation 2870 'load' 'temp_a_225' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_114 : Operation 2871 [2/2] (1.24ns)   --->   "%temp_a_226 = load i16 %A_addr_226" [../mat_mult.cpp:10]   --->   Operation 2871 'load' 'temp_a_226' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_114 : Operation 2872 [2/2] (1.24ns)   --->   "%temp_a_227 = load i16 %A_addr_227" [../mat_mult.cpp:10]   --->   Operation 2872 'load' 'temp_a_227' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_114 : Operation 2873 [1/1] (0.00ns)   --->   "%sext_ln16_91 = sext i14 %tmp_272_cast" [../mat_mult.cpp:16]   --->   Operation 2873 'sext' 'sext_ln16_91' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2874 [1/1] (0.00ns)   --->   "%zext_ln16_232 = zext i16 %sext_ln16_91" [../mat_mult.cpp:16]   --->   Operation 2874 'zext' 'zext_ln16_232' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2875 [1/1] (0.00ns)   --->   "%B_addr_226 = getelementptr i32 %B, i64 0, i64 %zext_ln16_232" [../mat_mult.cpp:16]   --->   Operation 2875 'getelementptr' 'B_addr_226' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2876 [1/1] (0.00ns)   --->   "%sext_ln16_92 = sext i14 %add_ln16_13" [../mat_mult.cpp:16]   --->   Operation 2876 'sext' 'sext_ln16_92' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2877 [1/1] (0.00ns)   --->   "%zext_ln16_233 = zext i16 %sext_ln16_92" [../mat_mult.cpp:16]   --->   Operation 2877 'zext' 'zext_ln16_233' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2878 [1/1] (0.00ns)   --->   "%B_addr_227 = getelementptr i32 %B, i64 0, i64 %zext_ln16_233" [../mat_mult.cpp:16]   --->   Operation 2878 'getelementptr' 'B_addr_227' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2879 [1/2] (1.24ns)   --->   "%temp_b_224 = load i16 %B_addr_224" [../mat_mult.cpp:16]   --->   Operation 2879 'load' 'temp_b_224' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_114 : Operation 2880 [1/2] (1.24ns)   --->   "%temp_b_225 = load i16 %B_addr_225" [../mat_mult.cpp:16]   --->   Operation 2880 'load' 'temp_b_225' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_114 : Operation 2881 [2/2] (1.24ns)   --->   "%temp_b_226 = load i16 %B_addr_226" [../mat_mult.cpp:16]   --->   Operation 2881 'load' 'temp_b_226' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_114 : Operation 2882 [2/2] (1.24ns)   --->   "%temp_b_227 = load i16 %B_addr_227" [../mat_mult.cpp:16]   --->   Operation 2882 'load' 'temp_b_227' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_114 : Operation 2883 [1/1] (3.17ns)   --->   "%mul_ln17_8 = mul i32 %temp_b_225, i32 %temp_a_225" [../mat_mult.cpp:17]   --->   Operation 2883 'mul' 'mul_ln17_8' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2884 [1/1] (3.17ns)   --->   "%mul_ln17_47 = mul i32 %temp_b_224, i32 %temp_a_224" [../mat_mult.cpp:17]   --->   Operation 2884 'mul' 'mul_ln17_47' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_211 = add i32 %add_ln17_210, i32 %add_ln17_207" [../mat_mult.cpp:17]   --->   Operation 2885 'add' 'add_ln17_211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 2886 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_219 = add i32 %add_ln17_218, i32 %add_ln17_211" [../mat_mult.cpp:17]   --->   Operation 2886 'add' 'add_ln17_219' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 2887 [1/1] (0.88ns)   --->   "%add_ln17_221 = add i32 %mul_ln17_47, i32 %mul_ln17_8" [../mat_mult.cpp:17]   --->   Operation 2887 'add' 'add_ln17_221' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.29>
ST_115 : Operation 2888 [1/1] (0.00ns)   --->   "%tmp_227 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 228" [../mat_mult.cpp:10]   --->   Operation 2888 'bitconcatenate' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2889 [1/1] (0.00ns)   --->   "%tmp_228_cast = zext i16 %tmp_227" [../mat_mult.cpp:10]   --->   Operation 2889 'zext' 'tmp_228_cast' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2890 [1/1] (0.00ns)   --->   "%A_addr_228 = getelementptr i32 %A, i64 0, i64 %tmp_228_cast" [../mat_mult.cpp:10]   --->   Operation 2890 'getelementptr' 'A_addr_228' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2891 [1/1] (0.00ns)   --->   "%tmp_228 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 229" [../mat_mult.cpp:10]   --->   Operation 2891 'bitconcatenate' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2892 [1/1] (0.00ns)   --->   "%tmp_229_cast = zext i16 %tmp_228" [../mat_mult.cpp:10]   --->   Operation 2892 'zext' 'tmp_229_cast' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2893 [1/1] (0.00ns)   --->   "%A_addr_229 = getelementptr i32 %A, i64 0, i64 %tmp_229_cast" [../mat_mult.cpp:10]   --->   Operation 2893 'getelementptr' 'A_addr_229' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2894 [1/2] (1.24ns)   --->   "%temp_a_226 = load i16 %A_addr_226" [../mat_mult.cpp:10]   --->   Operation 2894 'load' 'temp_a_226' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_115 : Operation 2895 [1/2] (1.24ns)   --->   "%temp_a_227 = load i16 %A_addr_227" [../mat_mult.cpp:10]   --->   Operation 2895 'load' 'temp_a_227' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_115 : Operation 2896 [2/2] (1.24ns)   --->   "%temp_a_228 = load i16 %A_addr_228" [../mat_mult.cpp:10]   --->   Operation 2896 'load' 'temp_a_228' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_115 : Operation 2897 [2/2] (1.24ns)   --->   "%temp_a_229 = load i16 %A_addr_229" [../mat_mult.cpp:10]   --->   Operation 2897 'load' 'temp_a_229' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_115 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln16_93 = sext i14 %tmp_273_cast" [../mat_mult.cpp:16]   --->   Operation 2898 'sext' 'sext_ln16_93' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2899 [1/1] (0.00ns)   --->   "%zext_ln16_234 = zext i16 %sext_ln16_93" [../mat_mult.cpp:16]   --->   Operation 2899 'zext' 'zext_ln16_234' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2900 [1/1] (0.00ns)   --->   "%B_addr_228 = getelementptr i32 %B, i64 0, i64 %zext_ln16_234" [../mat_mult.cpp:16]   --->   Operation 2900 'getelementptr' 'B_addr_228' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2901 [1/1] (0.00ns)   --->   "%sext_ln16_94 = sext i14 %add_ln16_14" [../mat_mult.cpp:16]   --->   Operation 2901 'sext' 'sext_ln16_94' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2902 [1/1] (0.00ns)   --->   "%zext_ln16_235 = zext i16 %sext_ln16_94" [../mat_mult.cpp:16]   --->   Operation 2902 'zext' 'zext_ln16_235' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2903 [1/1] (0.00ns)   --->   "%B_addr_229 = getelementptr i32 %B, i64 0, i64 %zext_ln16_235" [../mat_mult.cpp:16]   --->   Operation 2903 'getelementptr' 'B_addr_229' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 2904 [1/2] (1.24ns)   --->   "%temp_b_226 = load i16 %B_addr_226" [../mat_mult.cpp:16]   --->   Operation 2904 'load' 'temp_b_226' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_115 : Operation 2905 [1/2] (1.24ns)   --->   "%temp_b_227 = load i16 %B_addr_227" [../mat_mult.cpp:16]   --->   Operation 2905 'load' 'temp_b_227' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_115 : Operation 2906 [2/2] (1.24ns)   --->   "%temp_b_228 = load i16 %B_addr_228" [../mat_mult.cpp:16]   --->   Operation 2906 'load' 'temp_b_228' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_115 : Operation 2907 [2/2] (1.24ns)   --->   "%temp_b_229 = load i16 %B_addr_229" [../mat_mult.cpp:16]   --->   Operation 2907 'load' 'temp_b_229' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_115 : Operation 2908 [1/1] (3.17ns)   --->   "%mul_ln17_197 = mul i32 %temp_b_227, i32 %temp_a_227" [../mat_mult.cpp:17]   --->   Operation 2908 'mul' 'mul_ln17_197' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2909 [1/1] (3.17ns)   --->   "%mul_ln17_228 = mul i32 %temp_b_226, i32 %temp_a_226" [../mat_mult.cpp:17]   --->   Operation 2909 'mul' 'mul_ln17_228' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2910 [1/1] (0.88ns)   --->   "%add_ln17_222 = add i32 %mul_ln17_228, i32 %mul_ln17_197" [../mat_mult.cpp:17]   --->   Operation 2910 'add' 'add_ln17_222' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 4.41>
ST_116 : Operation 2911 [1/1] (0.00ns)   --->   "%tmp_229 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 230" [../mat_mult.cpp:10]   --->   Operation 2911 'bitconcatenate' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2912 [1/1] (0.00ns)   --->   "%tmp_230_cast = zext i16 %tmp_229" [../mat_mult.cpp:10]   --->   Operation 2912 'zext' 'tmp_230_cast' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2913 [1/1] (0.00ns)   --->   "%A_addr_230 = getelementptr i32 %A, i64 0, i64 %tmp_230_cast" [../mat_mult.cpp:10]   --->   Operation 2913 'getelementptr' 'A_addr_230' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2914 [1/1] (0.00ns)   --->   "%tmp_230 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 231" [../mat_mult.cpp:10]   --->   Operation 2914 'bitconcatenate' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2915 [1/1] (0.00ns)   --->   "%tmp_231_cast = zext i16 %tmp_230" [../mat_mult.cpp:10]   --->   Operation 2915 'zext' 'tmp_231_cast' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2916 [1/1] (0.00ns)   --->   "%A_addr_231 = getelementptr i32 %A, i64 0, i64 %tmp_231_cast" [../mat_mult.cpp:10]   --->   Operation 2916 'getelementptr' 'A_addr_231' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2917 [1/2] (1.24ns)   --->   "%temp_a_228 = load i16 %A_addr_228" [../mat_mult.cpp:10]   --->   Operation 2917 'load' 'temp_a_228' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_116 : Operation 2918 [1/2] (1.24ns)   --->   "%temp_a_229 = load i16 %A_addr_229" [../mat_mult.cpp:10]   --->   Operation 2918 'load' 'temp_a_229' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_116 : Operation 2919 [2/2] (1.24ns)   --->   "%temp_a_230 = load i16 %A_addr_230" [../mat_mult.cpp:10]   --->   Operation 2919 'load' 'temp_a_230' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_116 : Operation 2920 [2/2] (1.24ns)   --->   "%temp_a_231 = load i16 %A_addr_231" [../mat_mult.cpp:10]   --->   Operation 2920 'load' 'temp_a_231' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_116 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln16_95 = sext i14 %tmp_274_cast" [../mat_mult.cpp:16]   --->   Operation 2921 'sext' 'sext_ln16_95' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2922 [1/1] (0.00ns)   --->   "%zext_ln16_236 = zext i16 %sext_ln16_95" [../mat_mult.cpp:16]   --->   Operation 2922 'zext' 'zext_ln16_236' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2923 [1/1] (0.00ns)   --->   "%B_addr_230 = getelementptr i32 %B, i64 0, i64 %zext_ln16_236" [../mat_mult.cpp:16]   --->   Operation 2923 'getelementptr' 'B_addr_230' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2924 [1/1] (0.00ns)   --->   "%sext_ln16_96 = sext i14 %add_ln16_15" [../mat_mult.cpp:16]   --->   Operation 2924 'sext' 'sext_ln16_96' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln16_237 = zext i16 %sext_ln16_96" [../mat_mult.cpp:16]   --->   Operation 2925 'zext' 'zext_ln16_237' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2926 [1/1] (0.00ns)   --->   "%B_addr_231 = getelementptr i32 %B, i64 0, i64 %zext_ln16_237" [../mat_mult.cpp:16]   --->   Operation 2926 'getelementptr' 'B_addr_231' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2927 [1/2] (1.24ns)   --->   "%temp_b_228 = load i16 %B_addr_228" [../mat_mult.cpp:16]   --->   Operation 2927 'load' 'temp_b_228' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_116 : Operation 2928 [1/2] (1.24ns)   --->   "%temp_b_229 = load i16 %B_addr_229" [../mat_mult.cpp:16]   --->   Operation 2928 'load' 'temp_b_229' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_116 : Operation 2929 [2/2] (1.24ns)   --->   "%temp_b_230 = load i16 %B_addr_230" [../mat_mult.cpp:16]   --->   Operation 2929 'load' 'temp_b_230' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_116 : Operation 2930 [2/2] (1.24ns)   --->   "%temp_b_231 = load i16 %B_addr_231" [../mat_mult.cpp:16]   --->   Operation 2930 'load' 'temp_b_231' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_116 : Operation 2931 [1/1] (3.17ns)   --->   "%mul_ln17_137 = mul i32 %temp_b_229, i32 %temp_a_229" [../mat_mult.cpp:17]   --->   Operation 2931 'mul' 'mul_ln17_137' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2932 [1/1] (3.17ns)   --->   "%mul_ln17_166 = mul i32 %temp_b_228, i32 %temp_a_228" [../mat_mult.cpp:17]   --->   Operation 2932 'mul' 'mul_ln17_166' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.76>
ST_117 : Operation 2933 [1/1] (0.00ns)   --->   "%tmp_231 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 232" [../mat_mult.cpp:10]   --->   Operation 2933 'bitconcatenate' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2934 [1/1] (0.00ns)   --->   "%tmp_232_cast = zext i16 %tmp_231" [../mat_mult.cpp:10]   --->   Operation 2934 'zext' 'tmp_232_cast' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2935 [1/1] (0.00ns)   --->   "%A_addr_232 = getelementptr i32 %A, i64 0, i64 %tmp_232_cast" [../mat_mult.cpp:10]   --->   Operation 2935 'getelementptr' 'A_addr_232' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2936 [1/1] (0.00ns)   --->   "%tmp_232 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 233" [../mat_mult.cpp:10]   --->   Operation 2936 'bitconcatenate' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2937 [1/1] (0.00ns)   --->   "%tmp_233_cast = zext i16 %tmp_232" [../mat_mult.cpp:10]   --->   Operation 2937 'zext' 'tmp_233_cast' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2938 [1/1] (0.00ns)   --->   "%A_addr_233 = getelementptr i32 %A, i64 0, i64 %tmp_233_cast" [../mat_mult.cpp:10]   --->   Operation 2938 'getelementptr' 'A_addr_233' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2939 [1/2] (1.24ns)   --->   "%temp_a_230 = load i16 %A_addr_230" [../mat_mult.cpp:10]   --->   Operation 2939 'load' 'temp_a_230' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_117 : Operation 2940 [1/2] (1.24ns)   --->   "%temp_a_231 = load i16 %A_addr_231" [../mat_mult.cpp:10]   --->   Operation 2940 'load' 'temp_a_231' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_117 : Operation 2941 [2/2] (1.24ns)   --->   "%temp_a_232 = load i16 %A_addr_232" [../mat_mult.cpp:10]   --->   Operation 2941 'load' 'temp_a_232' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_117 : Operation 2942 [2/2] (1.24ns)   --->   "%temp_a_233 = load i16 %A_addr_233" [../mat_mult.cpp:10]   --->   Operation 2942 'load' 'temp_a_233' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_117 : Operation 2943 [1/1] (0.00ns)   --->   "%sext_ln16_97 = sext i14 %tmp_275_cast" [../mat_mult.cpp:16]   --->   Operation 2943 'sext' 'sext_ln16_97' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2944 [1/1] (0.00ns)   --->   "%zext_ln16_238 = zext i16 %sext_ln16_97" [../mat_mult.cpp:16]   --->   Operation 2944 'zext' 'zext_ln16_238' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2945 [1/1] (0.00ns)   --->   "%B_addr_232 = getelementptr i32 %B, i64 0, i64 %zext_ln16_238" [../mat_mult.cpp:16]   --->   Operation 2945 'getelementptr' 'B_addr_232' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln16_98 = sext i14 %add_ln16_16" [../mat_mult.cpp:16]   --->   Operation 2946 'sext' 'sext_ln16_98' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2947 [1/1] (0.00ns)   --->   "%zext_ln16_239 = zext i16 %sext_ln16_98" [../mat_mult.cpp:16]   --->   Operation 2947 'zext' 'zext_ln16_239' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2948 [1/1] (0.00ns)   --->   "%B_addr_233 = getelementptr i32 %B, i64 0, i64 %zext_ln16_239" [../mat_mult.cpp:16]   --->   Operation 2948 'getelementptr' 'B_addr_233' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2949 [1/2] (1.24ns)   --->   "%temp_b_230 = load i16 %B_addr_230" [../mat_mult.cpp:16]   --->   Operation 2949 'load' 'temp_b_230' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_117 : Operation 2950 [1/2] (1.24ns)   --->   "%temp_b_231 = load i16 %B_addr_231" [../mat_mult.cpp:16]   --->   Operation 2950 'load' 'temp_b_231' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_117 : Operation 2951 [2/2] (1.24ns)   --->   "%temp_b_232 = load i16 %B_addr_232" [../mat_mult.cpp:16]   --->   Operation 2951 'load' 'temp_b_232' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_117 : Operation 2952 [2/2] (1.24ns)   --->   "%temp_b_233 = load i16 %B_addr_233" [../mat_mult.cpp:16]   --->   Operation 2952 'load' 'temp_b_233' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_117 : Operation 2953 [1/1] (3.17ns)   --->   "%mul_ln17_80 = mul i32 %temp_b_231, i32 %temp_a_231" [../mat_mult.cpp:17]   --->   Operation 2953 'mul' 'mul_ln17_80' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2954 [1/1] (3.17ns)   --->   "%mul_ln17_108 = mul i32 %temp_b_230, i32 %temp_a_230" [../mat_mult.cpp:17]   --->   Operation 2954 'mul' 'mul_ln17_108' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_223 = add i32 %add_ln17_222, i32 %add_ln17_221" [../mat_mult.cpp:17]   --->   Operation 2955 'add' 'add_ln17_223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 2956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_224 = add i32 %mul_ln17_166, i32 %mul_ln17_137" [../mat_mult.cpp:17]   --->   Operation 2956 'add' 'add_ln17_224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 2957 [1/1] (0.88ns)   --->   "%add_ln17_225 = add i32 %mul_ln17_108, i32 %mul_ln17_80" [../mat_mult.cpp:17]   --->   Operation 2957 'add' 'add_ln17_225' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2958 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_226 = add i32 %add_ln17_225, i32 %add_ln17_224" [../mat_mult.cpp:17]   --->   Operation 2958 'add' 'add_ln17_226' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 2959 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_227 = add i32 %add_ln17_226, i32 %add_ln17_223" [../mat_mult.cpp:17]   --->   Operation 2959 'add' 'add_ln17_227' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 118 <SV = 117> <Delay = 5.29>
ST_118 : Operation 2960 [1/1] (0.00ns)   --->   "%tmp_233 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 234" [../mat_mult.cpp:10]   --->   Operation 2960 'bitconcatenate' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2961 [1/1] (0.00ns)   --->   "%tmp_234_cast = zext i16 %tmp_233" [../mat_mult.cpp:10]   --->   Operation 2961 'zext' 'tmp_234_cast' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2962 [1/1] (0.00ns)   --->   "%A_addr_234 = getelementptr i32 %A, i64 0, i64 %tmp_234_cast" [../mat_mult.cpp:10]   --->   Operation 2962 'getelementptr' 'A_addr_234' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2963 [1/1] (0.00ns)   --->   "%tmp_234 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 235" [../mat_mult.cpp:10]   --->   Operation 2963 'bitconcatenate' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2964 [1/1] (0.00ns)   --->   "%tmp_235_cast = zext i16 %tmp_234" [../mat_mult.cpp:10]   --->   Operation 2964 'zext' 'tmp_235_cast' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2965 [1/1] (0.00ns)   --->   "%A_addr_235 = getelementptr i32 %A, i64 0, i64 %tmp_235_cast" [../mat_mult.cpp:10]   --->   Operation 2965 'getelementptr' 'A_addr_235' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2966 [1/2] (1.24ns)   --->   "%temp_a_232 = load i16 %A_addr_232" [../mat_mult.cpp:10]   --->   Operation 2966 'load' 'temp_a_232' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_118 : Operation 2967 [1/2] (1.24ns)   --->   "%temp_a_233 = load i16 %A_addr_233" [../mat_mult.cpp:10]   --->   Operation 2967 'load' 'temp_a_233' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_118 : Operation 2968 [2/2] (1.24ns)   --->   "%temp_a_234 = load i16 %A_addr_234" [../mat_mult.cpp:10]   --->   Operation 2968 'load' 'temp_a_234' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_118 : Operation 2969 [2/2] (1.24ns)   --->   "%temp_a_235 = load i16 %A_addr_235" [../mat_mult.cpp:10]   --->   Operation 2969 'load' 'temp_a_235' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_118 : Operation 2970 [1/1] (0.00ns)   --->   "%sext_ln16_99 = sext i14 %tmp_276_cast" [../mat_mult.cpp:16]   --->   Operation 2970 'sext' 'sext_ln16_99' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2971 [1/1] (0.00ns)   --->   "%zext_ln16_240 = zext i16 %sext_ln16_99" [../mat_mult.cpp:16]   --->   Operation 2971 'zext' 'zext_ln16_240' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2972 [1/1] (0.00ns)   --->   "%B_addr_234 = getelementptr i32 %B, i64 0, i64 %zext_ln16_240" [../mat_mult.cpp:16]   --->   Operation 2972 'getelementptr' 'B_addr_234' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln16_100 = sext i14 %add_ln16_17" [../mat_mult.cpp:16]   --->   Operation 2973 'sext' 'sext_ln16_100' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2974 [1/1] (0.00ns)   --->   "%zext_ln16_241 = zext i16 %sext_ln16_100" [../mat_mult.cpp:16]   --->   Operation 2974 'zext' 'zext_ln16_241' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2975 [1/1] (0.00ns)   --->   "%B_addr_235 = getelementptr i32 %B, i64 0, i64 %zext_ln16_241" [../mat_mult.cpp:16]   --->   Operation 2975 'getelementptr' 'B_addr_235' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2976 [1/2] (1.24ns)   --->   "%temp_b_232 = load i16 %B_addr_232" [../mat_mult.cpp:16]   --->   Operation 2976 'load' 'temp_b_232' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_118 : Operation 2977 [1/2] (1.24ns)   --->   "%temp_b_233 = load i16 %B_addr_233" [../mat_mult.cpp:16]   --->   Operation 2977 'load' 'temp_b_233' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_118 : Operation 2978 [2/2] (1.24ns)   --->   "%temp_b_234 = load i16 %B_addr_234" [../mat_mult.cpp:16]   --->   Operation 2978 'load' 'temp_b_234' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_118 : Operation 2979 [2/2] (1.24ns)   --->   "%temp_b_235 = load i16 %B_addr_235" [../mat_mult.cpp:16]   --->   Operation 2979 'load' 'temp_b_235' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_118 : Operation 2980 [1/1] (3.17ns)   --->   "%mul_ln17_25 = mul i32 %temp_b_233, i32 %temp_a_233" [../mat_mult.cpp:17]   --->   Operation 2980 'mul' 'mul_ln17_25' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2981 [1/1] (3.17ns)   --->   "%mul_ln17_52 = mul i32 %temp_b_232, i32 %temp_a_232" [../mat_mult.cpp:17]   --->   Operation 2981 'mul' 'mul_ln17_52' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2982 [1/1] (0.88ns)   --->   "%add_ln17_228 = add i32 %mul_ln17_52, i32 %mul_ln17_25" [../mat_mult.cpp:17]   --->   Operation 2982 'add' 'add_ln17_228' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.29>
ST_119 : Operation 2983 [1/1] (0.00ns)   --->   "%tmp_235 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 236" [../mat_mult.cpp:10]   --->   Operation 2983 'bitconcatenate' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2984 [1/1] (0.00ns)   --->   "%tmp_236_cast = zext i16 %tmp_235" [../mat_mult.cpp:10]   --->   Operation 2984 'zext' 'tmp_236_cast' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2985 [1/1] (0.00ns)   --->   "%A_addr_236 = getelementptr i32 %A, i64 0, i64 %tmp_236_cast" [../mat_mult.cpp:10]   --->   Operation 2985 'getelementptr' 'A_addr_236' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2986 [1/1] (0.00ns)   --->   "%tmp_236 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 237" [../mat_mult.cpp:10]   --->   Operation 2986 'bitconcatenate' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2987 [1/1] (0.00ns)   --->   "%tmp_237_cast = zext i16 %tmp_236" [../mat_mult.cpp:10]   --->   Operation 2987 'zext' 'tmp_237_cast' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2988 [1/1] (0.00ns)   --->   "%A_addr_237 = getelementptr i32 %A, i64 0, i64 %tmp_237_cast" [../mat_mult.cpp:10]   --->   Operation 2988 'getelementptr' 'A_addr_237' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2989 [1/2] (1.24ns)   --->   "%temp_a_234 = load i16 %A_addr_234" [../mat_mult.cpp:10]   --->   Operation 2989 'load' 'temp_a_234' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_119 : Operation 2990 [1/2] (1.24ns)   --->   "%temp_a_235 = load i16 %A_addr_235" [../mat_mult.cpp:10]   --->   Operation 2990 'load' 'temp_a_235' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_119 : Operation 2991 [2/2] (1.24ns)   --->   "%temp_a_236 = load i16 %A_addr_236" [../mat_mult.cpp:10]   --->   Operation 2991 'load' 'temp_a_236' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_119 : Operation 2992 [2/2] (1.24ns)   --->   "%temp_a_237 = load i16 %A_addr_237" [../mat_mult.cpp:10]   --->   Operation 2992 'load' 'temp_a_237' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_119 : Operation 2993 [1/1] (0.00ns)   --->   "%sext_ln16_101 = sext i14 %tmp_277_cast" [../mat_mult.cpp:16]   --->   Operation 2993 'sext' 'sext_ln16_101' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2994 [1/1] (0.00ns)   --->   "%zext_ln16_242 = zext i16 %sext_ln16_101" [../mat_mult.cpp:16]   --->   Operation 2994 'zext' 'zext_ln16_242' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2995 [1/1] (0.00ns)   --->   "%B_addr_236 = getelementptr i32 %B, i64 0, i64 %zext_ln16_242" [../mat_mult.cpp:16]   --->   Operation 2995 'getelementptr' 'B_addr_236' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2996 [1/1] (0.00ns)   --->   "%sext_ln16_102 = sext i14 %add_ln16_18" [../mat_mult.cpp:16]   --->   Operation 2996 'sext' 'sext_ln16_102' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2997 [1/1] (0.00ns)   --->   "%zext_ln16_243 = zext i16 %sext_ln16_102" [../mat_mult.cpp:16]   --->   Operation 2997 'zext' 'zext_ln16_243' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2998 [1/1] (0.00ns)   --->   "%B_addr_237 = getelementptr i32 %B, i64 0, i64 %zext_ln16_243" [../mat_mult.cpp:16]   --->   Operation 2998 'getelementptr' 'B_addr_237' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2999 [1/2] (1.24ns)   --->   "%temp_b_234 = load i16 %B_addr_234" [../mat_mult.cpp:16]   --->   Operation 2999 'load' 'temp_b_234' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_119 : Operation 3000 [1/2] (1.24ns)   --->   "%temp_b_235 = load i16 %B_addr_235" [../mat_mult.cpp:16]   --->   Operation 3000 'load' 'temp_b_235' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_119 : Operation 3001 [2/2] (1.24ns)   --->   "%temp_b_236 = load i16 %B_addr_236" [../mat_mult.cpp:16]   --->   Operation 3001 'load' 'temp_b_236' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_119 : Operation 3002 [2/2] (1.24ns)   --->   "%temp_b_237 = load i16 %B_addr_237" [../mat_mult.cpp:16]   --->   Operation 3002 'load' 'temp_b_237' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_119 : Operation 3003 [1/1] (3.17ns)   --->   "%mul_ln17_230 = mul i32 %temp_b_235, i32 %temp_a_235" [../mat_mult.cpp:17]   --->   Operation 3003 'mul' 'mul_ln17_230' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3004 [1/1] (3.17ns)   --->   "%mul_ln17_252 = mul i32 %temp_b_234, i32 %temp_a_234" [../mat_mult.cpp:17]   --->   Operation 3004 'mul' 'mul_ln17_252' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 3005 [1/1] (0.88ns)   --->   "%add_ln17_229 = add i32 %mul_ln17_252, i32 %mul_ln17_230" [../mat_mult.cpp:17]   --->   Operation 3005 'add' 'add_ln17_229' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 4.41>
ST_120 : Operation 3006 [1/1] (0.00ns)   --->   "%tmp_237 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 238" [../mat_mult.cpp:10]   --->   Operation 3006 'bitconcatenate' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3007 [1/1] (0.00ns)   --->   "%tmp_238_cast = zext i16 %tmp_237" [../mat_mult.cpp:10]   --->   Operation 3007 'zext' 'tmp_238_cast' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3008 [1/1] (0.00ns)   --->   "%A_addr_238 = getelementptr i32 %A, i64 0, i64 %tmp_238_cast" [../mat_mult.cpp:10]   --->   Operation 3008 'getelementptr' 'A_addr_238' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3009 [1/1] (0.00ns)   --->   "%tmp_238 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 239" [../mat_mult.cpp:10]   --->   Operation 3009 'bitconcatenate' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3010 [1/1] (0.00ns)   --->   "%tmp_239_cast = zext i16 %tmp_238" [../mat_mult.cpp:10]   --->   Operation 3010 'zext' 'tmp_239_cast' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3011 [1/1] (0.00ns)   --->   "%A_addr_239 = getelementptr i32 %A, i64 0, i64 %tmp_239_cast" [../mat_mult.cpp:10]   --->   Operation 3011 'getelementptr' 'A_addr_239' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3012 [1/2] (1.24ns)   --->   "%temp_a_236 = load i16 %A_addr_236" [../mat_mult.cpp:10]   --->   Operation 3012 'load' 'temp_a_236' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_120 : Operation 3013 [1/2] (1.24ns)   --->   "%temp_a_237 = load i16 %A_addr_237" [../mat_mult.cpp:10]   --->   Operation 3013 'load' 'temp_a_237' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_120 : Operation 3014 [2/2] (1.24ns)   --->   "%temp_a_238 = load i16 %A_addr_238" [../mat_mult.cpp:10]   --->   Operation 3014 'load' 'temp_a_238' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_120 : Operation 3015 [2/2] (1.24ns)   --->   "%temp_a_239 = load i16 %A_addr_239" [../mat_mult.cpp:10]   --->   Operation 3015 'load' 'temp_a_239' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_120 : Operation 3016 [1/1] (0.00ns)   --->   "%sext_ln16_103 = sext i14 %tmp_278_cast" [../mat_mult.cpp:16]   --->   Operation 3016 'sext' 'sext_ln16_103' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3017 [1/1] (0.00ns)   --->   "%zext_ln16_244 = zext i16 %sext_ln16_103" [../mat_mult.cpp:16]   --->   Operation 3017 'zext' 'zext_ln16_244' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3018 [1/1] (0.00ns)   --->   "%B_addr_238 = getelementptr i32 %B, i64 0, i64 %zext_ln16_244" [../mat_mult.cpp:16]   --->   Operation 3018 'getelementptr' 'B_addr_238' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln16_104 = sext i14 %add_ln16_19" [../mat_mult.cpp:16]   --->   Operation 3019 'sext' 'sext_ln16_104' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3020 [1/1] (0.00ns)   --->   "%zext_ln16_245 = zext i16 %sext_ln16_104" [../mat_mult.cpp:16]   --->   Operation 3020 'zext' 'zext_ln16_245' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3021 [1/1] (0.00ns)   --->   "%B_addr_239 = getelementptr i32 %B, i64 0, i64 %zext_ln16_245" [../mat_mult.cpp:16]   --->   Operation 3021 'getelementptr' 'B_addr_239' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 3022 [1/2] (1.24ns)   --->   "%temp_b_236 = load i16 %B_addr_236" [../mat_mult.cpp:16]   --->   Operation 3022 'load' 'temp_b_236' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_120 : Operation 3023 [1/2] (1.24ns)   --->   "%temp_b_237 = load i16 %B_addr_237" [../mat_mult.cpp:16]   --->   Operation 3023 'load' 'temp_b_237' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_120 : Operation 3024 [2/2] (1.24ns)   --->   "%temp_b_238 = load i16 %B_addr_238" [../mat_mult.cpp:16]   --->   Operation 3024 'load' 'temp_b_238' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_120 : Operation 3025 [2/2] (1.24ns)   --->   "%temp_b_239 = load i16 %B_addr_239" [../mat_mult.cpp:16]   --->   Operation 3025 'load' 'temp_b_239' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_120 : Operation 3026 [1/1] (3.17ns)   --->   "%mul_ln17_189 = mul i32 %temp_b_237, i32 %temp_a_237" [../mat_mult.cpp:17]   --->   Operation 3026 'mul' 'mul_ln17_189' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 3027 [1/1] (3.17ns)   --->   "%mul_ln17_209 = mul i32 %temp_b_236, i32 %temp_a_236" [../mat_mult.cpp:17]   --->   Operation 3027 'mul' 'mul_ln17_209' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.76>
ST_121 : Operation 3028 [1/1] (0.00ns)   --->   "%tmp_239 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 240" [../mat_mult.cpp:10]   --->   Operation 3028 'bitconcatenate' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3029 [1/1] (0.00ns)   --->   "%tmp_240_cast = zext i16 %tmp_239" [../mat_mult.cpp:10]   --->   Operation 3029 'zext' 'tmp_240_cast' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3030 [1/1] (0.00ns)   --->   "%A_addr_240 = getelementptr i32 %A, i64 0, i64 %tmp_240_cast" [../mat_mult.cpp:10]   --->   Operation 3030 'getelementptr' 'A_addr_240' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3031 [1/1] (0.00ns)   --->   "%tmp_240 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 241" [../mat_mult.cpp:10]   --->   Operation 3031 'bitconcatenate' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3032 [1/1] (0.00ns)   --->   "%tmp_241_cast = zext i16 %tmp_240" [../mat_mult.cpp:10]   --->   Operation 3032 'zext' 'tmp_241_cast' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3033 [1/1] (0.00ns)   --->   "%A_addr_241 = getelementptr i32 %A, i64 0, i64 %tmp_241_cast" [../mat_mult.cpp:10]   --->   Operation 3033 'getelementptr' 'A_addr_241' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3034 [1/2] (1.24ns)   --->   "%temp_a_238 = load i16 %A_addr_238" [../mat_mult.cpp:10]   --->   Operation 3034 'load' 'temp_a_238' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_121 : Operation 3035 [1/2] (1.24ns)   --->   "%temp_a_239 = load i16 %A_addr_239" [../mat_mult.cpp:10]   --->   Operation 3035 'load' 'temp_a_239' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_121 : Operation 3036 [2/2] (1.24ns)   --->   "%temp_a_240 = load i16 %A_addr_240" [../mat_mult.cpp:10]   --->   Operation 3036 'load' 'temp_a_240' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_121 : Operation 3037 [2/2] (1.24ns)   --->   "%temp_a_241 = load i16 %A_addr_241" [../mat_mult.cpp:10]   --->   Operation 3037 'load' 'temp_a_241' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_121 : Operation 3038 [1/1] (0.00ns)   --->   "%sext_ln16_105 = sext i13 %tmp_263_cast" [../mat_mult.cpp:16]   --->   Operation 3038 'sext' 'sext_ln16_105' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3039 [1/1] (0.00ns)   --->   "%zext_ln16_246 = zext i16 %sext_ln16_105" [../mat_mult.cpp:16]   --->   Operation 3039 'zext' 'zext_ln16_246' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3040 [1/1] (0.00ns)   --->   "%B_addr_240 = getelementptr i32 %B, i64 0, i64 %zext_ln16_246" [../mat_mult.cpp:16]   --->   Operation 3040 'getelementptr' 'B_addr_240' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3041 [1/1] (0.00ns)   --->   "%sext_ln16_106 = sext i13 %add_ln16_7" [../mat_mult.cpp:16]   --->   Operation 3041 'sext' 'sext_ln16_106' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln16_247 = zext i16 %sext_ln16_106" [../mat_mult.cpp:16]   --->   Operation 3042 'zext' 'zext_ln16_247' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3043 [1/1] (0.00ns)   --->   "%B_addr_241 = getelementptr i32 %B, i64 0, i64 %zext_ln16_247" [../mat_mult.cpp:16]   --->   Operation 3043 'getelementptr' 'B_addr_241' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 3044 [1/2] (1.24ns)   --->   "%temp_b_238 = load i16 %B_addr_238" [../mat_mult.cpp:16]   --->   Operation 3044 'load' 'temp_b_238' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_121 : Operation 3045 [1/2] (1.24ns)   --->   "%temp_b_239 = load i16 %B_addr_239" [../mat_mult.cpp:16]   --->   Operation 3045 'load' 'temp_b_239' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_121 : Operation 3046 [2/2] (1.24ns)   --->   "%temp_b_240 = load i16 %B_addr_240" [../mat_mult.cpp:16]   --->   Operation 3046 'load' 'temp_b_240' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_121 : Operation 3047 [2/2] (1.24ns)   --->   "%temp_b_241 = load i16 %B_addr_241" [../mat_mult.cpp:16]   --->   Operation 3047 'load' 'temp_b_241' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_121 : Operation 3048 [1/1] (3.17ns)   --->   "%mul_ln17_152 = mul i32 %temp_b_239, i32 %temp_a_239" [../mat_mult.cpp:17]   --->   Operation 3048 'mul' 'mul_ln17_152' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3049 [1/1] (3.17ns)   --->   "%mul_ln17_170 = mul i32 %temp_b_238, i32 %temp_a_238" [../mat_mult.cpp:17]   --->   Operation 3049 'mul' 'mul_ln17_170' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_230 = add i32 %add_ln17_229, i32 %add_ln17_228" [../mat_mult.cpp:17]   --->   Operation 3050 'add' 'add_ln17_230' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 3051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_231 = add i32 %mul_ln17_209, i32 %mul_ln17_189" [../mat_mult.cpp:17]   --->   Operation 3051 'add' 'add_ln17_231' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 3052 [1/1] (0.88ns)   --->   "%add_ln17_232 = add i32 %mul_ln17_170, i32 %mul_ln17_152" [../mat_mult.cpp:17]   --->   Operation 3052 'add' 'add_ln17_232' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 3053 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_233 = add i32 %add_ln17_232, i32 %add_ln17_231" [../mat_mult.cpp:17]   --->   Operation 3053 'add' 'add_ln17_233' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 3054 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_234 = add i32 %add_ln17_233, i32 %add_ln17_230" [../mat_mult.cpp:17]   --->   Operation 3054 'add' 'add_ln17_234' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 122 <SV = 121> <Delay = 4.41>
ST_122 : Operation 3055 [1/1] (0.00ns)   --->   "%tmp_241 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 242" [../mat_mult.cpp:10]   --->   Operation 3055 'bitconcatenate' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3056 [1/1] (0.00ns)   --->   "%tmp_242_cast = zext i16 %tmp_241" [../mat_mult.cpp:10]   --->   Operation 3056 'zext' 'tmp_242_cast' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3057 [1/1] (0.00ns)   --->   "%A_addr_242 = getelementptr i32 %A, i64 0, i64 %tmp_242_cast" [../mat_mult.cpp:10]   --->   Operation 3057 'getelementptr' 'A_addr_242' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3058 [1/1] (0.00ns)   --->   "%tmp_242 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 243" [../mat_mult.cpp:10]   --->   Operation 3058 'bitconcatenate' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3059 [1/1] (0.00ns)   --->   "%tmp_243_cast = zext i16 %tmp_242" [../mat_mult.cpp:10]   --->   Operation 3059 'zext' 'tmp_243_cast' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3060 [1/1] (0.00ns)   --->   "%A_addr_243 = getelementptr i32 %A, i64 0, i64 %tmp_243_cast" [../mat_mult.cpp:10]   --->   Operation 3060 'getelementptr' 'A_addr_243' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3061 [1/2] (1.24ns)   --->   "%temp_a_240 = load i16 %A_addr_240" [../mat_mult.cpp:10]   --->   Operation 3061 'load' 'temp_a_240' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_122 : Operation 3062 [1/2] (1.24ns)   --->   "%temp_a_241 = load i16 %A_addr_241" [../mat_mult.cpp:10]   --->   Operation 3062 'load' 'temp_a_241' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_122 : Operation 3063 [2/2] (1.24ns)   --->   "%temp_a_242 = load i16 %A_addr_242" [../mat_mult.cpp:10]   --->   Operation 3063 'load' 'temp_a_242' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_122 : Operation 3064 [2/2] (1.24ns)   --->   "%temp_a_243 = load i16 %A_addr_243" [../mat_mult.cpp:10]   --->   Operation 3064 'load' 'temp_a_243' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_122 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln16_107 = sext i13 %tmp_264_cast" [../mat_mult.cpp:16]   --->   Operation 3065 'sext' 'sext_ln16_107' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln16_248 = zext i16 %sext_ln16_107" [../mat_mult.cpp:16]   --->   Operation 3066 'zext' 'zext_ln16_248' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3067 [1/1] (0.00ns)   --->   "%B_addr_242 = getelementptr i32 %B, i64 0, i64 %zext_ln16_248" [../mat_mult.cpp:16]   --->   Operation 3067 'getelementptr' 'B_addr_242' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3068 [1/1] (0.00ns)   --->   "%sext_ln16_108 = sext i13 %add_ln16_8" [../mat_mult.cpp:16]   --->   Operation 3068 'sext' 'sext_ln16_108' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3069 [1/1] (0.00ns)   --->   "%zext_ln16_249 = zext i16 %sext_ln16_108" [../mat_mult.cpp:16]   --->   Operation 3069 'zext' 'zext_ln16_249' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3070 [1/1] (0.00ns)   --->   "%B_addr_243 = getelementptr i32 %B, i64 0, i64 %zext_ln16_249" [../mat_mult.cpp:16]   --->   Operation 3070 'getelementptr' 'B_addr_243' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 3071 [1/2] (1.24ns)   --->   "%temp_b_240 = load i16 %B_addr_240" [../mat_mult.cpp:16]   --->   Operation 3071 'load' 'temp_b_240' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_122 : Operation 3072 [1/2] (1.24ns)   --->   "%temp_b_241 = load i16 %B_addr_241" [../mat_mult.cpp:16]   --->   Operation 3072 'load' 'temp_b_241' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_122 : Operation 3073 [2/2] (1.24ns)   --->   "%temp_b_242 = load i16 %B_addr_242" [../mat_mult.cpp:16]   --->   Operation 3073 'load' 'temp_b_242' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_122 : Operation 3074 [2/2] (1.24ns)   --->   "%temp_b_243 = load i16 %B_addr_243" [../mat_mult.cpp:16]   --->   Operation 3074 'load' 'temp_b_243' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_122 : Operation 3075 [1/1] (3.17ns)   --->   "%mul_ln17_119 = mul i32 %temp_b_241, i32 %temp_a_241" [../mat_mult.cpp:17]   --->   Operation 3075 'mul' 'mul_ln17_119' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 3076 [1/1] (3.17ns)   --->   "%mul_ln17_135 = mul i32 %temp_b_240, i32 %temp_a_240" [../mat_mult.cpp:17]   --->   Operation 3076 'mul' 'mul_ln17_135' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.02>
ST_123 : Operation 3077 [1/1] (0.00ns)   --->   "%tmp_243 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 244" [../mat_mult.cpp:10]   --->   Operation 3077 'bitconcatenate' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3078 [1/1] (0.00ns)   --->   "%tmp_244_cast = zext i16 %tmp_243" [../mat_mult.cpp:10]   --->   Operation 3078 'zext' 'tmp_244_cast' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3079 [1/1] (0.00ns)   --->   "%A_addr_244 = getelementptr i32 %A, i64 0, i64 %tmp_244_cast" [../mat_mult.cpp:10]   --->   Operation 3079 'getelementptr' 'A_addr_244' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3080 [1/1] (0.00ns)   --->   "%tmp_244 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 245" [../mat_mult.cpp:10]   --->   Operation 3080 'bitconcatenate' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3081 [1/1] (0.00ns)   --->   "%tmp_245_cast = zext i16 %tmp_244" [../mat_mult.cpp:10]   --->   Operation 3081 'zext' 'tmp_245_cast' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3082 [1/1] (0.00ns)   --->   "%A_addr_245 = getelementptr i32 %A, i64 0, i64 %tmp_245_cast" [../mat_mult.cpp:10]   --->   Operation 3082 'getelementptr' 'A_addr_245' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3083 [1/2] (1.24ns)   --->   "%temp_a_242 = load i16 %A_addr_242" [../mat_mult.cpp:10]   --->   Operation 3083 'load' 'temp_a_242' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_123 : Operation 3084 [1/2] (1.24ns)   --->   "%temp_a_243 = load i16 %A_addr_243" [../mat_mult.cpp:10]   --->   Operation 3084 'load' 'temp_a_243' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_123 : Operation 3085 [2/2] (1.24ns)   --->   "%temp_a_244 = load i16 %A_addr_244" [../mat_mult.cpp:10]   --->   Operation 3085 'load' 'temp_a_244' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_123 : Operation 3086 [2/2] (1.24ns)   --->   "%temp_a_245 = load i16 %A_addr_245" [../mat_mult.cpp:10]   --->   Operation 3086 'load' 'temp_a_245' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_123 : Operation 3087 [1/1] (0.00ns)   --->   "%sext_ln16_109 = sext i13 %tmp_265_cast" [../mat_mult.cpp:16]   --->   Operation 3087 'sext' 'sext_ln16_109' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln16_250 = zext i16 %sext_ln16_109" [../mat_mult.cpp:16]   --->   Operation 3088 'zext' 'zext_ln16_250' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3089 [1/1] (0.00ns)   --->   "%B_addr_244 = getelementptr i32 %B, i64 0, i64 %zext_ln16_250" [../mat_mult.cpp:16]   --->   Operation 3089 'getelementptr' 'B_addr_244' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3090 [1/1] (0.00ns)   --->   "%sext_ln16_110 = sext i13 %add_ln16_9" [../mat_mult.cpp:16]   --->   Operation 3090 'sext' 'sext_ln16_110' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3091 [1/1] (0.00ns)   --->   "%zext_ln16_251 = zext i16 %sext_ln16_110" [../mat_mult.cpp:16]   --->   Operation 3091 'zext' 'zext_ln16_251' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3092 [1/1] (0.00ns)   --->   "%B_addr_245 = getelementptr i32 %B, i64 0, i64 %zext_ln16_251" [../mat_mult.cpp:16]   --->   Operation 3092 'getelementptr' 'B_addr_245' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 3093 [1/2] (1.24ns)   --->   "%temp_b_242 = load i16 %B_addr_242" [../mat_mult.cpp:16]   --->   Operation 3093 'load' 'temp_b_242' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_123 : Operation 3094 [1/2] (1.24ns)   --->   "%temp_b_243 = load i16 %B_addr_243" [../mat_mult.cpp:16]   --->   Operation 3094 'load' 'temp_b_243' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_123 : Operation 3095 [2/2] (1.24ns)   --->   "%temp_b_244 = load i16 %B_addr_244" [../mat_mult.cpp:16]   --->   Operation 3095 'load' 'temp_b_244' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_123 : Operation 3096 [2/2] (1.24ns)   --->   "%temp_b_245 = load i16 %B_addr_245" [../mat_mult.cpp:16]   --->   Operation 3096 'load' 'temp_b_245' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_123 : Operation 3097 [1/1] (3.17ns)   --->   "%mul_ln17_90 = mul i32 %temp_b_243, i32 %temp_a_243" [../mat_mult.cpp:17]   --->   Operation 3097 'mul' 'mul_ln17_90' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3098 [1/1] (3.17ns)   --->   "%mul_ln17_104 = mul i32 %temp_b_242, i32 %temp_a_242" [../mat_mult.cpp:17]   --->   Operation 3098 'mul' 'mul_ln17_104' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3099 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_236 = add i32 %mul_ln17_135, i32 %mul_ln17_119" [../mat_mult.cpp:17]   --->   Operation 3099 'add' 'add_ln17_236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 3100 [1/1] (0.88ns)   --->   "%add_ln17_237 = add i32 %mul_ln17_104, i32 %mul_ln17_90" [../mat_mult.cpp:17]   --->   Operation 3100 'add' 'add_ln17_237' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 3101 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_238 = add i32 %add_ln17_237, i32 %add_ln17_236" [../mat_mult.cpp:17]   --->   Operation 3101 'add' 'add_ln17_238' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 124 <SV = 123> <Delay = 4.41>
ST_124 : Operation 3102 [1/1] (0.00ns)   --->   "%tmp_245 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 246" [../mat_mult.cpp:10]   --->   Operation 3102 'bitconcatenate' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3103 [1/1] (0.00ns)   --->   "%tmp_246_cast = zext i16 %tmp_245" [../mat_mult.cpp:10]   --->   Operation 3103 'zext' 'tmp_246_cast' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3104 [1/1] (0.00ns)   --->   "%A_addr_246 = getelementptr i32 %A, i64 0, i64 %tmp_246_cast" [../mat_mult.cpp:10]   --->   Operation 3104 'getelementptr' 'A_addr_246' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3105 [1/1] (0.00ns)   --->   "%tmp_246 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 247" [../mat_mult.cpp:10]   --->   Operation 3105 'bitconcatenate' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3106 [1/1] (0.00ns)   --->   "%tmp_247_cast = zext i16 %tmp_246" [../mat_mult.cpp:10]   --->   Operation 3106 'zext' 'tmp_247_cast' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3107 [1/1] (0.00ns)   --->   "%A_addr_247 = getelementptr i32 %A, i64 0, i64 %tmp_247_cast" [../mat_mult.cpp:10]   --->   Operation 3107 'getelementptr' 'A_addr_247' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3108 [1/2] (1.24ns)   --->   "%temp_a_244 = load i16 %A_addr_244" [../mat_mult.cpp:10]   --->   Operation 3108 'load' 'temp_a_244' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_124 : Operation 3109 [1/2] (1.24ns)   --->   "%temp_a_245 = load i16 %A_addr_245" [../mat_mult.cpp:10]   --->   Operation 3109 'load' 'temp_a_245' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_124 : Operation 3110 [2/2] (1.24ns)   --->   "%temp_a_246 = load i16 %A_addr_246" [../mat_mult.cpp:10]   --->   Operation 3110 'load' 'temp_a_246' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_124 : Operation 3111 [2/2] (1.24ns)   --->   "%temp_a_247 = load i16 %A_addr_247" [../mat_mult.cpp:10]   --->   Operation 3111 'load' 'temp_a_247' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_124 : Operation 3112 [1/1] (0.00ns)   --->   "%sext_ln16_111 = sext i13 %tmp_266_cast" [../mat_mult.cpp:16]   --->   Operation 3112 'sext' 'sext_ln16_111' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3113 [1/1] (0.00ns)   --->   "%zext_ln16_252 = zext i16 %sext_ln16_111" [../mat_mult.cpp:16]   --->   Operation 3113 'zext' 'zext_ln16_252' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3114 [1/1] (0.00ns)   --->   "%B_addr_246 = getelementptr i32 %B, i64 0, i64 %zext_ln16_252" [../mat_mult.cpp:16]   --->   Operation 3114 'getelementptr' 'B_addr_246' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln16_112 = sext i13 %add_ln16_10" [../mat_mult.cpp:16]   --->   Operation 3115 'sext' 'sext_ln16_112' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3116 [1/1] (0.00ns)   --->   "%zext_ln16_253 = zext i16 %sext_ln16_112" [../mat_mult.cpp:16]   --->   Operation 3116 'zext' 'zext_ln16_253' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3117 [1/1] (0.00ns)   --->   "%B_addr_247 = getelementptr i32 %B, i64 0, i64 %zext_ln16_253" [../mat_mult.cpp:16]   --->   Operation 3117 'getelementptr' 'B_addr_247' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 3118 [1/2] (1.24ns)   --->   "%temp_b_244 = load i16 %B_addr_244" [../mat_mult.cpp:16]   --->   Operation 3118 'load' 'temp_b_244' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_124 : Operation 3119 [1/2] (1.24ns)   --->   "%temp_b_245 = load i16 %B_addr_245" [../mat_mult.cpp:16]   --->   Operation 3119 'load' 'temp_b_245' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_124 : Operation 3120 [2/2] (1.24ns)   --->   "%temp_b_246 = load i16 %B_addr_246" [../mat_mult.cpp:16]   --->   Operation 3120 'load' 'temp_b_246' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_124 : Operation 3121 [2/2] (1.24ns)   --->   "%temp_b_247 = load i16 %B_addr_247" [../mat_mult.cpp:16]   --->   Operation 3121 'load' 'temp_b_247' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_124 : Operation 3122 [1/1] (3.17ns)   --->   "%mul_ln17_65 = mul i32 %temp_b_245, i32 %temp_a_245" [../mat_mult.cpp:17]   --->   Operation 3122 'mul' 'mul_ln17_65' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 3123 [1/1] (3.17ns)   --->   "%mul_ln17_77 = mul i32 %temp_b_244, i32 %temp_a_244" [../mat_mult.cpp:17]   --->   Operation 3123 'mul' 'mul_ln17_77' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.02>
ST_125 : Operation 3124 [1/1] (0.00ns)   --->   "%tmp_247 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 248" [../mat_mult.cpp:10]   --->   Operation 3124 'bitconcatenate' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3125 [1/1] (0.00ns)   --->   "%tmp_248_cast = zext i16 %tmp_247" [../mat_mult.cpp:10]   --->   Operation 3125 'zext' 'tmp_248_cast' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3126 [1/1] (0.00ns)   --->   "%A_addr_248 = getelementptr i32 %A, i64 0, i64 %tmp_248_cast" [../mat_mult.cpp:10]   --->   Operation 3126 'getelementptr' 'A_addr_248' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3127 [1/1] (0.00ns)   --->   "%tmp_248 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 249" [../mat_mult.cpp:10]   --->   Operation 3127 'bitconcatenate' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3128 [1/1] (0.00ns)   --->   "%tmp_249_cast = zext i16 %tmp_248" [../mat_mult.cpp:10]   --->   Operation 3128 'zext' 'tmp_249_cast' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3129 [1/1] (0.00ns)   --->   "%A_addr_249 = getelementptr i32 %A, i64 0, i64 %tmp_249_cast" [../mat_mult.cpp:10]   --->   Operation 3129 'getelementptr' 'A_addr_249' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3130 [1/2] (1.24ns)   --->   "%temp_a_246 = load i16 %A_addr_246" [../mat_mult.cpp:10]   --->   Operation 3130 'load' 'temp_a_246' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_125 : Operation 3131 [1/2] (1.24ns)   --->   "%temp_a_247 = load i16 %A_addr_247" [../mat_mult.cpp:10]   --->   Operation 3131 'load' 'temp_a_247' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_125 : Operation 3132 [2/2] (1.24ns)   --->   "%temp_a_248 = load i16 %A_addr_248" [../mat_mult.cpp:10]   --->   Operation 3132 'load' 'temp_a_248' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_125 : Operation 3133 [2/2] (1.24ns)   --->   "%temp_a_249 = load i16 %A_addr_249" [../mat_mult.cpp:10]   --->   Operation 3133 'load' 'temp_a_249' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_125 : Operation 3134 [1/1] (0.00ns)   --->   "%sext_ln16_113 = sext i12 %tmp_259_cast" [../mat_mult.cpp:16]   --->   Operation 3134 'sext' 'sext_ln16_113' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3135 [1/1] (0.00ns)   --->   "%zext_ln16_254 = zext i16 %sext_ln16_113" [../mat_mult.cpp:16]   --->   Operation 3135 'zext' 'zext_ln16_254' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3136 [1/1] (0.00ns)   --->   "%B_addr_248 = getelementptr i32 %B, i64 0, i64 %zext_ln16_254" [../mat_mult.cpp:16]   --->   Operation 3136 'getelementptr' 'B_addr_248' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3137 [1/1] (0.00ns)   --->   "%sext_ln16_114 = sext i12 %add_ln16_4" [../mat_mult.cpp:16]   --->   Operation 3137 'sext' 'sext_ln16_114' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3138 [1/1] (0.00ns)   --->   "%zext_ln16_255 = zext i16 %sext_ln16_114" [../mat_mult.cpp:16]   --->   Operation 3138 'zext' 'zext_ln16_255' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3139 [1/1] (0.00ns)   --->   "%B_addr_249 = getelementptr i32 %B, i64 0, i64 %zext_ln16_255" [../mat_mult.cpp:16]   --->   Operation 3139 'getelementptr' 'B_addr_249' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 3140 [1/2] (1.24ns)   --->   "%temp_b_246 = load i16 %B_addr_246" [../mat_mult.cpp:16]   --->   Operation 3140 'load' 'temp_b_246' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_125 : Operation 3141 [1/2] (1.24ns)   --->   "%temp_b_247 = load i16 %B_addr_247" [../mat_mult.cpp:16]   --->   Operation 3141 'load' 'temp_b_247' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_125 : Operation 3142 [2/2] (1.24ns)   --->   "%temp_b_248 = load i16 %B_addr_248" [../mat_mult.cpp:16]   --->   Operation 3142 'load' 'temp_b_248' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_125 : Operation 3143 [2/2] (1.24ns)   --->   "%temp_b_249 = load i16 %B_addr_249" [../mat_mult.cpp:16]   --->   Operation 3143 'load' 'temp_b_249' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_125 : Operation 3144 [1/1] (3.17ns)   --->   "%mul_ln17_44 = mul i32 %temp_b_247, i32 %temp_a_247" [../mat_mult.cpp:17]   --->   Operation 3144 'mul' 'mul_ln17_44' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3145 [1/1] (3.17ns)   --->   "%mul_ln17_54 = mul i32 %temp_b_246, i32 %temp_a_246" [../mat_mult.cpp:17]   --->   Operation 3145 'mul' 'mul_ln17_54' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_239 = add i32 %mul_ln17_77, i32 %mul_ln17_65" [../mat_mult.cpp:17]   --->   Operation 3146 'add' 'add_ln17_239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 3147 [1/1] (0.88ns)   --->   "%add_ln17_240 = add i32 %mul_ln17_54, i32 %mul_ln17_44" [../mat_mult.cpp:17]   --->   Operation 3147 'add' 'add_ln17_240' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 3148 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_241 = add i32 %add_ln17_240, i32 %add_ln17_239" [../mat_mult.cpp:17]   --->   Operation 3148 'add' 'add_ln17_241' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 126 <SV = 125> <Delay = 5.29>
ST_126 : Operation 3149 [1/1] (0.00ns)   --->   "%tmp_249 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 250" [../mat_mult.cpp:10]   --->   Operation 3149 'bitconcatenate' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3150 [1/1] (0.00ns)   --->   "%tmp_250_cast = zext i16 %tmp_249" [../mat_mult.cpp:10]   --->   Operation 3150 'zext' 'tmp_250_cast' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3151 [1/1] (0.00ns)   --->   "%A_addr_250 = getelementptr i32 %A, i64 0, i64 %tmp_250_cast" [../mat_mult.cpp:10]   --->   Operation 3151 'getelementptr' 'A_addr_250' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3152 [1/1] (0.00ns)   --->   "%tmp_250 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 251" [../mat_mult.cpp:10]   --->   Operation 3152 'bitconcatenate' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3153 [1/1] (0.00ns)   --->   "%tmp_251_cast = zext i16 %tmp_250" [../mat_mult.cpp:10]   --->   Operation 3153 'zext' 'tmp_251_cast' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3154 [1/1] (0.00ns)   --->   "%A_addr_251 = getelementptr i32 %A, i64 0, i64 %tmp_251_cast" [../mat_mult.cpp:10]   --->   Operation 3154 'getelementptr' 'A_addr_251' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3155 [1/2] (1.24ns)   --->   "%temp_a_248 = load i16 %A_addr_248" [../mat_mult.cpp:10]   --->   Operation 3155 'load' 'temp_a_248' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_126 : Operation 3156 [1/2] (1.24ns)   --->   "%temp_a_249 = load i16 %A_addr_249" [../mat_mult.cpp:10]   --->   Operation 3156 'load' 'temp_a_249' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_126 : Operation 3157 [2/2] (1.24ns)   --->   "%temp_a_250 = load i16 %A_addr_250" [../mat_mult.cpp:10]   --->   Operation 3157 'load' 'temp_a_250' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_126 : Operation 3158 [2/2] (1.24ns)   --->   "%temp_a_251 = load i16 %A_addr_251" [../mat_mult.cpp:10]   --->   Operation 3158 'load' 'temp_a_251' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_126 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln16_115 = sext i12 %tmp_260_cast" [../mat_mult.cpp:16]   --->   Operation 3159 'sext' 'sext_ln16_115' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3160 [1/1] (0.00ns)   --->   "%zext_ln16_256 = zext i16 %sext_ln16_115" [../mat_mult.cpp:16]   --->   Operation 3160 'zext' 'zext_ln16_256' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3161 [1/1] (0.00ns)   --->   "%B_addr_250 = getelementptr i32 %B, i64 0, i64 %zext_ln16_256" [../mat_mult.cpp:16]   --->   Operation 3161 'getelementptr' 'B_addr_250' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3162 [1/1] (0.00ns)   --->   "%sext_ln16_116 = sext i12 %add_ln16_5" [../mat_mult.cpp:16]   --->   Operation 3162 'sext' 'sext_ln16_116' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3163 [1/1] (0.00ns)   --->   "%zext_ln16_257 = zext i16 %sext_ln16_116" [../mat_mult.cpp:16]   --->   Operation 3163 'zext' 'zext_ln16_257' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3164 [1/1] (0.00ns)   --->   "%B_addr_251 = getelementptr i32 %B, i64 0, i64 %zext_ln16_257" [../mat_mult.cpp:16]   --->   Operation 3164 'getelementptr' 'B_addr_251' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 3165 [1/2] (1.24ns)   --->   "%temp_b_248 = load i16 %B_addr_248" [../mat_mult.cpp:16]   --->   Operation 3165 'load' 'temp_b_248' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_126 : Operation 3166 [1/2] (1.24ns)   --->   "%temp_b_249 = load i16 %B_addr_249" [../mat_mult.cpp:16]   --->   Operation 3166 'load' 'temp_b_249' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_126 : Operation 3167 [2/2] (1.24ns)   --->   "%temp_b_250 = load i16 %B_addr_250" [../mat_mult.cpp:16]   --->   Operation 3167 'load' 'temp_b_250' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_126 : Operation 3168 [2/2] (1.24ns)   --->   "%temp_b_251 = load i16 %B_addr_251" [../mat_mult.cpp:16]   --->   Operation 3168 'load' 'temp_b_251' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_126 : Operation 3169 [1/1] (3.17ns)   --->   "%mul_ln17_27 = mul i32 %temp_b_249, i32 %temp_a_249" [../mat_mult.cpp:17]   --->   Operation 3169 'mul' 'mul_ln17_27' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3170 [1/1] (3.17ns)   --->   "%mul_ln17_35 = mul i32 %temp_b_248, i32 %temp_a_248" [../mat_mult.cpp:17]   --->   Operation 3170 'mul' 'mul_ln17_35' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 3171 [1/1] (0.88ns)   --->   "%add_ln17_243 = add i32 %mul_ln17_35, i32 %mul_ln17_27" [../mat_mult.cpp:17]   --->   Operation 3171 'add' 'add_ln17_243' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.29>
ST_127 : Operation 3172 [1/1] (0.00ns)   --->   "%tmp_251 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 252" [../mat_mult.cpp:10]   --->   Operation 3172 'bitconcatenate' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3173 [1/1] (0.00ns)   --->   "%tmp_252_cast = zext i16 %tmp_251" [../mat_mult.cpp:10]   --->   Operation 3173 'zext' 'tmp_252_cast' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3174 [1/1] (0.00ns)   --->   "%A_addr_252 = getelementptr i32 %A, i64 0, i64 %tmp_252_cast" [../mat_mult.cpp:10]   --->   Operation 3174 'getelementptr' 'A_addr_252' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3175 [1/1] (0.00ns)   --->   "%tmp_252 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 253" [../mat_mult.cpp:10]   --->   Operation 3175 'bitconcatenate' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3176 [1/1] (0.00ns)   --->   "%tmp_253_cast = zext i16 %tmp_252" [../mat_mult.cpp:10]   --->   Operation 3176 'zext' 'tmp_253_cast' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3177 [1/1] (0.00ns)   --->   "%A_addr_253 = getelementptr i32 %A, i64 0, i64 %tmp_253_cast" [../mat_mult.cpp:10]   --->   Operation 3177 'getelementptr' 'A_addr_253' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3178 [1/2] (1.24ns)   --->   "%temp_a_250 = load i16 %A_addr_250" [../mat_mult.cpp:10]   --->   Operation 3178 'load' 'temp_a_250' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_127 : Operation 3179 [1/2] (1.24ns)   --->   "%temp_a_251 = load i16 %A_addr_251" [../mat_mult.cpp:10]   --->   Operation 3179 'load' 'temp_a_251' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_127 : Operation 3180 [2/2] (1.24ns)   --->   "%temp_a_252 = load i16 %A_addr_252" [../mat_mult.cpp:10]   --->   Operation 3180 'load' 'temp_a_252' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_127 : Operation 3181 [2/2] (1.24ns)   --->   "%temp_a_253 = load i16 %A_addr_253" [../mat_mult.cpp:10]   --->   Operation 3181 'load' 'temp_a_253' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_127 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln16_117 = sext i11 %tmp_257_cast" [../mat_mult.cpp:16]   --->   Operation 3182 'sext' 'sext_ln16_117' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3183 [1/1] (0.00ns)   --->   "%zext_ln16_258 = zext i16 %sext_ln16_117" [../mat_mult.cpp:16]   --->   Operation 3183 'zext' 'zext_ln16_258' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3184 [1/1] (0.00ns)   --->   "%B_addr_252 = getelementptr i32 %B, i64 0, i64 %zext_ln16_258" [../mat_mult.cpp:16]   --->   Operation 3184 'getelementptr' 'B_addr_252' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln16_118 = sext i11 %add_ln16_2" [../mat_mult.cpp:16]   --->   Operation 3185 'sext' 'sext_ln16_118' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3186 [1/1] (0.00ns)   --->   "%zext_ln16_259 = zext i16 %sext_ln16_118" [../mat_mult.cpp:16]   --->   Operation 3186 'zext' 'zext_ln16_259' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3187 [1/1] (0.00ns)   --->   "%B_addr_253 = getelementptr i32 %B, i64 0, i64 %zext_ln16_259" [../mat_mult.cpp:16]   --->   Operation 3187 'getelementptr' 'B_addr_253' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 3188 [1/2] (1.24ns)   --->   "%temp_b_250 = load i16 %B_addr_250" [../mat_mult.cpp:16]   --->   Operation 3188 'load' 'temp_b_250' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_127 : Operation 3189 [1/2] (1.24ns)   --->   "%temp_b_251 = load i16 %B_addr_251" [../mat_mult.cpp:16]   --->   Operation 3189 'load' 'temp_b_251' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_127 : Operation 3190 [2/2] (1.24ns)   --->   "%temp_b_252 = load i16 %B_addr_252" [../mat_mult.cpp:16]   --->   Operation 3190 'load' 'temp_b_252' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_127 : Operation 3191 [2/2] (1.24ns)   --->   "%temp_b_253 = load i16 %B_addr_253" [../mat_mult.cpp:16]   --->   Operation 3191 'load' 'temp_b_253' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_127 : Operation 3192 [1/1] (3.17ns)   --->   "%mul_ln17_14 = mul i32 %temp_b_251, i32 %temp_a_251" [../mat_mult.cpp:17]   --->   Operation 3192 'mul' 'mul_ln17_14' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3193 [1/1] (3.17ns)   --->   "%mul_ln17_20 = mul i32 %temp_b_250, i32 %temp_a_250" [../mat_mult.cpp:17]   --->   Operation 3193 'mul' 'mul_ln17_20' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 3194 [1/1] (0.88ns)   --->   "%add_ln17_244 = add i32 %mul_ln17_20, i32 %mul_ln17_14" [../mat_mult.cpp:17]   --->   Operation 3194 'add' 'add_ln17_244' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 4.41>
ST_128 : Operation 3195 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i16 %indvar_flatten1" [../mat_mult.cpp:10]   --->   Operation 3195 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3196 [1/1] (0.00ns)   --->   "%tmp_253 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 254" [../mat_mult.cpp:10]   --->   Operation 3196 'bitconcatenate' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3197 [1/1] (0.00ns)   --->   "%tmp_254_cast = zext i16 %tmp_253" [../mat_mult.cpp:10]   --->   Operation 3197 'zext' 'tmp_254_cast' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3198 [1/1] (0.00ns)   --->   "%A_addr_254 = getelementptr i32 %A, i64 0, i64 %tmp_254_cast" [../mat_mult.cpp:10]   --->   Operation 3198 'getelementptr' 'A_addr_254' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3199 [1/1] (0.00ns)   --->   "%tmp_254 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty, i8 255" [../mat_mult.cpp:10]   --->   Operation 3199 'bitconcatenate' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3200 [1/1] (0.00ns)   --->   "%tmp_255_cast = zext i16 %tmp_254" [../mat_mult.cpp:10]   --->   Operation 3200 'zext' 'tmp_255_cast' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3201 [1/1] (0.00ns)   --->   "%A_addr_255 = getelementptr i32 %A, i64 0, i64 %tmp_255_cast" [../mat_mult.cpp:10]   --->   Operation 3201 'getelementptr' 'A_addr_255' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3202 [1/2] (1.24ns)   --->   "%temp_a_252 = load i16 %A_addr_252" [../mat_mult.cpp:10]   --->   Operation 3202 'load' 'temp_a_252' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_128 : Operation 3203 [1/2] (1.24ns)   --->   "%temp_a_253 = load i16 %A_addr_253" [../mat_mult.cpp:10]   --->   Operation 3203 'load' 'temp_a_253' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_128 : Operation 3204 [2/2] (1.24ns)   --->   "%temp_a_254 = load i16 %A_addr_254" [../mat_mult.cpp:10]   --->   Operation 3204 'load' 'temp_a_254' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_128 : Operation 3205 [2/2] (1.24ns)   --->   "%temp_a_255 = load i16 %A_addr_255" [../mat_mult.cpp:10]   --->   Operation 3205 'load' 'temp_a_255' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_128 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln16_119 = sext i10 %tmp_256_cast" [../mat_mult.cpp:16]   --->   Operation 3206 'sext' 'sext_ln16_119' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3207 [1/1] (0.00ns)   --->   "%zext_ln16_260 = zext i16 %sext_ln16_119" [../mat_mult.cpp:16]   --->   Operation 3207 'zext' 'zext_ln16_260' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3208 [1/1] (0.00ns)   --->   "%B_addr_254 = getelementptr i32 %B, i64 0, i64 %zext_ln16_260" [../mat_mult.cpp:16]   --->   Operation 3208 'getelementptr' 'B_addr_254' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3209 [1/1] (0.12ns)   --->   "%xor_ln16 = xor i1 %bit_sel, i1 1" [../mat_mult.cpp:16]   --->   Operation 3209 'xor' 'xor_ln16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3210 [1/1] (0.00ns)   --->   "%add_ln16_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %xor_ln16, i8 %trunc_ln16" [../mat_mult.cpp:16]   --->   Operation 3210 'bitconcatenate' 'add_ln16_s' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3211 [1/1] (0.00ns)   --->   "%sext_ln16_120 = sext i9 %add_ln16_s" [../mat_mult.cpp:16]   --->   Operation 3211 'sext' 'sext_ln16_120' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3212 [1/1] (0.00ns)   --->   "%zext_ln16_261 = zext i16 %sext_ln16_120" [../mat_mult.cpp:16]   --->   Operation 3212 'zext' 'zext_ln16_261' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3213 [1/1] (0.00ns)   --->   "%B_addr_255 = getelementptr i32 %B, i64 0, i64 %zext_ln16_261" [../mat_mult.cpp:16]   --->   Operation 3213 'getelementptr' 'B_addr_255' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 3214 [1/2] (1.24ns)   --->   "%temp_b_252 = load i16 %B_addr_252" [../mat_mult.cpp:16]   --->   Operation 3214 'load' 'temp_b_252' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_128 : Operation 3215 [1/2] (1.24ns)   --->   "%temp_b_253 = load i16 %B_addr_253" [../mat_mult.cpp:16]   --->   Operation 3215 'load' 'temp_b_253' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_128 : Operation 3216 [2/2] (1.24ns)   --->   "%temp_b_254 = load i16 %B_addr_254" [../mat_mult.cpp:16]   --->   Operation 3216 'load' 'temp_b_254' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_128 : Operation 3217 [2/2] (1.24ns)   --->   "%temp_b_255 = load i16 %B_addr_255" [../mat_mult.cpp:16]   --->   Operation 3217 'load' 'temp_b_255' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_128 : Operation 3218 [1/1] (3.17ns)   --->   "%mul_ln17_5 = mul i32 %temp_b_253, i32 %temp_a_253" [../mat_mult.cpp:17]   --->   Operation 3218 'mul' 'mul_ln17_5' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3219 [1/1] (3.17ns)   --->   "%mul_ln17_9 = mul i32 %temp_b_252, i32 %temp_a_252" [../mat_mult.cpp:17]   --->   Operation 3219 'mul' 'mul_ln17_9' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3220 [1/1] (0.78ns)   --->   "%add_ln10_1 = add i16 %indvar_flatten1_load, i16 1" [../mat_mult.cpp:10]   --->   Operation 3220 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3221 [1/1] (0.78ns)   --->   "%icmp_ln10 = icmp_eq  i16 %indvar_flatten1_load, i16 65535" [../mat_mult.cpp:10]   --->   Operation 3221 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 3222 [1/1] (0.38ns)   --->   "%store_ln10 = store i16 %add_ln10_1, i16 %indvar_flatten1" [../mat_mult.cpp:10]   --->   Operation 3222 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_128 : Operation 3223 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc22, void %for.end24" [../mat_mult.cpp:10]   --->   Operation 3223 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 129 <SV = 128> <Delay = 6.76>
ST_129 : Operation 3224 [1/2] (1.24ns)   --->   "%temp_a_254 = load i16 %A_addr_254" [../mat_mult.cpp:10]   --->   Operation 3224 'load' 'temp_a_254' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_129 : Operation 3225 [1/2] (1.24ns)   --->   "%temp_a_255 = load i16 %A_addr_255" [../mat_mult.cpp:10]   --->   Operation 3225 'load' 'temp_a_255' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_129 : Operation 3226 [1/2] (1.24ns)   --->   "%temp_b_254 = load i16 %B_addr_254" [../mat_mult.cpp:16]   --->   Operation 3226 'load' 'temp_b_254' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_129 : Operation 3227 [1/2] (1.24ns)   --->   "%temp_b_255 = load i16 %B_addr_255" [../mat_mult.cpp:16]   --->   Operation 3227 'load' 'temp_b_255' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_129 : Operation 3228 [1/1] (3.17ns)   --->   "%mul_ln17 = mul i32 %temp_b_255, i32 %temp_a_255" [../mat_mult.cpp:17]   --->   Operation 3228 'mul' 'mul_ln17' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3229 [1/1] (3.17ns)   --->   "%mul_ln17_2 = mul i32 %temp_b_254, i32 %temp_a_254" [../mat_mult.cpp:17]   --->   Operation 3229 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_245 = add i32 %add_ln17_244, i32 %add_ln17_243" [../mat_mult.cpp:17]   --->   Operation 3230 'add' 'add_ln17_245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 3231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_246 = add i32 %mul_ln17_9, i32 %mul_ln17_5" [../mat_mult.cpp:17]   --->   Operation 3231 'add' 'add_ln17_246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 3232 [1/1] (0.88ns)   --->   "%add_ln17_247 = add i32 %mul_ln17_2, i32 %mul_ln17" [../mat_mult.cpp:17]   --->   Operation 3232 'add' 'add_ln17_247' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 3233 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_248 = add i32 %add_ln17_247, i32 %add_ln17_246" [../mat_mult.cpp:17]   --->   Operation 3233 'add' 'add_ln17_248' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 3234 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_249 = add i32 %add_ln17_248, i32 %add_ln17_245" [../mat_mult.cpp:17]   --->   Operation 3234 'add' 'add_ln17_249' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 130 <SV = 129> <Delay = 4.90>
ST_130 : Operation 3235 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_1_VITIS_LOOP_11_2_str"   --->   Operation 3235 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3236 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 3236 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3237 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %add_ln19" [../mat_mult.cpp:19]   --->   Operation 3237 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3238 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln19" [../mat_mult.cpp:19]   --->   Operation 3238 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3239 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../mat_mult.cpp:13]   --->   Operation 3239 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 3240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_126 = add i32 %add_ln17_125, i32 %add_ln17_62" [../mat_mult.cpp:17]   --->   Operation 3240 'add' 'add_ln17_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 3241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_189 = add i32 %add_ln17_188, i32 %add_ln17_157" [../mat_mult.cpp:17]   --->   Operation 3241 'add' 'add_ln17_189' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 3242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_220 = add i32 %add_ln17_219, i32 %add_ln17_204" [../mat_mult.cpp:17]   --->   Operation 3242 'add' 'add_ln17_220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 3243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_235 = add i32 %add_ln17_234, i32 %add_ln17_227" [../mat_mult.cpp:17]   --->   Operation 3243 'add' 'add_ln17_235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 3244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_242 = add i32 %add_ln17_241, i32 %add_ln17_238" [../mat_mult.cpp:17]   --->   Operation 3244 'add' 'add_ln17_242' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 3245 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_250 = add i32 %add_ln17_249, i32 %add_ln17_242" [../mat_mult.cpp:17]   --->   Operation 3245 'add' 'add_ln17_250' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 3246 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_251 = add i32 %add_ln17_250, i32 %add_ln17_235" [../mat_mult.cpp:17]   --->   Operation 3246 'add' 'add_ln17_251' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 3247 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_252 = add i32 %add_ln17_251, i32 %add_ln17_220" [../mat_mult.cpp:17]   --->   Operation 3247 'add' 'add_ln17_252' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 3248 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln17_253 = add i32 %add_ln17_252, i32 %add_ln17_189" [../mat_mult.cpp:17]   --->   Operation 3248 'add' 'add_ln17_253' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 3249 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sum = add i32 %add_ln17_253, i32 %add_ln17_126" [../mat_mult.cpp:17]   --->   Operation 3249 'add' 'sum' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 3250 [1/1] (1.24ns)   --->   "%store_ln19 = store i32 %sum, i16 %C_addr" [../mat_mult.cpp:19]   --->   Operation 3250 'store' 'store_ln19' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_130 : Operation 3251 [1/1] (0.38ns)   --->   "%ret_ln22 = ret" [../mat_mult.cpp:22]   --->   Operation 3251 'ret' 'ret_ln22' <Predicate = (icmp_ln10)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.663ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'j3' [14]  (0.387 ns)
	'load' operation 9 bit ('j3_load', ../mat_mult.cpp:10) on local variable 'j3' [22]  (0.000 ns)
	'select' operation 9 bit ('select_ln10', ../mat_mult.cpp:10) [26]  (0.303 ns)
	'add' operation 10 bit ('add_ln16', ../mat_mult.cpp:16) [1062]  (0.725 ns)
	'getelementptr' operation 16 bit ('B_addr_1', ../mat_mult.cpp:16) [1064]  (0.000 ns)
	'load' operation 32 bit ('temp_b', ../mat_mult.cpp:16) on array 'B' [1836]  (1.248 ns)

 <State 2>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [797]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_93', ../mat_mult.cpp:17) [2184]  (3.170 ns)

 <State 3>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [799]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_202', ../mat_mult.cpp:17) [2293]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_1', ../mat_mult.cpp:17) [2348]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_2', ../mat_mult.cpp:17) [2349]  (0.731 ns)

 <State 4>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [801]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_140', ../mat_mult.cpp:17) [2231]  (3.170 ns)

 <State 5>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [803]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_129', ../mat_mult.cpp:17) [2220]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_4', ../mat_mult.cpp:17) [2351]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_5', ../mat_mult.cpp:17) [2352]  (0.731 ns)

 <State 6>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [805]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_208', ../mat_mult.cpp:17) [2299]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_7', ../mat_mult.cpp:17) [2354]  (0.880 ns)

 <State 7>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [807]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_150', ../mat_mult.cpp:17) [2241]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_8', ../mat_mult.cpp:17) [2355]  (0.880 ns)

 <State 8>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [810]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_133', ../mat_mult.cpp:17) [2224]  (3.170 ns)

 <State 9>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [811]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_92', ../mat_mult.cpp:17) [2183]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_11', ../mat_mult.cpp:17) [2358]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_12', ../mat_mult.cpp:17) [2359]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_13', ../mat_mult.cpp:17) [2360]  (0.731 ns)

 <State 10>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [813]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_6', ../mat_mult.cpp:17) [2097]  (3.170 ns)

 <State 11>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [815]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_128', ../mat_mult.cpp:17) [2219]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_16', ../mat_mult.cpp:17) [2363]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_17', ../mat_mult.cpp:17) [2364]  (0.731 ns)

 <State 12>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [817]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_1', ../mat_mult.cpp:17) [2092]  (3.170 ns)

 <State 13>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [819]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_250', ../mat_mult.cpp:17) [2341]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_19', ../mat_mult.cpp:17) [2366]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_20', ../mat_mult.cpp:17) [2367]  (0.731 ns)

 <State 14>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [821]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_68', ../mat_mult.cpp:17) [2159]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_22', ../mat_mult.cpp:17) [2369]  (0.880 ns)

 <State 15>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [823]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_177', ../mat_mult.cpp:17) [2268]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_23', ../mat_mult.cpp:17) [2370]  (0.880 ns)

 <State 16>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [826]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_58', ../mat_mult.cpp:17) [2149]  (3.170 ns)

 <State 17>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [827]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_41', ../mat_mult.cpp:17) [2132]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_26', ../mat_mult.cpp:17) [2373]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_27', ../mat_mult.cpp:17) [2374]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_28', ../mat_mult.cpp:17) [2375]  (0.731 ns)

 <State 18>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [829]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_7', ../mat_mult.cpp:17) [2098]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_31', ../mat_mult.cpp:17) [2378]  (0.880 ns)

 <State 19>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [831]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_51', ../mat_mult.cpp:17) [2142]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_32', ../mat_mult.cpp:17) [2379]  (0.880 ns)

 <State 20>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [833]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_145', ../mat_mult.cpp:17) [2236]  (3.170 ns)

 <State 21>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [835]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_30', ../mat_mult.cpp:17) [2121]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_35', ../mat_mult.cpp:17) [2382]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_36', ../mat_mult.cpp:17) [2383]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_37', ../mat_mult.cpp:17) [2384]  (0.731 ns)

 <State 22>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [837]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_211', ../mat_mult.cpp:17) [2302]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_38', ../mat_mult.cpp:17) [2385]  (0.880 ns)

 <State 23>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [839]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_187', ../mat_mult.cpp:17) [2278]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_39', ../mat_mult.cpp:17) [2386]  (0.880 ns)

 <State 24>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [842]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_101', ../mat_mult.cpp:17) [2192]  (3.170 ns)

 <State 25>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [843]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_247', ../mat_mult.cpp:17) [2338]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_42', ../mat_mult.cpp:17) [2389]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_43', ../mat_mult.cpp:17) [2390]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_44', ../mat_mult.cpp:17) [2391]  (0.731 ns)

 <State 26>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [845]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_61', ../mat_mult.cpp:17) [2152]  (3.170 ns)

 <State 27>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [847]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_159', ../mat_mult.cpp:17) [2250]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_47', ../mat_mult.cpp:17) [2394]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_48', ../mat_mult.cpp:17) [2395]  (0.731 ns)

 <State 28>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [849]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_40', ../mat_mult.cpp:17) [2131]  (3.170 ns)

 <State 29>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [851]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_185', ../mat_mult.cpp:17) [2276]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_50', ../mat_mult.cpp:17) [2397]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_51', ../mat_mult.cpp:17) [2398]  (0.731 ns)

 <State 30>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [853]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_114', ../mat_mult.cpp:17) [2205]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_53', ../mat_mult.cpp:17) [2400]  (0.880 ns)

 <State 31>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [855]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_42', ../mat_mult.cpp:17) [2133]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_54', ../mat_mult.cpp:17) [2401]  (0.880 ns)

 <State 32>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [858]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_243', ../mat_mult.cpp:17) [2334]  (3.170 ns)

 <State 33>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [859]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_231', ../mat_mult.cpp:17) [2322]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_57', ../mat_mult.cpp:17) [2404]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_58', ../mat_mult.cpp:17) [2405]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_59', ../mat_mult.cpp:17) [2406]  (0.731 ns)

 <State 34>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [861]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_215', ../mat_mult.cpp:17) [2306]  (3.170 ns)

 <State 35>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [863]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_236', ../mat_mult.cpp:17) [2327]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_64', ../mat_mult.cpp:17) [2411]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_65', ../mat_mult.cpp:17) [2412]  (0.731 ns)

 <State 36>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [865]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_24', ../mat_mult.cpp:17) [2115]  (3.170 ns)

 <State 37>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [867]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_117', ../mat_mult.cpp:17) [2208]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_67', ../mat_mult.cpp:17) [2414]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_68', ../mat_mult.cpp:17) [2415]  (0.731 ns)

 <State 38>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [869]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_214', ../mat_mult.cpp:17) [2305]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_70', ../mat_mult.cpp:17) [2417]  (0.880 ns)

 <State 39>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [871]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_89', ../mat_mult.cpp:17) [2180]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_71', ../mat_mult.cpp:17) [2418]  (0.880 ns)

 <State 40>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [874]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_60', ../mat_mult.cpp:17) [2151]  (3.170 ns)

 <State 41>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [875]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_155', ../mat_mult.cpp:17) [2246]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_74', ../mat_mult.cpp:17) [2421]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_75', ../mat_mult.cpp:17) [2422]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_76', ../mat_mult.cpp:17) [2423]  (0.731 ns)

 <State 42>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [877]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_106', ../mat_mult.cpp:17) [2197]  (3.170 ns)

 <State 43>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [879]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_56', ../mat_mult.cpp:17) [2147]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_79', ../mat_mult.cpp:17) [2426]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_80', ../mat_mult.cpp:17) [2427]  (0.731 ns)

 <State 44>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [881]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_39', ../mat_mult.cpp:17) [2130]  (3.170 ns)

 <State 45>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [883]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_31', ../mat_mult.cpp:17) [2122]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_82', ../mat_mult.cpp:17) [2429]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_83', ../mat_mult.cpp:17) [2430]  (0.731 ns)

 <State 46>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [885]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_45', ../mat_mult.cpp:17) [2136]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_85', ../mat_mult.cpp:17) [2432]  (0.880 ns)

 <State 47>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [887]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_83', ../mat_mult.cpp:17) [2174]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_86', ../mat_mult.cpp:17) [2433]  (0.880 ns)

 <State 48>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [890]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_34', ../mat_mult.cpp:17) [2125]  (3.170 ns)

 <State 49>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [891]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_203', ../mat_mult.cpp:17) [2294]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_89', ../mat_mult.cpp:17) [2436]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_90', ../mat_mult.cpp:17) [2437]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_91', ../mat_mult.cpp:17) [2438]  (0.731 ns)

 <State 50>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [893]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_18', ../mat_mult.cpp:17) [2109]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_94', ../mat_mult.cpp:17) [2441]  (0.880 ns)

 <State 51>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [895]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_127', ../mat_mult.cpp:17) [2218]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_95', ../mat_mult.cpp:17) [2442]  (0.880 ns)

 <State 52>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [898]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_154', ../mat_mult.cpp:17) [2245]  (3.170 ns)

 <State 53>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [899]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_86', ../mat_mult.cpp:17) [2177]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_98', ../mat_mult.cpp:17) [2445]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_99', ../mat_mult.cpp:17) [2446]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_100', ../mat_mult.cpp:17) [2447]  (0.731 ns)

 <State 54>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [901]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_220', ../mat_mult.cpp:17) [2311]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_101', ../mat_mult.cpp:17) [2448]  (0.880 ns)

 <State 55>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [903]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_115', ../mat_mult.cpp:17) [2206]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_102', ../mat_mult.cpp:17) [2449]  (0.880 ns)

 <State 56>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [905]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_3', ../mat_mult.cpp:17) [2094]  (3.170 ns)

 <State 57>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [907]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_179', ../mat_mult.cpp:17) [2270]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_105', ../mat_mult.cpp:17) [2452]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_106', ../mat_mult.cpp:17) [2453]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_107', ../mat_mult.cpp:17) [2454]  (0.731 ns)

 <State 58>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [910]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_55', ../mat_mult.cpp:17) [2146]  (3.170 ns)

 <State 59>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [911]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_26', ../mat_mult.cpp:17) [2117]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_110', ../mat_mult.cpp:17) [2457]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_111', ../mat_mult.cpp:17) [2458]  (0.731 ns)

 <State 60>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [914]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_207', ../mat_mult.cpp:17) [2298]  (3.170 ns)

 <State 61>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [915]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_182', ../mat_mult.cpp:17) [2273]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_113', ../mat_mult.cpp:17) [2460]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_114', ../mat_mult.cpp:17) [2461]  (0.731 ns)

 <State 62>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [917]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_147', ../mat_mult.cpp:17) [2238]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_116', ../mat_mult.cpp:17) [2463]  (0.880 ns)

 <State 63>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [919]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_120', ../mat_mult.cpp:17) [2211]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_117', ../mat_mult.cpp:17) [2464]  (0.880 ns)

 <State 64>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [922]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_87', ../mat_mult.cpp:17) [2178]  (3.170 ns)

 <State 65>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [923]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_76', ../mat_mult.cpp:17) [2167]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_120', ../mat_mult.cpp:17) [2467]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_121', ../mat_mult.cpp:17) [2468]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_122', ../mat_mult.cpp:17) [2469]  (0.731 ns)

 <State 66>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [925]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_71', ../mat_mult.cpp:17) [2162]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_127', ../mat_mult.cpp:17) [2474]  (0.880 ns)

 <State 67>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [927]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_84', ../mat_mult.cpp:17) [2175]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_128', ../mat_mult.cpp:17) [2475]  (0.880 ns)

 <State 68>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [929]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_113', ../mat_mult.cpp:17) [2204]  (3.170 ns)

 <State 69>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [931]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_148', ../mat_mult.cpp:17) [2239]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_131', ../mat_mult.cpp:17) [2478]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_132', ../mat_mult.cpp:17) [2479]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_133', ../mat_mult.cpp:17) [2480]  (0.731 ns)

 <State 70>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [933]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_205', ../mat_mult.cpp:17) [2296]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_134', ../mat_mult.cpp:17) [2481]  (0.880 ns)

 <State 71>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [935]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_17', ../mat_mult.cpp:17) [2108]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_135', ../mat_mult.cpp:17) [2482]  (0.880 ns)

 <State 72>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [937]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_105', ../mat_mult.cpp:17) [2196]  (3.170 ns)

 <State 73>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [939]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_196', ../mat_mult.cpp:17) [2287]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_138', ../mat_mult.cpp:17) [2485]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_139', ../mat_mult.cpp:17) [2486]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_140', ../mat_mult.cpp:17) [2487]  (0.731 ns)

 <State 74>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [941]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_50', ../mat_mult.cpp:17) [2141]  (3.170 ns)

 <State 75>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [943]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_165', ../mat_mult.cpp:17) [2256]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_143', ../mat_mult.cpp:17) [2490]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_144', ../mat_mult.cpp:17) [2491]  (0.731 ns)

 <State 76>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [945]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_49', ../mat_mult.cpp:17) [2140]  (3.170 ns)

 <State 77>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [947]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_193', ../mat_mult.cpp:17) [2284]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_146', ../mat_mult.cpp:17) [2493]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_147', ../mat_mult.cpp:17) [2494]  (0.731 ns)

 <State 78>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [949]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_97', ../mat_mult.cpp:17) [2188]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_149', ../mat_mult.cpp:17) [2496]  (0.880 ns)

 <State 79>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [951]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_4', ../mat_mult.cpp:17) [2095]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_150', ../mat_mult.cpp:17) [2497]  (0.880 ns)

 <State 80>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [954]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_23', ../mat_mult.cpp:17) [2114]  (3.170 ns)

 <State 81>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [955]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_122', ../mat_mult.cpp:17) [2213]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_153', ../mat_mult.cpp:17) [2500]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_154', ../mat_mult.cpp:17) [2501]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_155', ../mat_mult.cpp:17) [2502]  (0.731 ns)

 <State 82>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [957]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_62', ../mat_mult.cpp:17) [2153]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_158', ../mat_mult.cpp:17) [2505]  (0.880 ns)

 <State 83>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [959]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_19', ../mat_mult.cpp:17) [2110]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_159', ../mat_mult.cpp:17) [2506]  (0.880 ns)

 <State 84>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [962]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_103', ../mat_mult.cpp:17) [2194]  (3.170 ns)

 <State 85>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [963]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_213', ../mat_mult.cpp:17) [2304]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_162', ../mat_mult.cpp:17) [2509]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_163', ../mat_mult.cpp:17) [2510]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_164', ../mat_mult.cpp:17) [2511]  (0.731 ns)

 <State 86>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [965]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_199', ../mat_mult.cpp:17) [2290]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_165', ../mat_mult.cpp:17) [2512]  (0.880 ns)

 <State 87>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [967]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_192', ../mat_mult.cpp:17) [2283]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_166', ../mat_mult.cpp:17) [2513]  (0.880 ns)

 <State 88>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [970]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_69', ../mat_mult.cpp:17) [2160]  (3.170 ns)

 <State 89>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [971]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_204', ../mat_mult.cpp:17) [2295]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_169', ../mat_mult.cpp:17) [2516]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_170', ../mat_mult.cpp:17) [2517]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_171', ../mat_mult.cpp:17) [2518]  (0.731 ns)

 <State 90>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [974]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_112', ../mat_mult.cpp:17) [2203]  (3.170 ns)

 <State 91>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [975]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_249', ../mat_mult.cpp:17) [2340]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_174', ../mat_mult.cpp:17) [2521]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_175', ../mat_mult.cpp:17) [2522]  (0.731 ns)

 <State 92>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [977]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_36', ../mat_mult.cpp:17) [2127]  (3.170 ns)

 <State 93>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [979]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_81', ../mat_mult.cpp:17) [2172]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_177', ../mat_mult.cpp:17) [2524]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_178', ../mat_mult.cpp:17) [2525]  (0.731 ns)

 <State 94>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [981]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_132', ../mat_mult.cpp:17) [2223]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_180', ../mat_mult.cpp:17) [2527]  (0.880 ns)

 <State 95>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [983]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_190', ../mat_mult.cpp:17) [2281]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_181', ../mat_mult.cpp:17) [2528]  (0.880 ns)

 <State 96>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [986]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_167', ../mat_mult.cpp:17) [2258]  (3.170 ns)

 <State 97>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [987]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_78', ../mat_mult.cpp:17) [2169]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_184', ../mat_mult.cpp:17) [2531]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_185', ../mat_mult.cpp:17) [2532]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_186', ../mat_mult.cpp:17) [2533]  (0.731 ns)

 <State 98>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [990]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_75', ../mat_mult.cpp:17) [2166]  (3.170 ns)

 <State 99>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [991]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_245', ../mat_mult.cpp:17) [2336]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_191', ../mat_mult.cpp:17) [2538]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_192', ../mat_mult.cpp:17) [2539]  (0.731 ns)

 <State 100>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [994]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_10', ../mat_mult.cpp:17) [2101]  (3.170 ns)

 <State 101>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [995]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_191', ../mat_mult.cpp:17) [2282]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_194', ../mat_mult.cpp:17) [2541]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_195', ../mat_mult.cpp:17) [2542]  (0.731 ns)

 <State 102>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [997]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_48', ../mat_mult.cpp:17) [2139]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_197', ../mat_mult.cpp:17) [2544]  (0.880 ns)

 <State 103>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [999]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_162', ../mat_mult.cpp:17) [2253]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_198', ../mat_mult.cpp:17) [2545]  (0.880 ns)

 <State 104>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1001]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_29', ../mat_mult.cpp:17) [2120]  (3.170 ns)

 <State 105>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1003]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_157', ../mat_mult.cpp:17) [2248]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_201', ../mat_mult.cpp:17) [2548]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_202', ../mat_mult.cpp:17) [2549]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_203', ../mat_mult.cpp:17) [2550]  (0.731 ns)

 <State 106>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1005]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_38', ../mat_mult.cpp:17) [2129]  (3.170 ns)

 <State 107>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1007]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_178', ../mat_mult.cpp:17) [2269]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_206', ../mat_mult.cpp:17) [2553]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_207', ../mat_mult.cpp:17) [2554]  (0.731 ns)

 <State 108>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1010]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_16', ../mat_mult.cpp:17) [2107]  (3.170 ns)

 <State 109>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1011]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_219', ../mat_mult.cpp:17) [2310]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_209', ../mat_mult.cpp:17) [2556]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_210', ../mat_mult.cpp:17) [2557]  (0.731 ns)

 <State 110>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1013]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_126', ../mat_mult.cpp:17) [2217]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_212', ../mat_mult.cpp:17) [2559]  (0.880 ns)

 <State 111>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1015]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_33', ../mat_mult.cpp:17) [2124]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_213', ../mat_mult.cpp:17) [2560]  (0.880 ns)

 <State 112>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1018]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_161', ../mat_mult.cpp:17) [2252]  (3.170 ns)

 <State 113>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1019]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_123', ../mat_mult.cpp:17) [2214]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_216', ../mat_mult.cpp:17) [2563]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_217', ../mat_mult.cpp:17) [2564]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_218', ../mat_mult.cpp:17) [2565]  (0.731 ns)

 <State 114>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1021]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_47', ../mat_mult.cpp:17) [2138]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_221', ../mat_mult.cpp:17) [2568]  (0.880 ns)

 <State 115>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1023]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_228', ../mat_mult.cpp:17) [2319]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_222', ../mat_mult.cpp:17) [2569]  (0.880 ns)

 <State 116>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1026]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_137', ../mat_mult.cpp:17) [2228]  (3.170 ns)

 <State 117>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1027]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_108', ../mat_mult.cpp:17) [2199]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_225', ../mat_mult.cpp:17) [2572]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_226', ../mat_mult.cpp:17) [2573]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_227', ../mat_mult.cpp:17) [2574]  (0.731 ns)

 <State 118>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1029]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_52', ../mat_mult.cpp:17) [2143]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_228', ../mat_mult.cpp:17) [2575]  (0.880 ns)

 <State 119>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1031]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_252', ../mat_mult.cpp:17) [2343]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_229', ../mat_mult.cpp:17) [2576]  (0.880 ns)

 <State 120>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1034]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_189', ../mat_mult.cpp:17) [2280]  (3.170 ns)

 <State 121>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1035]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_170', ../mat_mult.cpp:17) [2261]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_232', ../mat_mult.cpp:17) [2579]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_233', ../mat_mult.cpp:17) [2580]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_234', ../mat_mult.cpp:17) [2581]  (0.731 ns)

 <State 122>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1038]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_119', ../mat_mult.cpp:17) [2210]  (3.170 ns)

 <State 123>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1039]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_104', ../mat_mult.cpp:17) [2195]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_237', ../mat_mult.cpp:17) [2584]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_238', ../mat_mult.cpp:17) [2585]  (0.731 ns)

 <State 124>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1042]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_65', ../mat_mult.cpp:17) [2156]  (3.170 ns)

 <State 125>: 6.029ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1043]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_54', ../mat_mult.cpp:17) [2145]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_240', ../mat_mult.cpp:17) [2587]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_241', ../mat_mult.cpp:17) [2588]  (0.731 ns)

 <State 126>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1045]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_35', ../mat_mult.cpp:17) [2126]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_243', ../mat_mult.cpp:17) [2590]  (0.880 ns)

 <State 127>: 5.298ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1047]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_20', ../mat_mult.cpp:17) [2111]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_244', ../mat_mult.cpp:17) [2591]  (0.880 ns)

 <State 128>: 4.418ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1050]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_5', ../mat_mult.cpp:17) [2096]  (3.170 ns)

 <State 129>: 6.760ns
The critical path consists of the following:
	'load' operation 32 bit ('temp_a', ../mat_mult.cpp:10) on array 'A' [1051]  (1.248 ns)
	'mul' operation 32 bit ('mul_ln17_2', ../mat_mult.cpp:17) [2093]  (3.170 ns)
	'add' operation 32 bit ('add_ln17_247', ../mat_mult.cpp:17) [2594]  (0.880 ns)
	'add' operation 32 bit ('add_ln17_248', ../mat_mult.cpp:17) [2595]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_249', ../mat_mult.cpp:17) [2596]  (0.731 ns)

 <State 130>: 4.903ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln17_242', ../mat_mult.cpp:17) [2589]  (0.000 ns)
	'add' operation 32 bit ('add_ln17_250', ../mat_mult.cpp:17) [2597]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_251', ../mat_mult.cpp:17) [2598]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_252', ../mat_mult.cpp:17) [2599]  (0.731 ns)
	'add' operation 32 bit ('add_ln17_253', ../mat_mult.cpp:17) [2600]  (0.731 ns)
	'add' operation 32 bit ('sum', ../mat_mult.cpp:17) [2601]  (0.731 ns)
	'store' operation 0 bit ('store_ln19', ../mat_mult.cpp:19) of variable 'sum', ../mat_mult.cpp:17 on array 'C' [2602]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
