<stg><name>add_bias_pre_L2</name>


<trans_list>

<trans id="22" from="1" to="2">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="2" to="3">
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="3" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %result_V_addr = getelementptr [26 x i18]* %result_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="result_V_addr"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
:1  store i18 65536, i18* %result_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_2, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp = icmp eq i5 %i, -7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_2 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_2 = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_V_addr = getelementptr [25 x i18]* %input_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="18" op_0_bw="5">
<![CDATA[
:4  %input_V_load = load i18* %input_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_s = zext i5 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="18" op_0_bw="5">
<![CDATA[
:4  %input_V_load = load i18* %input_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %result_V_addr_2 = getelementptr [26 x i18]* %result_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="result_V_addr_2"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
:6  store i18 %input_V_load, i18* %result_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="input_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="27" name="result_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="result_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="result_V" to="result_V_addr" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="StgValue_29" to="result_V_addr" fromId="29" toId="4">
</dataflow>
<dataflow id="31" from="StgValue_29" to="result_V_addr" fromId="29" toId="4">
</dataflow>
<dataflow id="33" from="StgValue_32" to="StgValue_5" fromId="32" toId="5">
</dataflow>
<dataflow id="34" from="result_V_addr" to="StgValue_5" fromId="4" toId="5">
</dataflow>
<dataflow id="36" from="StgValue_35" to="i" fromId="35" toId="7">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="37" from="StgValue_6" to="i" fromId="6" toId="7">
</dataflow>
<dataflow id="38" from="i_2" to="i" fromId="10" toId="7">
<BackEdge/>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="39" from="StgValue_21" to="i" fromId="21" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="40" from="i" to="tmp" fromId="7" toId="8">
</dataflow>
<dataflow id="42" from="StgValue_41" to="tmp" fromId="41" toId="8">
</dataflow>
<dataflow id="44" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="43" toId="9">
</dataflow>
<dataflow id="46" from="StgValue_45" to="empty" fromId="45" toId="9">
</dataflow>
<dataflow id="47" from="StgValue_45" to="empty" fromId="45" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_45" to="empty" fromId="45" toId="9">
</dataflow>
<dataflow id="49" from="i" to="i_2" fromId="7" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_50" to="i_2" fromId="50" toId="10">
</dataflow>
<dataflow id="52" from="tmp" to="StgValue_11" fromId="8" toId="11">
</dataflow>
<dataflow id="53" from="i" to="tmp_2" fromId="7" toId="12">
</dataflow>
<dataflow id="54" from="input_V" to="input_V_addr" fromId="26" toId="13">
</dataflow>
<dataflow id="55" from="StgValue_29" to="input_V_addr" fromId="29" toId="13">
</dataflow>
<dataflow id="56" from="tmp_2" to="input_V_addr" fromId="12" toId="13">
</dataflow>
<dataflow id="57" from="input_V_addr" to="input_V_load" fromId="13" toId="14">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecLoopName" to="StgValue_16" fromId="58" toId="16">
</dataflow>
<dataflow id="61" from="p_str3" to="StgValue_16" fromId="60" toId="16">
</dataflow>
<dataflow id="62" from="i_2" to="tmp_s" fromId="10" toId="17">
</dataflow>
<dataflow id="63" from="input_V_addr" to="input_V_load" fromId="13" toId="18">
</dataflow>
<dataflow id="64" from="result_V" to="result_V_addr_2" fromId="27" toId="19">
</dataflow>
<dataflow id="65" from="StgValue_29" to="result_V_addr_2" fromId="29" toId="19">
</dataflow>
<dataflow id="66" from="tmp_s" to="result_V_addr_2" fromId="17" toId="19">
</dataflow>
<dataflow id="67" from="input_V_load" to="StgValue_20" fromId="18" toId="20">
</dataflow>
<dataflow id="68" from="result_V_addr_2" to="StgValue_20" fromId="19" toId="20">
</dataflow>
<dataflow id="69" from="tmp" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
