// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hardware_encoding_computing (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        input_2,
        input_2_ap_vld,
        input_r_dout,
        input_r_empty_n,
        input_r_read,
        output_r_din,
        output_r_full_n,
        output_r_write,
        inputsize_dout,
        inputsize_empty_n,
        inputsize_read,
        compress_size_0_out_din,
        compress_size_0_out_full_n,
        compress_size_0_out_write
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_pp2_stage0 = 24'd32;
parameter    ap_ST_fsm_pp2_stage1 = 24'd64;
parameter    ap_ST_fsm_pp2_stage2 = 24'd128;
parameter    ap_ST_fsm_pp2_stage3 = 24'd256;
parameter    ap_ST_fsm_pp2_stage4 = 24'd512;
parameter    ap_ST_fsm_pp2_stage5 = 24'd1024;
parameter    ap_ST_fsm_pp2_stage6 = 24'd2048;
parameter    ap_ST_fsm_pp2_stage7 = 24'd4096;
parameter    ap_ST_fsm_pp2_stage8 = 24'd8192;
parameter    ap_ST_fsm_pp2_stage9 = 24'd16384;
parameter    ap_ST_fsm_pp2_stage10 = 24'd32768;
parameter    ap_ST_fsm_pp2_stage11 = 24'd65536;
parameter    ap_ST_fsm_pp2_stage12 = 24'd131072;
parameter    ap_ST_fsm_pp2_stage13 = 24'd262144;
parameter    ap_ST_fsm_pp2_stage14 = 24'd524288;
parameter    ap_ST_fsm_pp2_stage15 = 24'd1048576;
parameter    ap_ST_fsm_state24 = 24'd2097152;
parameter    ap_ST_fsm_state25 = 24'd4194304;
parameter    ap_ST_fsm_state26 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [31:0] input_2;
output   input_2_ap_vld;
input  [7:0] input_r_dout;
input   input_r_empty_n;
output   input_r_read;
output  [15:0] output_r_din;
input   output_r_full_n;
output   output_r_write;
input  [31:0] inputsize_dout;
input   inputsize_empty_n;
output   inputsize_read;
output  [31:0] compress_size_0_out_din;
input   compress_size_0_out_full_n;
output   compress_size_0_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] input_2;
reg input_2_ap_vld;
reg input_r_read;
reg output_r_write;
reg inputsize_read;
reg compress_size_0_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    input_r_blk_n;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage1;
reg   [0:0] icmp_ln236_1_reg_3218;
reg   [0:0] icmp_ln237_reg_3227;
reg    output_r_blk_n;
wire    ap_CS_fsm_state24;
reg    ap_enable_reg_pp2_iter1;
reg   [0:0] icmp_ln236_1_reg_3218_pp2_iter1_reg;
reg   [0:0] icmp_ln237_reg_3227_pp2_iter1_reg;
reg   [0:0] and_ln53_reg_3628;
reg   [0:0] and_ln60_reg_3632;
reg   [0:0] hit_reg_3647;
reg    inputsize_blk_n;
reg    compress_size_0_out_blk_n;
wire    ap_CS_fsm_state26;
reg   [30:0] i_2_reg_393;
wire   [15:0] add_ln213_fu_461_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_453_p3;
wire   [9:0] add_ln221_fu_489_p2;
wire    ap_CS_fsm_state4;
reg   [31:0] tmp_26_reg_3177;
wire   [0:0] icmp_ln236_fu_512_p2;
wire   [0:0] icmp_ln236_1_fu_542_p2;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state6_pp2_stage0_iter0;
wire    ap_block_state22_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [30:0] i_3_fu_547_p2;
reg   [30:0] i_3_reg_3222;
wire   [0:0] icmp_ln237_fu_557_p2;
reg   [7:0] tmp_27_reg_3231;
reg    ap_predicate_op97_read_state7;
reg    ap_block_state7_pp2_stage1_iter0;
reg    ap_predicate_op577_write_state23;
reg    ap_block_state23_pp2_stage1_iter1;
reg    ap_block_pp2_stage1_11001;
wire   [21:0] add_ln26_fu_614_p2;
reg   [21:0] add_ln26_reg_3240;
reg   [15:0] lshr_ln1_reg_3245;
reg   [0:0] tmp_5_reg_3250;
reg   [0:0] tmp_6_reg_3256;
reg   [0:0] tmp_7_reg_3263;
reg   [0:0] tmp_8_reg_3270;
reg   [0:0] tmp_9_reg_3277;
reg   [0:0] tmp_10_reg_3284;
wire   [31:0] add_ln25_2_fu_816_p2;
reg   [31:0] add_ln25_2_reg_3291;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_state8_pp2_stage2_iter0;
wire    ap_block_pp2_stage2_11001;
wire   [25:0] add_ln27_3_fu_861_p2;
reg   [25:0] add_ln27_3_reg_3297;
wire   [14:0] add_ln25_21_fu_873_p2;
reg   [14:0] add_ln25_21_reg_3302;
wire   [25:0] xor_ln25_2_fu_1037_p2;
reg   [25:0] xor_ln25_2_reg_3307;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_state9_pp2_stage3_iter0;
wire    ap_block_pp2_stage3_11001;
wire   [31:0] add_ln25_4_fu_1043_p2;
reg   [31:0] add_ln25_4_reg_3312;
wire   [14:0] xor_ln26_2_fu_1049_p2;
reg   [14:0] xor_ln26_2_reg_3318;
wire   [15:0] trunc_ln26_18_fu_1055_p1;
reg   [15:0] trunc_ln26_18_reg_3323;
wire   [4:0] trunc_ln27_7_fu_1059_p1;
reg   [4:0] trunc_ln27_7_reg_3328;
wire   [25:0] xor_ln25_4_fu_1265_p2;
reg   [25:0] xor_ln25_4_reg_3333;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_state10_pp2_stage4_iter0;
wire    ap_block_pp2_stage4_11001;
wire   [31:0] add_ln25_6_fu_1271_p2;
reg   [31:0] add_ln25_6_reg_3338;
wire   [14:0] xor_ln26_4_fu_1277_p2;
reg   [14:0] xor_ln26_4_reg_3344;
wire   [15:0] trunc_ln26_22_fu_1283_p1;
reg   [15:0] trunc_ln26_22_reg_3349;
wire   [4:0] trunc_ln27_10_fu_1287_p1;
reg   [4:0] trunc_ln27_10_reg_3354;
wire   [11:0] trunc_ln244_fu_1291_p1;
reg   [11:0] trunc_ln244_reg_3359;
wire    ap_CS_fsm_pp2_stage5;
wire    ap_block_state11_pp2_stage5_iter0;
wire    ap_block_pp2_stage5_11001;
wire   [0:0] trunc_ln244_1_fu_1295_p1;
reg   [0:0] trunc_ln244_1_reg_3366;
wire   [0:0] tmp_11_fu_1479_p3;
reg   [0:0] tmp_11_reg_3371;
wire   [25:0] xor_ln25_6_fu_1513_p2;
reg   [25:0] xor_ln25_6_reg_3377;
wire   [31:0] add_ln25_8_fu_1519_p2;
reg   [31:0] add_ln25_8_reg_3382;
wire   [14:0] xor_ln26_6_fu_1525_p2;
reg   [14:0] xor_ln26_6_reg_3388;
wire   [15:0] trunc_ln26_24_fu_1531_p1;
reg   [15:0] trunc_ln26_24_reg_3393;
wire   [4:0] trunc_ln27_14_fu_1535_p1;
reg   [4:0] trunc_ln27_14_reg_3398;
reg   [0:0] tmp_12_reg_3403;
reg   [0:0] tmp_13_reg_3410;
reg   [0:0] tmp_14_reg_3417;
reg   [0:0] tmp_15_reg_3424;
reg   [0:0] tmp_16_reg_3431;
reg   [0:0] tmp_17_reg_3438;
reg   [0:0] tmp_18_reg_3445;
reg   [0:0] tmp_19_reg_3452;
reg   [0:0] tmp_20_reg_3459;
reg   [0:0] tmp_21_reg_3466;
wire   [25:0] xor_ln25_8_fu_1821_p2;
reg   [25:0] xor_ln25_8_reg_3473;
wire    ap_CS_fsm_pp2_stage6;
wire    ap_block_state12_pp2_stage6_iter0;
wire    ap_block_pp2_stage6_11001;
wire   [31:0] add_ln25_10_fu_1827_p2;
reg   [31:0] add_ln25_10_reg_3478;
wire   [14:0] xor_ln26_8_fu_1833_p2;
reg   [14:0] xor_ln26_8_reg_3484;
wire   [15:0] trunc_ln26_26_fu_1839_p1;
reg   [15:0] trunc_ln26_26_reg_3489;
wire   [4:0] trunc_ln27_18_fu_1843_p1;
reg   [4:0] trunc_ln27_18_reg_3494;
wire   [25:0] xor_ln25_10_fu_2049_p2;
reg   [25:0] xor_ln25_10_reg_3499;
wire    ap_CS_fsm_pp2_stage7;
wire    ap_block_state13_pp2_stage7_iter0;
wire    ap_block_pp2_stage7_11001;
wire   [31:0] add_ln25_12_fu_2055_p2;
reg   [31:0] add_ln25_12_reg_3504;
wire   [14:0] xor_ln26_10_fu_2061_p2;
reg   [14:0] xor_ln26_10_reg_3510;
wire   [15:0] trunc_ln26_28_fu_2067_p1;
reg   [15:0] trunc_ln26_28_reg_3515;
wire   [4:0] trunc_ln27_22_fu_2071_p1;
reg   [4:0] trunc_ln27_22_reg_3520;
wire   [25:0] xor_ln25_12_fu_2277_p2;
reg   [25:0] xor_ln25_12_reg_3525;
wire    ap_CS_fsm_pp2_stage8;
wire    ap_block_state14_pp2_stage8_iter0;
wire    ap_block_pp2_stage8_11001;
wire   [31:0] add_ln25_14_fu_2283_p2;
reg   [31:0] add_ln25_14_reg_3530;
wire   [14:0] xor_ln26_12_fu_2289_p2;
reg   [14:0] xor_ln26_12_reg_3536;
wire   [15:0] trunc_ln26_30_fu_2295_p1;
reg   [15:0] trunc_ln26_30_reg_3541;
wire   [4:0] trunc_ln27_26_fu_2299_p1;
reg   [4:0] trunc_ln27_26_reg_3546;
wire   [25:0] xor_ln25_14_fu_2505_p2;
reg   [25:0] xor_ln25_14_reg_3551;
wire    ap_CS_fsm_pp2_stage9;
wire    ap_block_state15_pp2_stage9_iter0;
wire    ap_block_pp2_stage9_11001;
wire   [31:0] add_ln25_16_fu_2511_p2;
reg   [31:0] add_ln25_16_reg_3556;
wire   [14:0] xor_ln26_14_fu_2517_p2;
reg   [14:0] xor_ln26_14_reg_3562;
wire   [15:0] trunc_ln26_32_fu_2523_p1;
reg   [15:0] trunc_ln26_32_reg_3567;
wire   [4:0] trunc_ln27_30_fu_2527_p1;
reg   [4:0] trunc_ln27_30_reg_3572;
wire   [25:0] xor_ln25_16_fu_2733_p2;
reg   [25:0] xor_ln25_16_reg_3577;
wire    ap_CS_fsm_pp2_stage10;
wire    ap_block_state16_pp2_stage10_iter0;
wire    ap_block_pp2_stage10_11001;
wire   [31:0] add_ln25_18_fu_2739_p2;
reg   [31:0] add_ln25_18_reg_3582;
wire   [14:0] xor_ln26_16_fu_2745_p2;
reg   [14:0] xor_ln26_16_reg_3588;
wire   [15:0] trunc_ln26_34_fu_2751_p1;
reg   [15:0] trunc_ln26_34_reg_3593;
wire   [4:0] trunc_ln27_34_fu_2755_p1;
reg   [4:0] trunc_ln27_34_reg_3598;
reg   [14:0] hash_table_0_addr_2_reg_3603;
wire    ap_CS_fsm_pp2_stage11;
wire    ap_block_state17_pp2_stage11_iter0;
wire    ap_block_pp2_stage11_11001;
reg   [14:0] hash_table_1_addr_2_reg_3609;
wire   [19:0] key_assign_fu_2895_p3;
reg   [19:0] key_assign_reg_3615;
wire    ap_CS_fsm_pp2_stage12;
wire    ap_block_state18_pp2_stage12_iter0;
wire    ap_block_pp2_stage12_11001;
wire   [0:0] valid_0_fu_2919_p3;
reg   [0:0] valid_0_reg_3620;
wire   [0:0] valid_1_fu_2945_p3;
reg   [0:0] valid_1_reg_3624;
wire   [0:0] and_ln53_fu_2959_p2;
wire   [0:0] and_ln60_fu_2971_p2;
reg   [31:0] output_pos_2_reg_3636;
wire    ap_CS_fsm_pp2_stage15;
wire    ap_block_state21_pp2_stage15_iter0;
wire    ap_block_pp2_stage15_11001;
wire   [11:0] empty_53_fu_2990_p1;
reg   [11:0] empty_53_reg_3642;
wire   [0:0] hit_fu_2994_p1;
reg   [31:0] my_assoc_mem_fill_1_load_reg_3651;
wire   [0:0] icmp_ln119_fu_3041_p2;
reg   [0:0] icmp_ln119_reg_3658;
reg   [8:0] mem_upper_key_mem_addr_reg_3662;
reg   [8:0] mem_middle_key_mem_addr_reg_3667;
reg   [8:0] mem_lower_key_mem_addr_reg_3672;
wire   [31:0] grp_fu_448_p2;
reg    ap_block_state5;
wire    ap_block_pp2_stage15_subdone;
reg    ap_predicate_tran23to24_state21;
reg    ap_predicate_tran23to25_state21;
reg    ap_condition_pp2_flush_enable;
reg    ap_block_pp2_stage1_subdone;
reg   [14:0] hash_table_0_address0;
reg    hash_table_0_ce0;
reg    hash_table_0_we0;
wire   [32:0] hash_table_0_q0;
reg   [14:0] hash_table_0_address1;
reg    hash_table_0_ce1;
reg    hash_table_0_we1;
reg   [32:0] hash_table_0_d1;
reg   [14:0] hash_table_1_address0;
reg    hash_table_1_ce0;
reg    hash_table_1_we0;
wire   [32:0] hash_table_1_q0;
reg   [14:0] hash_table_1_address1;
reg    hash_table_1_ce1;
reg    hash_table_1_we1;
reg   [32:0] hash_table_1_d1;
reg   [8:0] my_assoc_mem_upper_key_mem_address0;
reg    my_assoc_mem_upper_key_mem_ce0;
reg    my_assoc_mem_upper_key_mem_we0;
reg   [63:0] my_assoc_mem_upper_key_mem_d0;
wire   [63:0] my_assoc_mem_upper_key_mem_q0;
reg   [8:0] my_assoc_mem_middle_key_mem_address0;
reg    my_assoc_mem_middle_key_mem_ce0;
reg    my_assoc_mem_middle_key_mem_we0;
reg   [63:0] my_assoc_mem_middle_key_mem_d0;
wire   [63:0] my_assoc_mem_middle_key_mem_q0;
reg   [8:0] my_assoc_mem_lower_key_mem_address0;
reg    my_assoc_mem_lower_key_mem_ce0;
reg    my_assoc_mem_lower_key_mem_we0;
reg   [63:0] my_assoc_mem_lower_key_mem_d0;
wire   [63:0] my_assoc_mem_lower_key_mem_q0;
reg   [5:0] my_assoc_mem_value_address0;
reg    my_assoc_mem_value_ce0;
reg    my_assoc_mem_value_we0;
wire   [11:0] my_assoc_mem_value_q0;
wire    grp_assoc_lookup_fu_432_ap_start;
wire    grp_assoc_lookup_fu_432_ap_done;
wire    grp_assoc_lookup_fu_432_ap_idle;
wire    grp_assoc_lookup_fu_432_ap_ready;
reg    grp_assoc_lookup_fu_432_ap_ce;
wire   [8:0] grp_assoc_lookup_fu_432_mem_upper_key_mem_address0;
wire    grp_assoc_lookup_fu_432_mem_upper_key_mem_ce0;
wire   [8:0] grp_assoc_lookup_fu_432_mem_middle_key_mem_address0;
wire    grp_assoc_lookup_fu_432_mem_middle_key_mem_ce0;
wire   [8:0] grp_assoc_lookup_fu_432_mem_lower_key_mem_address0;
wire    grp_assoc_lookup_fu_432_mem_lower_key_mem_ce0;
wire   [5:0] grp_assoc_lookup_fu_432_mem_value_address0;
wire    grp_assoc_lookup_fu_432_mem_value_ce0;
wire   [0:0] grp_assoc_lookup_fu_432_ap_return_0;
wire   [31:0] grp_assoc_lookup_fu_432_ap_return_1;
reg    ap_predicate_op524_call_state19;
reg    ap_predicate_op525_call_state20;
reg    ap_predicate_op532_call_state21;
wire    ap_block_state19_pp2_stage13_iter0_ignore_call0;
wire    ap_block_pp2_stage13_11001_ignoreCallOp524;
wire    ap_CS_fsm_pp2_stage13;
wire    ap_block_state20_pp2_stage14_iter0_ignore_call0;
wire    ap_block_pp2_stage14_11001_ignoreCallOp525;
wire    ap_CS_fsm_pp2_stage14;
wire    ap_block_state21_pp2_stage15_iter0_ignore_call0;
wire    ap_block_pp2_stage15_11001_ignoreCallOp532;
reg   [15:0] i_reg_371;
reg    ap_block_state1;
reg   [9:0] i_1_reg_382;
wire   [0:0] icmp_ln221_fu_495_p2;
wire    ap_CS_fsm_state3;
reg   [30:0] ap_phi_mux_i_2_phi_fu_397_p4;
wire    ap_block_pp2_stage0;
reg   [31:0] compress_size_0_dc_01_ph_reg_404;
reg   [31:0] compress_size_0_dc_01_reg_416;
wire    ap_CS_fsm_state25;
reg    grp_assoc_lookup_fu_432_ap_start_reg;
reg    ap_predicate_op524_call_state19_state18;
wire    ap_block_pp2_stage13;
wire    ap_block_pp2_stage14;
wire    ap_block_pp2_stage15;
wire   [63:0] i_cast31_i_fu_467_p1;
wire   [63:0] zext_ln216_fu_483_p1;
wire   [63:0] i_1_cast_i_fu_501_p1;
wire   [63:0] zext_ln41_fu_2889_p1;
wire    ap_block_pp2_stage11;
wire   [63:0] zext_ln121_fu_3068_p1;
wire   [63:0] zext_ln122_fu_3083_p1;
wire   [63:0] zext_ln123_fu_3088_p1;
wire   [63:0] zext_ln124_fu_3093_p1;
reg   [15:0] prefix_code_1_fu_186;
wire   [15:0] zext_ln244_fu_3123_p1;
wire   [15:0] trunc_ln187_fu_3002_p1;
wire   [15:0] zext_ln63_fu_2941_p1;
wire   [15:0] zext_ln56_fu_2915_p1;
wire   [15:0] zext_ln231_fu_508_p1;
wire    ap_block_pp2_stage5;
reg   [31:0] my_assoc_mem_fill_1_fu_190;
wire   [31:0] my_assoc_mem_fill_fu_3097_p2;
reg   [31:0] output_pos_fu_194;
reg   [31:0] value_fu_198;
wire   [31:0] next_code_fu_3107_p2;
reg    ap_block_pp2_stage1_01001;
reg   [31:0] input_2_preg;
wire   [32:0] or_ln1_fu_3006_p5;
wire   [32:0] or_ln2_fu_3017_p5;
wire   [63:0] or_ln121_fu_3135_p2;
wire   [63:0] or_ln122_fu_3142_p2;
wire   [63:0] or_ln123_fu_3149_p2;
wire   [14:0] empty_51_fu_473_p1;
wire   [14:0] or_ln213_fu_477_p2;
wire   [31:0] i_2_cast_i_fu_538_p1;
wire   [31:0] zext_ln237_fu_553_p1;
wire   [0:0] trunc_ln181_fu_562_p1;
wire   [10:0] or_ln_fu_566_p6;
wire   [0:0] tmp_4_fu_584_p3;
wire   [11:0] zext_ln25_fu_580_p1;
wire   [11:0] zext_ln25_1_fu_592_p1;
wire   [11:0] add_ln25_fu_596_p2;
wire   [21:0] shl_ln_fu_606_p3;
wire   [21:0] zext_ln26_fu_602_p1;
wire    ap_block_pp2_stage2;
wire   [21:0] zext_ln27_fu_678_p1;
wire   [21:0] xor_ln27_fu_681_p2;
wire   [22:0] zext_ln25_2_fu_686_p1;
wire   [22:0] zext_ln25_3_fu_690_p1;
wire   [22:0] add_ln25_1_fu_700_p2;
wire   [21:0] trunc_ln26_fu_710_p1;
wire   [15:0] trunc_ln26_12_fu_726_p1;
wire   [31:0] shl_ln26_1_fu_714_p3;
wire   [31:0] zext_ln26_1_fu_706_p1;
wire   [31:0] add_ln26_1_fu_738_p2;
wire   [25:0] lshr_ln27_1_fu_744_p4;
wire   [14:0] trunc_ln25_fu_696_p1;
wire   [14:0] zext_ln25_21_fu_693_p1;
wire   [4:0] trunc_ln27_fu_764_p1;
wire   [25:0] trunc_ln1_fu_730_p3;
wire   [25:0] zext_ln26_2_fu_722_p1;
wire   [31:0] zext_ln27_1_fu_754_p1;
wire   [14:0] trunc_ln27_2_fu_768_p3;
wire   [14:0] add_ln27_fu_758_p2;
wire   [25:0] add_ln27_1_fu_776_p2;
wire   [31:0] xor_ln27_1_fu_782_p2;
wire   [31:0] zext_ln25_4_fu_788_p1;
wire   [14:0] trunc_ln25_1_fu_797_p4;
wire   [14:0] add_ln25_19_fu_791_p2;
wire   [15:0] trunc_ln26_14_fu_831_p1;
wire   [4:0] trunc_ln27_3_fu_843_p1;
wire   [25:0] xor_ln25_fu_807_p2;
wire   [25:0] zext_ln25_22_fu_813_p1;
wire   [25:0] add_ln27_2_fu_855_p2;
wire   [25:0] trunc_ln26_1_fu_835_p3;
wire   [14:0] xor_ln26_fu_822_p2;
wire   [14:0] zext_ln26_3_fu_828_p1;
wire   [14:0] add_ln25_20_fu_867_p2;
wire   [14:0] trunc_ln27_4_fu_847_p3;
wire    ap_block_pp2_stage3;
wire   [31:0] shl_ln26_fu_879_p2;
wire   [31:0] add_ln26_2_fu_884_p2;
wire   [25:0] lshr_ln27_2_fu_889_p4;
wire   [31:0] zext_ln27_2_fu_899_p1;
wire   [31:0] xor_ln27_2_fu_903_p2;
wire   [31:0] zext_ln25_5_fu_909_p1;
wire   [31:0] add_ln25_3_fu_930_p2;
wire   [14:0] trunc_ln25_2_fu_912_p4;
wire   [15:0] trunc_ln26_16_fu_950_p1;
wire   [31:0] shl_ln26_2_fu_936_p2;
wire   [31:0] add_ln26_3_fu_962_p2;
wire   [25:0] lshr_ln27_3_fu_968_p4;
wire   [4:0] trunc_ln27_5_fu_982_p1;
wire   [25:0] xor_ln25_1_fu_922_p2;
wire   [25:0] zext_ln25_23_fu_927_p1;
wire   [25:0] add_ln27_4_fu_994_p2;
wire   [25:0] trunc_ln26_2_fu_954_p3;
wire   [31:0] zext_ln27_3_fu_978_p1;
wire   [14:0] xor_ln26_1_fu_942_p2;
wire   [14:0] zext_ln26_4_fu_947_p1;
wire   [14:0] add_ln25_22_fu_1015_p2;
wire   [14:0] trunc_ln27_6_fu_986_p3;
wire   [25:0] add_ln27_5_fu_1000_p2;
wire   [31:0] xor_ln27_3_fu_1006_p2;
wire   [31:0] zext_ln25_6_fu_1012_p1;
wire   [14:0] trunc_ln25_3_fu_1027_p4;
wire   [14:0] add_ln25_23_fu_1021_p2;
wire    ap_block_pp2_stage4;
wire   [31:0] shl_ln26_3_fu_1066_p2;
wire   [31:0] add_ln26_4_fu_1081_p2;
wire   [25:0] lshr_ln27_4_fu_1086_p4;
wire   [25:0] zext_ln25_24_fu_1063_p1;
wire   [25:0] add_ln27_6_fu_1107_p2;
wire   [25:0] trunc_ln26_3_fu_1074_p3;
wire   [31:0] zext_ln27_4_fu_1096_p1;
wire   [14:0] zext_ln26_5_fu_1071_p1;
wire   [14:0] add_ln25_24_fu_1127_p2;
wire   [14:0] trunc_ln27_8_fu_1100_p3;
wire   [25:0] add_ln27_7_fu_1112_p2;
wire   [31:0] xor_ln27_4_fu_1118_p2;
wire   [31:0] zext_ln25_7_fu_1124_p1;
wire   [31:0] add_ln25_5_fu_1157_p2;
wire   [14:0] trunc_ln25_4_fu_1138_p4;
wire   [14:0] add_ln25_25_fu_1132_p2;
wire   [15:0] trunc_ln26_20_fu_1178_p1;
wire   [31:0] shl_ln26_4_fu_1163_p2;
wire   [31:0] add_ln26_5_fu_1190_p2;
wire   [25:0] lshr_ln27_5_fu_1196_p4;
wire   [4:0] trunc_ln27_9_fu_1210_p1;
wire   [25:0] xor_ln25_3_fu_1148_p2;
wire   [25:0] zext_ln25_25_fu_1154_p1;
wire   [25:0] add_ln27_8_fu_1222_p2;
wire   [25:0] trunc_ln26_4_fu_1182_p3;
wire   [31:0] zext_ln27_5_fu_1206_p1;
wire   [14:0] xor_ln26_3_fu_1169_p2;
wire   [14:0] zext_ln26_6_fu_1175_p1;
wire   [14:0] add_ln25_26_fu_1243_p2;
wire   [14:0] trunc_ln27_s_fu_1214_p3;
wire   [25:0] add_ln27_9_fu_1228_p2;
wire   [31:0] xor_ln27_5_fu_1234_p2;
wire   [31:0] zext_ln25_8_fu_1240_p1;
wire   [14:0] trunc_ln25_5_fu_1255_p4;
wire   [14:0] add_ln25_27_fu_1249_p2;
wire   [31:0] shl_ln26_5_fu_1302_p2;
wire   [31:0] add_ln26_6_fu_1317_p2;
wire   [25:0] lshr_ln27_6_fu_1322_p4;
wire   [25:0] zext_ln25_26_fu_1299_p1;
wire   [25:0] add_ln27_10_fu_1343_p2;
wire   [25:0] trunc_ln26_5_fu_1310_p3;
wire   [31:0] zext_ln27_6_fu_1332_p1;
wire   [14:0] zext_ln26_7_fu_1307_p1;
wire   [14:0] add_ln25_28_fu_1364_p2;
wire   [14:0] trunc_ln27_11_fu_1336_p3;
wire   [25:0] add_ln27_11_fu_1348_p2;
wire   [31:0] xor_ln27_6_fu_1354_p2;
wire   [31:0] zext_ln25_9_fu_1360_p1;
wire   [31:0] add_ln25_7_fu_1395_p2;
wire   [14:0] trunc_ln25_6_fu_1375_p4;
wire   [14:0] add_ln25_29_fu_1369_p2;
wire   [15:0] trunc_ln26_23_fu_1417_p1;
wire   [31:0] shl_ln26_6_fu_1401_p2;
wire   [31:0] add_ln26_7_fu_1429_p2;
wire   [25:0] lshr_ln27_7_fu_1435_p4;
wire   [4:0] trunc_ln27_12_fu_1449_p1;
wire   [25:0] xor_ln25_5_fu_1385_p2;
wire   [25:0] zext_ln25_27_fu_1391_p1;
wire   [25:0] add_ln27_12_fu_1461_p2;
wire   [25:0] trunc_ln26_6_fu_1421_p3;
wire   [31:0] zext_ln27_7_fu_1445_p1;
wire   [14:0] xor_ln26_5_fu_1407_p2;
wire   [14:0] zext_ln26_8_fu_1413_p1;
wire   [14:0] add_ln25_30_fu_1491_p2;
wire   [14:0] trunc_ln27_13_fu_1453_p3;
wire   [25:0] add_ln27_13_fu_1467_p2;
wire   [31:0] xor_ln27_7_fu_1473_p2;
wire   [31:0] zext_ln25_10_fu_1487_p1;
wire   [14:0] trunc_ln25_7_fu_1503_p4;
wire   [14:0] add_ln25_31_fu_1497_p2;
wire    ap_block_pp2_stage6;
wire   [31:0] shl_ln26_7_fu_1622_p2;
wire   [31:0] add_ln26_8_fu_1637_p2;
wire   [25:0] lshr_ln27_8_fu_1642_p4;
wire   [25:0] zext_ln25_28_fu_1619_p1;
wire   [25:0] add_ln27_14_fu_1663_p2;
wire   [25:0] trunc_ln26_7_fu_1630_p3;
wire   [31:0] zext_ln27_8_fu_1652_p1;
wire   [14:0] zext_ln26_9_fu_1627_p1;
wire   [14:0] add_ln25_32_fu_1683_p2;
wire   [14:0] trunc_ln27_15_fu_1656_p3;
wire   [25:0] add_ln27_15_fu_1668_p2;
wire   [31:0] xor_ln27_8_fu_1674_p2;
wire   [31:0] zext_ln25_11_fu_1680_p1;
wire   [31:0] add_ln25_9_fu_1713_p2;
wire   [14:0] trunc_ln25_8_fu_1694_p4;
wire   [14:0] add_ln25_33_fu_1688_p2;
wire   [15:0] trunc_ln26_25_fu_1734_p1;
wire   [31:0] shl_ln26_8_fu_1719_p2;
wire   [31:0] add_ln26_9_fu_1746_p2;
wire   [25:0] lshr_ln27_9_fu_1752_p4;
wire   [4:0] trunc_ln27_16_fu_1766_p1;
wire   [25:0] xor_ln25_7_fu_1704_p2;
wire   [25:0] zext_ln25_29_fu_1710_p1;
wire   [25:0] add_ln27_16_fu_1778_p2;
wire   [25:0] trunc_ln26_8_fu_1738_p3;
wire   [31:0] zext_ln27_9_fu_1762_p1;
wire   [14:0] xor_ln26_7_fu_1725_p2;
wire   [14:0] zext_ln26_10_fu_1731_p1;
wire   [14:0] add_ln25_34_fu_1799_p2;
wire   [14:0] trunc_ln27_17_fu_1770_p3;
wire   [25:0] add_ln27_17_fu_1784_p2;
wire   [31:0] xor_ln27_9_fu_1790_p2;
wire   [31:0] zext_ln25_12_fu_1796_p1;
wire   [14:0] trunc_ln25_9_fu_1811_p4;
wire   [14:0] add_ln25_35_fu_1805_p2;
wire    ap_block_pp2_stage7;
wire   [31:0] shl_ln26_9_fu_1850_p2;
wire   [31:0] add_ln26_10_fu_1865_p2;
wire   [25:0] lshr_ln27_s_fu_1870_p4;
wire   [25:0] zext_ln25_30_fu_1847_p1;
wire   [25:0] add_ln27_18_fu_1891_p2;
wire   [25:0] trunc_ln26_9_fu_1858_p3;
wire   [31:0] zext_ln27_10_fu_1880_p1;
wire   [14:0] zext_ln26_11_fu_1855_p1;
wire   [14:0] add_ln25_36_fu_1911_p2;
wire   [14:0] trunc_ln27_19_fu_1884_p3;
wire   [25:0] add_ln27_19_fu_1896_p2;
wire   [31:0] xor_ln27_10_fu_1902_p2;
wire   [31:0] zext_ln25_13_fu_1908_p1;
wire   [31:0] add_ln25_11_fu_1941_p2;
wire   [14:0] trunc_ln25_s_fu_1922_p4;
wire   [14:0] add_ln25_37_fu_1916_p2;
wire   [15:0] trunc_ln26_27_fu_1962_p1;
wire   [31:0] shl_ln26_10_fu_1947_p2;
wire   [31:0] add_ln26_11_fu_1974_p2;
wire   [25:0] lshr_ln27_10_fu_1980_p4;
wire   [4:0] trunc_ln27_20_fu_1994_p1;
wire   [25:0] xor_ln25_9_fu_1932_p2;
wire   [25:0] zext_ln25_31_fu_1938_p1;
wire   [25:0] add_ln27_20_fu_2006_p2;
wire   [25:0] trunc_ln26_s_fu_1966_p3;
wire   [31:0] zext_ln27_11_fu_1990_p1;
wire   [14:0] xor_ln26_9_fu_1953_p2;
wire   [14:0] zext_ln26_12_fu_1959_p1;
wire   [14:0] add_ln25_38_fu_2027_p2;
wire   [14:0] trunc_ln27_21_fu_1998_p3;
wire   [25:0] add_ln27_21_fu_2012_p2;
wire   [31:0] xor_ln27_11_fu_2018_p2;
wire   [31:0] zext_ln25_14_fu_2024_p1;
wire   [14:0] trunc_ln25_10_fu_2039_p4;
wire   [14:0] add_ln25_39_fu_2033_p2;
wire    ap_block_pp2_stage8;
wire   [31:0] shl_ln26_11_fu_2078_p2;
wire   [31:0] add_ln26_12_fu_2093_p2;
wire   [25:0] lshr_ln27_11_fu_2098_p4;
wire   [25:0] zext_ln25_32_fu_2075_p1;
wire   [25:0] add_ln27_22_fu_2119_p2;
wire   [25:0] trunc_ln26_10_fu_2086_p3;
wire   [31:0] zext_ln27_12_fu_2108_p1;
wire   [14:0] zext_ln26_13_fu_2083_p1;
wire   [14:0] add_ln25_40_fu_2142_p2;
wire   [14:0] trunc_ln27_23_fu_2112_p3;
wire   [25:0] add_ln27_23_fu_2124_p2;
wire   [31:0] xor_ln27_12_fu_2130_p2;
wire   [31:0] zext_ln25_15_fu_2139_p1;
wire   [31:0] add_ln25_13_fu_2172_p2;
wire   [14:0] trunc_ln25_11_fu_2153_p4;
wire   [14:0] add_ln25_41_fu_2147_p2;
wire   [15:0] trunc_ln26_29_fu_2190_p1;
wire   [31:0] shl_ln26_12_fu_2178_p2;
wire   [31:0] add_ln26_13_fu_2202_p2;
wire   [25:0] lshr_ln27_12_fu_2208_p4;
wire   [4:0] trunc_ln27_24_fu_2222_p1;
wire   [25:0] xor_ln25_11_fu_2163_p2;
wire   [25:0] zext_ln25_33_fu_2169_p1;
wire   [25:0] add_ln27_24_fu_2234_p2;
wire   [25:0] trunc_ln26_11_fu_2194_p3;
wire   [31:0] zext_ln27_13_fu_2218_p1;
wire   [14:0] xor_ln26_11_fu_2184_p2;
wire   [14:0] zext_ln25_39_fu_2136_p1;
wire   [14:0] add_ln25_42_fu_2255_p2;
wire   [14:0] trunc_ln27_25_fu_2226_p3;
wire   [25:0] add_ln27_25_fu_2240_p2;
wire   [31:0] xor_ln27_13_fu_2246_p2;
wire   [31:0] zext_ln25_16_fu_2252_p1;
wire   [14:0] trunc_ln25_12_fu_2267_p4;
wire   [14:0] add_ln25_43_fu_2261_p2;
wire    ap_block_pp2_stage9;
wire   [31:0] shl_ln26_13_fu_2306_p2;
wire   [31:0] add_ln26_14_fu_2321_p2;
wire   [25:0] lshr_ln27_13_fu_2326_p4;
wire   [25:0] zext_ln25_34_fu_2303_p1;
wire   [25:0] add_ln27_26_fu_2347_p2;
wire   [25:0] trunc_ln26_13_fu_2314_p3;
wire   [31:0] zext_ln27_14_fu_2336_p1;
wire   [14:0] zext_ln26_14_fu_2311_p1;
wire   [14:0] add_ln25_44_fu_2367_p2;
wire   [14:0] trunc_ln27_27_fu_2340_p3;
wire   [25:0] add_ln27_27_fu_2352_p2;
wire   [31:0] xor_ln27_14_fu_2358_p2;
wire   [31:0] zext_ln25_17_fu_2364_p1;
wire   [31:0] add_ln25_15_fu_2397_p2;
wire   [14:0] trunc_ln25_13_fu_2378_p4;
wire   [14:0] add_ln25_45_fu_2372_p2;
wire   [15:0] trunc_ln26_31_fu_2418_p1;
wire   [31:0] shl_ln26_14_fu_2403_p2;
wire   [31:0] add_ln26_15_fu_2430_p2;
wire   [25:0] lshr_ln27_14_fu_2436_p4;
wire   [4:0] trunc_ln27_28_fu_2450_p1;
wire   [25:0] xor_ln25_13_fu_2388_p2;
wire   [25:0] zext_ln25_35_fu_2394_p1;
wire   [25:0] add_ln27_28_fu_2462_p2;
wire   [25:0] trunc_ln26_15_fu_2422_p3;
wire   [31:0] zext_ln27_15_fu_2446_p1;
wire   [14:0] xor_ln26_13_fu_2409_p2;
wire   [14:0] zext_ln26_15_fu_2415_p1;
wire   [14:0] add_ln25_46_fu_2483_p2;
wire   [14:0] trunc_ln27_29_fu_2454_p3;
wire   [25:0] add_ln27_29_fu_2468_p2;
wire   [31:0] xor_ln27_15_fu_2474_p2;
wire   [31:0] zext_ln25_18_fu_2480_p1;
wire   [14:0] trunc_ln25_14_fu_2495_p4;
wire   [14:0] add_ln25_47_fu_2489_p2;
wire    ap_block_pp2_stage10;
wire   [31:0] shl_ln26_15_fu_2534_p2;
wire   [31:0] add_ln26_16_fu_2549_p2;
wire   [25:0] lshr_ln27_15_fu_2554_p4;
wire   [25:0] zext_ln25_36_fu_2531_p1;
wire   [25:0] add_ln27_30_fu_2575_p2;
wire   [25:0] trunc_ln26_17_fu_2542_p3;
wire   [31:0] zext_ln27_16_fu_2564_p1;
wire   [14:0] zext_ln26_16_fu_2539_p1;
wire   [14:0] add_ln25_48_fu_2595_p2;
wire   [14:0] trunc_ln27_31_fu_2568_p3;
wire   [25:0] add_ln27_31_fu_2580_p2;
wire   [31:0] xor_ln27_16_fu_2586_p2;
wire   [31:0] zext_ln25_19_fu_2592_p1;
wire   [31:0] add_ln25_17_fu_2625_p2;
wire   [14:0] trunc_ln25_15_fu_2606_p4;
wire   [14:0] add_ln25_49_fu_2600_p2;
wire   [15:0] trunc_ln26_33_fu_2646_p1;
wire   [31:0] shl_ln26_16_fu_2631_p2;
wire   [31:0] add_ln26_17_fu_2658_p2;
wire   [25:0] lshr_ln27_16_fu_2664_p4;
wire   [4:0] trunc_ln27_32_fu_2678_p1;
wire   [25:0] xor_ln25_15_fu_2616_p2;
wire   [25:0] zext_ln25_37_fu_2622_p1;
wire   [25:0] add_ln27_32_fu_2690_p2;
wire   [25:0] trunc_ln26_19_fu_2650_p3;
wire   [31:0] zext_ln27_17_fu_2674_p1;
wire   [14:0] xor_ln26_15_fu_2637_p2;
wire   [14:0] zext_ln26_17_fu_2643_p1;
wire   [14:0] add_ln25_50_fu_2711_p2;
wire   [14:0] trunc_ln27_33_fu_2682_p3;
wire   [25:0] add_ln27_33_fu_2696_p2;
wire   [31:0] xor_ln27_17_fu_2702_p2;
wire   [31:0] zext_ln25_20_fu_2708_p1;
wire   [14:0] trunc_ln25_16_fu_2723_p4;
wire   [14:0] add_ln25_51_fu_2717_p2;
wire   [31:0] shl_ln26_17_fu_2762_p2;
wire   [25:0] zext_ln25_38_fu_2759_p1;
wire   [25:0] add_ln27_34_fu_2789_p2;
wire   [25:0] trunc_ln26_21_fu_2770_p3;
wire   [31:0] add_ln26_18_fu_2777_p2;
wire   [14:0] zext_ln26_18_fu_2767_p1;
wire   [14:0] add_ln27_36_fu_2810_p2;
wire   [14:0] trunc_ln27_35_fu_2782_p3;
wire   [25:0] trunc_ln27_1_fu_2800_p4;
wire   [25:0] add_ln27_35_fu_2794_p2;
wire   [25:0] xor_ln27_18_fu_2831_p2;
wire   [14:0] trunc_ln2_fu_2821_p4;
wire   [14:0] add_ln27_37_fu_2815_p2;
wire   [11:0] trunc_ln29_fu_2849_p1;
wire   [25:0] shl_ln29_fu_2837_p2;
wire   [14:0] trunc_ln3_fu_2853_p3;
wire   [14:0] xor_ln29_fu_2843_p2;
wire   [25:0] hashed_fu_2861_p2;
wire   [14:0] trunc_ln4_fu_2873_p4;
wire   [14:0] add_ln20_fu_2867_p2;
wire   [14:0] hashed_2_fu_2883_p2;
wire    ap_block_pp2_stage12;
wire   [11:0] trunc_ln5_fu_2905_p4;
wire   [11:0] trunc_ln6_fu_2931_p4;
wire   [19:0] stored_key_0_fu_2901_p1;
wire   [0:0] icmp_ln53_fu_2953_p2;
wire   [19:0] stored_key_1_fu_2927_p1;
wire   [0:0] icmp_ln60_fu_2965_p2;
wire   [25:0] tmp_24_fu_3031_p4;
wire   [1:0] lshr_ln2_fu_3058_p4;
wire   [8:0] lshr_ln3_fu_3073_p4;
wire   [8:0] trunc_ln181_s_fu_3052_p3;
wire   [31:0] shl_ln121_fu_3126_p2;
wire  signed [63:0] sext_ln121_fu_3131_p1;
reg   [23:0] ap_NS_fsm;
wire    ap_block_pp2_stage0_subdone;
reg   [1:0] ap_exit_tran_regpp2;
wire    ap_block_pp2_stage2_subdone;
wire    ap_block_pp2_stage3_subdone;
wire    ap_block_pp2_stage4_subdone;
wire    ap_block_pp2_stage5_subdone;
wire    ap_block_pp2_stage6_subdone;
wire    ap_block_pp2_stage7_subdone;
wire    ap_block_pp2_stage8_subdone;
wire    ap_block_pp2_stage9_subdone;
wire    ap_block_pp2_stage10_subdone;
wire    ap_block_pp2_stage11_subdone;
wire    ap_block_pp2_stage12_subdone;
wire    ap_block_state19_pp2_stage13_iter0;
wire    ap_block_pp2_stage13_subdone;
wire    ap_block_state20_pp2_stage14_iter0;
wire    ap_block_pp2_stage14_subdone;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_condition_707;
reg    ap_condition_467;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 24'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 grp_assoc_lookup_fu_432_ap_start_reg = 1'b0;
#0 input_2_preg = 32'd0;
end

hardware_encoding_computing_hash_table_0 #(
    .DataWidth( 33 ),
    .AddressRange( 32768 ),
    .AddressWidth( 15 ))
hash_table_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hash_table_0_address0),
    .ce0(hash_table_0_ce0),
    .we0(hash_table_0_we0),
    .d0(33'd0),
    .q0(hash_table_0_q0),
    .address1(hash_table_0_address1),
    .ce1(hash_table_0_ce1),
    .we1(hash_table_0_we1),
    .d1(hash_table_0_d1)
);

hardware_encoding_computing_hash_table_0 #(
    .DataWidth( 33 ),
    .AddressRange( 32768 ),
    .AddressWidth( 15 ))
hash_table_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hash_table_1_address0),
    .ce0(hash_table_1_ce0),
    .we0(hash_table_1_we0),
    .d0(33'd0),
    .q0(hash_table_1_q0),
    .address1(hash_table_1_address1),
    .ce1(hash_table_1_ce1),
    .we1(hash_table_1_we1),
    .d1(hash_table_1_d1)
);

hardware_encoding_computing_my_assoc_mem_upper_key_mem #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
my_assoc_mem_upper_key_mem_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(my_assoc_mem_upper_key_mem_address0),
    .ce0(my_assoc_mem_upper_key_mem_ce0),
    .we0(my_assoc_mem_upper_key_mem_we0),
    .d0(my_assoc_mem_upper_key_mem_d0),
    .q0(my_assoc_mem_upper_key_mem_q0)
);

hardware_encoding_computing_my_assoc_mem_upper_key_mem #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
my_assoc_mem_middle_key_mem_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(my_assoc_mem_middle_key_mem_address0),
    .ce0(my_assoc_mem_middle_key_mem_ce0),
    .we0(my_assoc_mem_middle_key_mem_we0),
    .d0(my_assoc_mem_middle_key_mem_d0),
    .q0(my_assoc_mem_middle_key_mem_q0)
);

hardware_encoding_computing_my_assoc_mem_upper_key_mem #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
my_assoc_mem_lower_key_mem_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(my_assoc_mem_lower_key_mem_address0),
    .ce0(my_assoc_mem_lower_key_mem_ce0),
    .we0(my_assoc_mem_lower_key_mem_we0),
    .d0(my_assoc_mem_lower_key_mem_d0),
    .q0(my_assoc_mem_lower_key_mem_q0)
);

hardware_encoding_computing_my_assoc_mem_value #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
my_assoc_mem_value_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(my_assoc_mem_value_address0),
    .ce0(my_assoc_mem_value_ce0),
    .we0(my_assoc_mem_value_we0),
    .d0(empty_53_reg_3642),
    .q0(my_assoc_mem_value_q0)
);

hardware_encoding_assoc_lookup grp_assoc_lookup_fu_432(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_assoc_lookup_fu_432_ap_start),
    .ap_done(grp_assoc_lookup_fu_432_ap_done),
    .ap_idle(grp_assoc_lookup_fu_432_ap_idle),
    .ap_ready(grp_assoc_lookup_fu_432_ap_ready),
    .ap_ce(grp_assoc_lookup_fu_432_ap_ce),
    .mem_upper_key_mem_address0(grp_assoc_lookup_fu_432_mem_upper_key_mem_address0),
    .mem_upper_key_mem_ce0(grp_assoc_lookup_fu_432_mem_upper_key_mem_ce0),
    .mem_upper_key_mem_q0(my_assoc_mem_upper_key_mem_q0),
    .mem_middle_key_mem_address0(grp_assoc_lookup_fu_432_mem_middle_key_mem_address0),
    .mem_middle_key_mem_ce0(grp_assoc_lookup_fu_432_mem_middle_key_mem_ce0),
    .mem_middle_key_mem_q0(my_assoc_mem_middle_key_mem_q0),
    .mem_lower_key_mem_address0(grp_assoc_lookup_fu_432_mem_lower_key_mem_address0),
    .mem_lower_key_mem_ce0(grp_assoc_lookup_fu_432_mem_lower_key_mem_ce0),
    .mem_lower_key_mem_q0(my_assoc_mem_lower_key_mem_q0),
    .mem_value_address0(grp_assoc_lookup_fu_432_mem_value_address0),
    .mem_value_ce0(grp_assoc_lookup_fu_432_mem_value_ce0),
    .mem_value_q0(my_assoc_mem_value_q0),
    .key(key_assign_reg_3615),
    .ap_return_0(grp_assoc_lookup_fu_432_ap_return_0),
    .ap_return_1(grp_assoc_lookup_fu_432_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((compress_size_0_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp2_flush_enable)) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((~((inputsize_empty_n == 1'b0) | (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln236_fu_512_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage15_subdone) & (1'b1 == ap_CS_fsm_pp2_stage15)))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((~((inputsize_empty_n == 1'b0) | (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln236_fu_512_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_assoc_lookup_fu_432_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage12_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op524_call_state19_state18 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
            grp_assoc_lookup_fu_432_ap_start_reg <= 1'b1;
        end else if ((grp_assoc_lookup_fu_432_ap_ready == 1'b1)) begin
            grp_assoc_lookup_fu_432_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_2_preg <= 32'd0;
    end else begin
        if (((compress_size_0_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
            input_2_preg <= compress_size_0_dc_01_reg_416;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage15_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((ap_predicate_tran23to25_state21 == 1'b1)) begin
                        ap_exit_tran_regpp2[0] <= 1'b1;
        end else if ((ap_predicate_tran23to24_state21 == 1'b1)) begin
                        ap_exit_tran_regpp2[0] <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_467)) begin
        if ((1'b1 == ap_condition_707)) begin
            compress_size_0_dc_01_ph_reg_404 <= 32'd4294967295;
        end else if ((icmp_ln236_1_reg_3218 == 1'd0)) begin
            compress_size_0_dc_01_ph_reg_404 <= output_pos_fu_194;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        compress_size_0_dc_01_reg_416 <= compress_size_0_dc_01_ph_reg_404;
    end else if ((~((inputsize_empty_n == 1'b0) | (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln236_fu_512_p2 == 1'd0))) begin
        compress_size_0_dc_01_reg_416 <= 32'd0;
    end else if (((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        compress_size_0_dc_01_reg_416 <= grp_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_1_reg_382 <= 10'd0;
    end else if (((icmp_ln221_fu_495_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i_1_reg_382 <= add_ln221_fu_489_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((inputsize_empty_n == 1'b0) | (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln236_fu_512_p2 == 1'd1))) begin
        i_2_reg_393 <= 31'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (((((((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (valid_1_reg_3624 == 1'd0)) | ((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (icmp_ln119_reg_3658 == 1'd1))) | ((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (valid_0_reg_3620 == 1'd0))) | ((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (hit_reg_3647 == 1'd1))) | ((icmp_ln237_reg_3227 == 1'd0) & (1'd1 == and_ln60_reg_3632) & (icmp_ln236_1_reg_3218 == 1'd1))) | ((icmp_ln237_reg_3227 == 1'd0) & (1'd1 == and_ln53_reg_3628) & (icmp_ln236_1_reg_3218 == 1'd1))))) begin
        i_2_reg_393 <= i_3_reg_3222;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_371 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_453_p3 == 1'd0))) begin
        i_reg_371 <= add_ln213_fu_461_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((inputsize_empty_n == 1'b0) | (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln236_fu_512_p2 == 1'd1))) begin
        my_assoc_mem_fill_1_fu_190 <= 32'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln119_reg_3658 == 1'd1) & (valid_1_reg_3624 == 1'd1) & (valid_0_reg_3620 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (hit_reg_3647 == 1'd0))) begin
        my_assoc_mem_fill_1_fu_190 <= my_assoc_mem_fill_fu_3097_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((inputsize_empty_n == 1'b0) | (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln236_fu_512_p2 == 1'd1))) begin
        output_pos_fu_194 <= 32'd0;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & ((((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (valid_1_reg_3624 == 1'd0) & (hit_reg_3647 == 1'd0)) | ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (icmp_ln119_reg_3658 == 1'd1) & (hit_reg_3647 == 1'd0))) | ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (valid_0_reg_3620 == 1'd0) & (hit_reg_3647 == 1'd0))))) begin
        output_pos_fu_194 <= grp_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((inputsize_empty_n == 1'b0) | (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln236_fu_512_p2 == 1'd1))) begin
        prefix_code_1_fu_186 <= zext_ln231_fu_508_p1;
    end else if (((icmp_ln237_reg_3227 == 1'd0) & (1'd1 == and_ln53_fu_2959_p2) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage12_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        prefix_code_1_fu_186 <= zext_ln56_fu_2915_p1;
    end else if (((1'd0 == and_ln53_fu_2959_p2) & (icmp_ln237_reg_3227 == 1'd0) & (1'd1 == and_ln60_fu_2971_p2) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage12_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        prefix_code_1_fu_186 <= zext_ln63_fu_2941_p1;
    end else if (((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage15_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (hit_fu_2994_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        prefix_code_1_fu_186 <= trunc_ln187_fu_3002_p1;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & ((((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (valid_1_reg_3624 == 1'd0) & (hit_reg_3647 == 1'd0) & (icmp_ln237_reg_3227_pp2_iter1_reg == 1'd0) & (icmp_ln236_1_reg_3218_pp2_iter1_reg == 1'd1)) | ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln119_reg_3658 == 1'd1) & (hit_reg_3647 == 1'd0) & (icmp_ln237_reg_3227_pp2_iter1_reg == 1'd0) & (icmp_ln236_1_reg_3218_pp2_iter1_reg == 1'd1))) | ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (valid_0_reg_3620 == 1'd0) & (hit_reg_3647 == 1'd0) & (icmp_ln237_reg_3227_pp2_iter1_reg == 1'd0) & (icmp_ln236_1_reg_3218_pp2_iter1_reg == 1'd1))))) begin
        prefix_code_1_fu_186 <= zext_ln244_fu_3123_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((inputsize_empty_n == 1'b0) | (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln236_fu_512_p2 == 1'd1))) begin
        value_fu_198 <= 32'd256;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & ((((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (valid_1_reg_3624 == 1'd0) & (hit_reg_3647 == 1'd0)) | ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (icmp_ln119_reg_3658 == 1'd1) & (hit_reg_3647 == 1'd0))) | ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (valid_0_reg_3620 == 1'd0) & (hit_reg_3647 == 1'd0))))) begin
        value_fu_198 <= next_code_fu_3107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage6_11001) & (1'b1 == ap_CS_fsm_pp2_stage6))) begin
        add_ln25_10_reg_3478 <= add_ln25_10_fu_1827_p2;
        trunc_ln26_26_reg_3489 <= trunc_ln26_26_fu_1839_p1;
        trunc_ln27_18_reg_3494 <= trunc_ln27_18_fu_1843_p1;
        xor_ln25_8_reg_3473 <= xor_ln25_8_fu_1821_p2;
        xor_ln26_8_reg_3484 <= xor_ln26_8_fu_1833_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
        add_ln25_12_reg_3504 <= add_ln25_12_fu_2055_p2;
        trunc_ln26_28_reg_3515 <= trunc_ln26_28_fu_2067_p1;
        trunc_ln27_22_reg_3520 <= trunc_ln27_22_fu_2071_p1;
        xor_ln25_10_reg_3499 <= xor_ln25_10_fu_2049_p2;
        xor_ln26_10_reg_3510 <= xor_ln26_10_fu_2061_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage8_11001) & (1'b1 == ap_CS_fsm_pp2_stage8))) begin
        add_ln25_14_reg_3530 <= add_ln25_14_fu_2283_p2;
        trunc_ln26_30_reg_3541 <= trunc_ln26_30_fu_2295_p1;
        trunc_ln27_26_reg_3546 <= trunc_ln27_26_fu_2299_p1;
        xor_ln25_12_reg_3525 <= xor_ln25_12_fu_2277_p2;
        xor_ln26_12_reg_3536 <= xor_ln26_12_fu_2289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage9_11001) & (1'b1 == ap_CS_fsm_pp2_stage9))) begin
        add_ln25_16_reg_3556 <= add_ln25_16_fu_2511_p2;
        trunc_ln26_32_reg_3567 <= trunc_ln26_32_fu_2523_p1;
        trunc_ln27_30_reg_3572 <= trunc_ln27_30_fu_2527_p1;
        xor_ln25_14_reg_3551 <= xor_ln25_14_fu_2505_p2;
        xor_ln26_14_reg_3562 <= xor_ln26_14_fu_2517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage10_11001) & (1'b1 == ap_CS_fsm_pp2_stage10))) begin
        add_ln25_18_reg_3582 <= add_ln25_18_fu_2739_p2;
        trunc_ln26_34_reg_3593 <= trunc_ln26_34_fu_2751_p1;
        trunc_ln27_34_reg_3598 <= trunc_ln27_34_fu_2755_p1;
        xor_ln25_16_reg_3577 <= xor_ln25_16_fu_2733_p2;
        xor_ln26_16_reg_3588 <= xor_ln26_16_fu_2745_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        add_ln25_21_reg_3302 <= add_ln25_21_fu_873_p2;
        add_ln25_2_reg_3291 <= add_ln25_2_fu_816_p2;
        add_ln27_3_reg_3297 <= add_ln27_3_fu_861_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        add_ln25_4_reg_3312 <= add_ln25_4_fu_1043_p2;
        trunc_ln26_18_reg_3323 <= trunc_ln26_18_fu_1055_p1;
        trunc_ln27_7_reg_3328 <= trunc_ln27_7_fu_1059_p1;
        xor_ln25_2_reg_3307 <= xor_ln25_2_fu_1037_p2;
        xor_ln26_2_reg_3318 <= xor_ln26_2_fu_1049_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4))) begin
        add_ln25_6_reg_3338 <= add_ln25_6_fu_1271_p2;
        trunc_ln26_22_reg_3349 <= trunc_ln26_22_fu_1283_p1;
        trunc_ln27_10_reg_3354 <= trunc_ln27_10_fu_1287_p1;
        xor_ln25_4_reg_3333 <= xor_ln25_4_fu_1265_p2;
        xor_ln26_4_reg_3344 <= xor_ln26_4_fu_1277_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5))) begin
        add_ln25_8_reg_3382 <= add_ln25_8_fu_1519_p2;
        tmp_11_reg_3371 <= prefix_code_1_fu_186[32'd1];
        tmp_12_reg_3403 <= prefix_code_1_fu_186[32'd2];
        tmp_13_reg_3410 <= prefix_code_1_fu_186[32'd3];
        tmp_14_reg_3417 <= prefix_code_1_fu_186[32'd4];
        tmp_15_reg_3424 <= prefix_code_1_fu_186[32'd5];
        tmp_16_reg_3431 <= prefix_code_1_fu_186[32'd6];
        tmp_17_reg_3438 <= prefix_code_1_fu_186[32'd7];
        tmp_18_reg_3445 <= prefix_code_1_fu_186[32'd8];
        tmp_19_reg_3452 <= prefix_code_1_fu_186[32'd9];
        tmp_20_reg_3459 <= prefix_code_1_fu_186[32'd10];
        tmp_21_reg_3466 <= prefix_code_1_fu_186[32'd11];
        trunc_ln244_1_reg_3366 <= trunc_ln244_1_fu_1295_p1;
        trunc_ln244_reg_3359 <= trunc_ln244_fu_1291_p1;
        trunc_ln26_24_reg_3393 <= trunc_ln26_24_fu_1531_p1;
        trunc_ln27_14_reg_3398 <= trunc_ln27_14_fu_1535_p1;
        xor_ln25_6_reg_3377 <= xor_ln25_6_fu_1513_p2;
        xor_ln26_6_reg_3388 <= xor_ln26_6_fu_1525_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        add_ln26_reg_3240 <= add_ln26_fu_614_p2;
        lshr_ln1_reg_3245 <= {{add_ln26_fu_614_p2[21:6]}};
        tmp_10_reg_3284 <= input_r_dout[32'd7];
        tmp_5_reg_3250 <= input_r_dout[32'd2];
        tmp_6_reg_3256 <= input_r_dout[32'd3];
        tmp_7_reg_3263 <= input_r_dout[32'd4];
        tmp_8_reg_3270 <= input_r_dout[32'd5];
        tmp_9_reg_3277 <= input_r_dout[32'd6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        and_ln53_reg_3628 <= and_ln53_fu_2959_p2;
        key_assign_reg_3615 <= key_assign_fu_2895_p3;
        valid_0_reg_3620 <= hash_table_0_q0[32'd32];
        valid_1_reg_3624 <= hash_table_1_q0[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln53_fu_2959_p2) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage12_11001) & (1'b1 == ap_CS_fsm_pp2_stage12))) begin
        and_ln60_reg_3632 <= and_ln60_fu_2971_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        empty_53_reg_3642 <= empty_53_fu_2990_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage11_11001) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        hash_table_0_addr_2_reg_3603 <= zext_ln41_fu_2889_p1;
        hash_table_1_addr_2_reg_3609 <= zext_ln41_fu_2889_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage15_11001) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        hit_reg_3647 <= grp_assoc_lookup_fu_432_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_3_reg_3222 <= i_3_fu_547_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage15_11001) & (grp_assoc_lookup_fu_432_ap_return_0 == 1'd0) & (valid_1_reg_3624 == 1'd1) & (valid_0_reg_3620 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        icmp_ln119_reg_3658 <= icmp_ln119_fu_3041_p2;
        my_assoc_mem_fill_1_load_reg_3651 <= my_assoc_mem_fill_1_fu_190;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln236_1_reg_3218 <= icmp_ln236_1_fu_542_p2;
        icmp_ln236_1_reg_3218_pp2_iter1_reg <= icmp_ln236_1_reg_3218;
        icmp_ln237_reg_3227_pp2_iter1_reg <= icmp_ln237_reg_3227;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln236_1_fu_542_p2 == 1'd1))) begin
        icmp_ln237_reg_3227 <= icmp_ln237_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln119_reg_3658 == 1'd1) & (valid_1_reg_3624 == 1'd1) & (valid_0_reg_3620 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (hit_reg_3647 == 1'd0))) begin
        mem_lower_key_mem_addr_reg_3672 <= zext_ln123_fu_3088_p1;
        mem_middle_key_mem_addr_reg_3667 <= zext_ln122_fu_3083_p1;
        mem_upper_key_mem_addr_reg_3662[1 : 0] <= zext_ln121_fu_3068_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage15_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        output_pos_2_reg_3636 <= output_pos_fu_194;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_26_reg_3177 <= inputsize_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_predicate_op97_read_state7 == 1'b1))) begin
        tmp_27_reg_3231 <= input_r_dout;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage15_subdone) & (1'b1 == ap_CS_fsm_pp2_stage15) & ((ap_predicate_tran23to25_state21 == 1'b1) | (ap_predicate_tran23to24_state21 == 1'b1)))) begin
        ap_condition_pp2_flush_enable = 1'b1;
    end else begin
        ap_condition_pp2_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((compress_size_0_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (((((((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (valid_1_reg_3624 == 1'd0)) | ((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (icmp_ln119_reg_3658 == 1'd1))) | ((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (valid_0_reg_3620 == 1'd0))) | ((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (hit_reg_3647 == 1'd1))) | ((icmp_ln237_reg_3227 == 1'd0) & (1'd1 == and_ln60_reg_3632) & (icmp_ln236_1_reg_3218 == 1'd1))) | ((icmp_ln237_reg_3227 == 1'd0) & (1'd1 == and_ln53_reg_3628) & (icmp_ln236_1_reg_3218 == 1'd1))))) begin
        ap_phi_mux_i_2_phi_fu_397_p4 = i_3_reg_3222;
    end else begin
        ap_phi_mux_i_2_phi_fu_397_p4 = i_2_reg_393;
    end
end

always @ (*) begin
    if (((compress_size_0_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        compress_size_0_out_blk_n = compress_size_0_out_full_n;
    end else begin
        compress_size_0_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((compress_size_0_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        compress_size_0_out_write = 1'b1;
    end else begin
        compress_size_0_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage15_11001_ignoreCallOp532) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((1'b0 == ap_block_pp2_stage14_11001_ignoreCallOp525) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((1'b0 == ap_block_pp2_stage13_11001_ignoreCallOp524) & (1'b1 == ap_CS_fsm_pp2_stage13)))) begin
        grp_assoc_lookup_fu_432_ap_ce = 1'b1;
    end else begin
        grp_assoc_lookup_fu_432_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage11) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        hash_table_0_address0 = zext_ln41_fu_2889_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hash_table_0_address0 = zext_ln216_fu_483_p1;
    end else begin
        hash_table_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage15) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        hash_table_0_address1 = hash_table_0_addr_2_reg_3603;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hash_table_0_address1 = i_cast31_i_fu_467_p1;
    end else begin
        hash_table_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage11_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage11)))) begin
        hash_table_0_ce0 = 1'b1;
    end else begin
        hash_table_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage15_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage15)))) begin
        hash_table_0_ce1 = 1'b1;
    end else begin
        hash_table_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage15) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        hash_table_0_d1 = or_ln1_fu_3006_p5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hash_table_0_d1 = 33'd0;
    end else begin
        hash_table_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_453_p3 == 1'd0))) begin
        hash_table_0_we0 = 1'b1;
    end else begin
        hash_table_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (tmp_fu_453_p3 == 1'd0)) | ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage15_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (grp_assoc_lookup_fu_432_ap_return_0 == 1'd0) & (valid_0_reg_3620 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage15)))) begin
        hash_table_0_we1 = 1'b1;
    end else begin
        hash_table_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage11) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage11))) begin
        hash_table_1_address0 = zext_ln41_fu_2889_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hash_table_1_address0 = zext_ln216_fu_483_p1;
    end else begin
        hash_table_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage15) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        hash_table_1_address1 = hash_table_1_addr_2_reg_3609;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hash_table_1_address1 = i_cast31_i_fu_467_p1;
    end else begin
        hash_table_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage11_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage11)))) begin
        hash_table_1_ce0 = 1'b1;
    end else begin
        hash_table_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp2_stage15_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage15)))) begin
        hash_table_1_ce1 = 1'b1;
    end else begin
        hash_table_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage15) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage15))) begin
        hash_table_1_d1 = or_ln2_fu_3017_p5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hash_table_1_d1 = 33'd0;
    end else begin
        hash_table_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_453_p3 == 1'd0))) begin
        hash_table_1_we0 = 1'b1;
    end else begin
        hash_table_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (tmp_fu_453_p3 == 1'd0)) | ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage15_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (grp_assoc_lookup_fu_432_ap_return_0 == 1'd0) & (valid_1_reg_3624 == 1'd0) & (valid_0_reg_3620 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage15)))) begin
        hash_table_1_we1 = 1'b1;
    end else begin
        hash_table_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((compress_size_0_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        input_2 = compress_size_0_dc_01_reg_416;
    end else begin
        input_2 = input_2_preg;
    end
end

always @ (*) begin
    if (((compress_size_0_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        input_2_ap_vld = 1'b1;
    end else begin
        input_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        input_r_blk_n = input_r_empty_n;
    end else begin
        input_r_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((inputsize_empty_n == 1'b0) | (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_predicate_op97_read_state7 == 1'b1)))) begin
        input_r_read = 1'b1;
    end else begin
        input_r_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inputsize_blk_n = inputsize_empty_n;
    end else begin
        inputsize_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((inputsize_empty_n == 1'b0) | (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
        inputsize_read = 1'b1;
    end else begin
        inputsize_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        my_assoc_mem_lower_key_mem_address0 = mem_lower_key_mem_addr_reg_3672;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        my_assoc_mem_lower_key_mem_address0 = zext_ln123_fu_3088_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        my_assoc_mem_lower_key_mem_address0 = i_1_cast_i_fu_501_p1;
    end else if ((((1'b0 == ap_block_pp2_stage14) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op525_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((1'b0 == ap_block_pp2_stage13) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op524_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage13)))) begin
        my_assoc_mem_lower_key_mem_address0 = grp_assoc_lookup_fu_432_mem_lower_key_mem_address0;
    end else begin
        my_assoc_mem_lower_key_mem_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        my_assoc_mem_lower_key_mem_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp2_stage14) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op525_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((1'b0 == ap_block_pp2_stage13) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op524_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage13)))) begin
        my_assoc_mem_lower_key_mem_ce0 = grp_assoc_lookup_fu_432_mem_lower_key_mem_ce0;
    end else begin
        my_assoc_mem_lower_key_mem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        my_assoc_mem_lower_key_mem_d0 = or_ln123_fu_3149_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        my_assoc_mem_lower_key_mem_d0 = 64'd0;
    end else begin
        my_assoc_mem_lower_key_mem_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter1 == 1'b1) & (1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln119_reg_3658 == 1'd1) & (valid_1_reg_3624 == 1'd1) & (valid_0_reg_3620 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (hit_reg_3647 == 1'd0) & (icmp_ln237_reg_3227_pp2_iter1_reg == 1'd0) & (icmp_ln236_1_reg_3218_pp2_iter1_reg == 1'd1)) | ((icmp_ln221_fu_495_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        my_assoc_mem_lower_key_mem_we0 = 1'b1;
    end else begin
        my_assoc_mem_lower_key_mem_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        my_assoc_mem_middle_key_mem_address0 = mem_middle_key_mem_addr_reg_3667;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        my_assoc_mem_middle_key_mem_address0 = zext_ln122_fu_3083_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        my_assoc_mem_middle_key_mem_address0 = i_1_cast_i_fu_501_p1;
    end else if ((((1'b0 == ap_block_pp2_stage14) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op525_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((1'b0 == ap_block_pp2_stage13) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op524_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage13)))) begin
        my_assoc_mem_middle_key_mem_address0 = grp_assoc_lookup_fu_432_mem_middle_key_mem_address0;
    end else begin
        my_assoc_mem_middle_key_mem_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        my_assoc_mem_middle_key_mem_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp2_stage14) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op525_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((1'b0 == ap_block_pp2_stage13) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op524_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage13)))) begin
        my_assoc_mem_middle_key_mem_ce0 = grp_assoc_lookup_fu_432_mem_middle_key_mem_ce0;
    end else begin
        my_assoc_mem_middle_key_mem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        my_assoc_mem_middle_key_mem_d0 = or_ln122_fu_3142_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        my_assoc_mem_middle_key_mem_d0 = 64'd0;
    end else begin
        my_assoc_mem_middle_key_mem_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter1 == 1'b1) & (1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln119_reg_3658 == 1'd1) & (valid_1_reg_3624 == 1'd1) & (valid_0_reg_3620 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (hit_reg_3647 == 1'd0) & (icmp_ln237_reg_3227_pp2_iter1_reg == 1'd0) & (icmp_ln236_1_reg_3218_pp2_iter1_reg == 1'd1)) | ((icmp_ln221_fu_495_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        my_assoc_mem_middle_key_mem_we0 = 1'b1;
    end else begin
        my_assoc_mem_middle_key_mem_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        my_assoc_mem_upper_key_mem_address0 = mem_upper_key_mem_addr_reg_3662;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        my_assoc_mem_upper_key_mem_address0 = zext_ln121_fu_3068_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        my_assoc_mem_upper_key_mem_address0 = i_1_cast_i_fu_501_p1;
    end else if ((((1'b0 == ap_block_pp2_stage14) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op525_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((1'b0 == ap_block_pp2_stage13) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op524_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage13)))) begin
        my_assoc_mem_upper_key_mem_address0 = grp_assoc_lookup_fu_432_mem_upper_key_mem_address0;
    end else begin
        my_assoc_mem_upper_key_mem_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        my_assoc_mem_upper_key_mem_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp2_stage14) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op525_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage14)) | ((1'b0 == ap_block_pp2_stage13) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op524_call_state19 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage13)))) begin
        my_assoc_mem_upper_key_mem_ce0 = grp_assoc_lookup_fu_432_mem_upper_key_mem_ce0;
    end else begin
        my_assoc_mem_upper_key_mem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        my_assoc_mem_upper_key_mem_d0 = or_ln121_fu_3135_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        my_assoc_mem_upper_key_mem_d0 = 64'd0;
    end else begin
        my_assoc_mem_upper_key_mem_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter1 == 1'b1) & (1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (1'b0 == ap_block_pp2_stage1_11001) & (icmp_ln119_reg_3658 == 1'd1) & (valid_1_reg_3624 == 1'd1) & (valid_0_reg_3620 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (hit_reg_3647 == 1'd0) & (icmp_ln237_reg_3227_pp2_iter1_reg == 1'd0) & (icmp_ln236_1_reg_3218_pp2_iter1_reg == 1'd1)) | ((icmp_ln221_fu_495_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        my_assoc_mem_upper_key_mem_we0 = 1'b1;
    end else begin
        my_assoc_mem_upper_key_mem_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        my_assoc_mem_value_address0 = zext_ln124_fu_3093_p1;
    end else if ((((1'b0 == ap_block_pp2_stage15) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op532_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((1'b0 == ap_block_pp2_stage14) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op525_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage14)))) begin
        my_assoc_mem_value_address0 = grp_assoc_lookup_fu_432_mem_value_address0;
    end else begin
        my_assoc_mem_value_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        my_assoc_mem_value_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp2_stage15) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op532_call_state21 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage15)) | ((1'b0 == ap_block_pp2_stage14) & (ap_enable_reg_pp2_iter0 == 1'b1) & (ap_predicate_op525_call_state20 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage14)))) begin
        my_assoc_mem_value_ce0 = grp_assoc_lookup_fu_432_mem_value_ce0;
    end else begin
        my_assoc_mem_value_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln119_reg_3658 == 1'd1) & (valid_1_reg_3624 == 1'd1) & (valid_0_reg_3620 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (hit_reg_3647 == 1'd0))) begin
        my_assoc_mem_value_we0 = 1'b1;
    end else begin
        my_assoc_mem_value_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (hit_reg_3647 == 1'd0) & (icmp_ln237_reg_3227_pp2_iter1_reg == 1'd0) & (icmp_ln236_1_reg_3218_pp2_iter1_reg == 1'd1)))) begin
        output_r_blk_n = output_r_full_n;
    end else begin
        output_r_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_predicate_op577_write_state23 == 1'b1)) | ((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state24)))) begin
        output_r_write = 1'b1;
    end else begin
        output_r_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_453_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln221_fu_495_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((inputsize_empty_n == 1'b0) | (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln236_fu_512_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((~((inputsize_empty_n == 1'b0) | (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln236_fu_512_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage1)) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_exit_tran_regpp2 == 2'd1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_exit_tran_regpp2 == 2'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((1'b0 == ap_block_pp2_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_pp2_stage5 : begin
            if ((1'b0 == ap_block_pp2_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end
        end
        ap_ST_fsm_pp2_stage6 : begin
            if ((1'b0 == ap_block_pp2_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end
        end
        ap_ST_fsm_pp2_stage7 : begin
            if ((1'b0 == ap_block_pp2_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end
        end
        ap_ST_fsm_pp2_stage8 : begin
            if ((1'b0 == ap_block_pp2_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage8;
            end
        end
        ap_ST_fsm_pp2_stage9 : begin
            if ((1'b0 == ap_block_pp2_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage9;
            end
        end
        ap_ST_fsm_pp2_stage10 : begin
            if ((1'b0 == ap_block_pp2_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage10;
            end
        end
        ap_ST_fsm_pp2_stage11 : begin
            if ((1'b0 == ap_block_pp2_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage11;
            end
        end
        ap_ST_fsm_pp2_stage12 : begin
            if ((1'b0 == ap_block_pp2_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage12;
            end
        end
        ap_ST_fsm_pp2_stage13 : begin
            if ((1'b0 == ap_block_pp2_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage13;
            end
        end
        ap_ST_fsm_pp2_stage14 : begin
            if ((1'b0 == ap_block_pp2_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage14;
            end
        end
        ap_ST_fsm_pp2_stage15 : begin
            if ((1'b0 == ap_block_pp2_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage15;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((compress_size_0_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln20_fu_2867_p2 = (trunc_ln3_fu_2853_p3 + xor_ln29_fu_2843_p2);

assign add_ln213_fu_461_p2 = (i_reg_371 + 16'd2);

assign add_ln221_fu_489_p2 = (i_1_reg_382 + 10'd1);

assign add_ln25_10_fu_1827_p2 = (xor_ln27_9_fu_1790_p2 + zext_ln25_12_fu_1796_p1);

assign add_ln25_11_fu_1941_p2 = (xor_ln27_10_fu_1902_p2 + zext_ln25_13_fu_1908_p1);

assign add_ln25_12_fu_2055_p2 = (xor_ln27_11_fu_2018_p2 + zext_ln25_14_fu_2024_p1);

assign add_ln25_13_fu_2172_p2 = (xor_ln27_12_fu_2130_p2 + zext_ln25_15_fu_2139_p1);

assign add_ln25_14_fu_2283_p2 = (xor_ln27_13_fu_2246_p2 + zext_ln25_16_fu_2252_p1);

assign add_ln25_15_fu_2397_p2 = (xor_ln27_14_fu_2358_p2 + zext_ln25_17_fu_2364_p1);

assign add_ln25_16_fu_2511_p2 = (xor_ln27_15_fu_2474_p2 + zext_ln25_18_fu_2480_p1);

assign add_ln25_17_fu_2625_p2 = (xor_ln27_16_fu_2586_p2 + zext_ln25_19_fu_2592_p1);

assign add_ln25_18_fu_2739_p2 = (xor_ln27_17_fu_2702_p2 + zext_ln25_20_fu_2708_p1);

assign add_ln25_19_fu_791_p2 = (trunc_ln27_2_fu_768_p3 + add_ln27_fu_758_p2);

assign add_ln25_1_fu_700_p2 = (zext_ln25_2_fu_686_p1 + zext_ln25_3_fu_690_p1);

assign add_ln25_20_fu_867_p2 = (xor_ln26_fu_822_p2 + zext_ln26_3_fu_828_p1);

assign add_ln25_21_fu_873_p2 = (add_ln25_20_fu_867_p2 + trunc_ln27_4_fu_847_p3);

assign add_ln25_22_fu_1015_p2 = (xor_ln26_1_fu_942_p2 + zext_ln26_4_fu_947_p1);

assign add_ln25_23_fu_1021_p2 = (add_ln25_22_fu_1015_p2 + trunc_ln27_6_fu_986_p3);

assign add_ln25_24_fu_1127_p2 = (xor_ln26_2_reg_3318 + zext_ln26_5_fu_1071_p1);

assign add_ln25_25_fu_1132_p2 = (add_ln25_24_fu_1127_p2 + trunc_ln27_8_fu_1100_p3);

assign add_ln25_26_fu_1243_p2 = (xor_ln26_3_fu_1169_p2 + zext_ln26_6_fu_1175_p1);

assign add_ln25_27_fu_1249_p2 = (add_ln25_26_fu_1243_p2 + trunc_ln27_s_fu_1214_p3);

assign add_ln25_28_fu_1364_p2 = (xor_ln26_4_reg_3344 + zext_ln26_7_fu_1307_p1);

assign add_ln25_29_fu_1369_p2 = (add_ln25_28_fu_1364_p2 + trunc_ln27_11_fu_1336_p3);

assign add_ln25_2_fu_816_p2 = (xor_ln27_1_fu_782_p2 + zext_ln25_4_fu_788_p1);

assign add_ln25_30_fu_1491_p2 = (xor_ln26_5_fu_1407_p2 + zext_ln26_8_fu_1413_p1);

assign add_ln25_31_fu_1497_p2 = (add_ln25_30_fu_1491_p2 + trunc_ln27_13_fu_1453_p3);

assign add_ln25_32_fu_1683_p2 = (xor_ln26_6_reg_3388 + zext_ln26_9_fu_1627_p1);

assign add_ln25_33_fu_1688_p2 = (add_ln25_32_fu_1683_p2 + trunc_ln27_15_fu_1656_p3);

assign add_ln25_34_fu_1799_p2 = (xor_ln26_7_fu_1725_p2 + zext_ln26_10_fu_1731_p1);

assign add_ln25_35_fu_1805_p2 = (add_ln25_34_fu_1799_p2 + trunc_ln27_17_fu_1770_p3);

assign add_ln25_36_fu_1911_p2 = (xor_ln26_8_reg_3484 + zext_ln26_11_fu_1855_p1);

assign add_ln25_37_fu_1916_p2 = (add_ln25_36_fu_1911_p2 + trunc_ln27_19_fu_1884_p3);

assign add_ln25_38_fu_2027_p2 = (xor_ln26_9_fu_1953_p2 + zext_ln26_12_fu_1959_p1);

assign add_ln25_39_fu_2033_p2 = (add_ln25_38_fu_2027_p2 + trunc_ln27_21_fu_1998_p3);

assign add_ln25_3_fu_930_p2 = (xor_ln27_2_fu_903_p2 + zext_ln25_5_fu_909_p1);

assign add_ln25_40_fu_2142_p2 = (xor_ln26_10_reg_3510 + zext_ln26_13_fu_2083_p1);

assign add_ln25_41_fu_2147_p2 = (add_ln25_40_fu_2142_p2 + trunc_ln27_23_fu_2112_p3);

assign add_ln25_42_fu_2255_p2 = (xor_ln26_11_fu_2184_p2 + zext_ln25_39_fu_2136_p1);

assign add_ln25_43_fu_2261_p2 = (add_ln25_42_fu_2255_p2 + trunc_ln27_25_fu_2226_p3);

assign add_ln25_44_fu_2367_p2 = (xor_ln26_12_reg_3536 + zext_ln26_14_fu_2311_p1);

assign add_ln25_45_fu_2372_p2 = (add_ln25_44_fu_2367_p2 + trunc_ln27_27_fu_2340_p3);

assign add_ln25_46_fu_2483_p2 = (xor_ln26_13_fu_2409_p2 + zext_ln26_15_fu_2415_p1);

assign add_ln25_47_fu_2489_p2 = (add_ln25_46_fu_2483_p2 + trunc_ln27_29_fu_2454_p3);

assign add_ln25_48_fu_2595_p2 = (xor_ln26_14_reg_3562 + zext_ln26_16_fu_2539_p1);

assign add_ln25_49_fu_2600_p2 = (add_ln25_48_fu_2595_p2 + trunc_ln27_31_fu_2568_p3);

assign add_ln25_4_fu_1043_p2 = (xor_ln27_3_fu_1006_p2 + zext_ln25_6_fu_1012_p1);

assign add_ln25_50_fu_2711_p2 = (xor_ln26_15_fu_2637_p2 + zext_ln26_17_fu_2643_p1);

assign add_ln25_51_fu_2717_p2 = (add_ln25_50_fu_2711_p2 + trunc_ln27_33_fu_2682_p3);

assign add_ln25_5_fu_1157_p2 = (xor_ln27_4_fu_1118_p2 + zext_ln25_7_fu_1124_p1);

assign add_ln25_6_fu_1271_p2 = (xor_ln27_5_fu_1234_p2 + zext_ln25_8_fu_1240_p1);

assign add_ln25_7_fu_1395_p2 = (xor_ln27_6_fu_1354_p2 + zext_ln25_9_fu_1360_p1);

assign add_ln25_8_fu_1519_p2 = (xor_ln27_7_fu_1473_p2 + zext_ln25_10_fu_1487_p1);

assign add_ln25_9_fu_1713_p2 = (xor_ln27_8_fu_1674_p2 + zext_ln25_11_fu_1680_p1);

assign add_ln25_fu_596_p2 = (zext_ln25_fu_580_p1 + zext_ln25_1_fu_592_p1);

assign add_ln26_10_fu_1865_p2 = (shl_ln26_9_fu_1850_p2 + add_ln25_10_reg_3478);

assign add_ln26_11_fu_1974_p2 = (shl_ln26_10_fu_1947_p2 + add_ln25_11_fu_1941_p2);

assign add_ln26_12_fu_2093_p2 = (shl_ln26_11_fu_2078_p2 + add_ln25_12_reg_3504);

assign add_ln26_13_fu_2202_p2 = (shl_ln26_12_fu_2178_p2 + add_ln25_13_fu_2172_p2);

assign add_ln26_14_fu_2321_p2 = (shl_ln26_13_fu_2306_p2 + add_ln25_14_reg_3530);

assign add_ln26_15_fu_2430_p2 = (shl_ln26_14_fu_2403_p2 + add_ln25_15_fu_2397_p2);

assign add_ln26_16_fu_2549_p2 = (shl_ln26_15_fu_2534_p2 + add_ln25_16_reg_3556);

assign add_ln26_17_fu_2658_p2 = (shl_ln26_16_fu_2631_p2 + add_ln25_17_fu_2625_p2);

assign add_ln26_18_fu_2777_p2 = (shl_ln26_17_fu_2762_p2 + add_ln25_18_reg_3582);

assign add_ln26_1_fu_738_p2 = (shl_ln26_1_fu_714_p3 + zext_ln26_1_fu_706_p1);

assign add_ln26_2_fu_884_p2 = (shl_ln26_fu_879_p2 + add_ln25_2_reg_3291);

assign add_ln26_3_fu_962_p2 = (shl_ln26_2_fu_936_p2 + add_ln25_3_fu_930_p2);

assign add_ln26_4_fu_1081_p2 = (shl_ln26_3_fu_1066_p2 + add_ln25_4_reg_3312);

assign add_ln26_5_fu_1190_p2 = (shl_ln26_4_fu_1163_p2 + add_ln25_5_fu_1157_p2);

assign add_ln26_6_fu_1317_p2 = (shl_ln26_5_fu_1302_p2 + add_ln25_6_reg_3338);

assign add_ln26_7_fu_1429_p2 = (shl_ln26_6_fu_1401_p2 + add_ln25_7_fu_1395_p2);

assign add_ln26_8_fu_1637_p2 = (shl_ln26_7_fu_1622_p2 + add_ln25_8_reg_3382);

assign add_ln26_9_fu_1746_p2 = (shl_ln26_8_fu_1719_p2 + add_ln25_9_fu_1713_p2);

assign add_ln26_fu_614_p2 = (shl_ln_fu_606_p3 + zext_ln26_fu_602_p1);

assign add_ln27_10_fu_1343_p2 = (xor_ln25_4_reg_3333 + zext_ln25_26_fu_1299_p1);

assign add_ln27_11_fu_1348_p2 = (add_ln27_10_fu_1343_p2 + trunc_ln26_5_fu_1310_p3);

assign add_ln27_12_fu_1461_p2 = (xor_ln25_5_fu_1385_p2 + zext_ln25_27_fu_1391_p1);

assign add_ln27_13_fu_1467_p2 = (add_ln27_12_fu_1461_p2 + trunc_ln26_6_fu_1421_p3);

assign add_ln27_14_fu_1663_p2 = (xor_ln25_6_reg_3377 + zext_ln25_28_fu_1619_p1);

assign add_ln27_15_fu_1668_p2 = (add_ln27_14_fu_1663_p2 + trunc_ln26_7_fu_1630_p3);

assign add_ln27_16_fu_1778_p2 = (xor_ln25_7_fu_1704_p2 + zext_ln25_29_fu_1710_p1);

assign add_ln27_17_fu_1784_p2 = (add_ln27_16_fu_1778_p2 + trunc_ln26_8_fu_1738_p3);

assign add_ln27_18_fu_1891_p2 = (xor_ln25_8_reg_3473 + zext_ln25_30_fu_1847_p1);

assign add_ln27_19_fu_1896_p2 = (add_ln27_18_fu_1891_p2 + trunc_ln26_9_fu_1858_p3);

assign add_ln27_1_fu_776_p2 = (trunc_ln1_fu_730_p3 + zext_ln26_2_fu_722_p1);

assign add_ln27_20_fu_2006_p2 = (xor_ln25_9_fu_1932_p2 + zext_ln25_31_fu_1938_p1);

assign add_ln27_21_fu_2012_p2 = (add_ln27_20_fu_2006_p2 + trunc_ln26_s_fu_1966_p3);

assign add_ln27_22_fu_2119_p2 = (xor_ln25_10_reg_3499 + zext_ln25_32_fu_2075_p1);

assign add_ln27_23_fu_2124_p2 = (add_ln27_22_fu_2119_p2 + trunc_ln26_10_fu_2086_p3);

assign add_ln27_24_fu_2234_p2 = (xor_ln25_11_fu_2163_p2 + zext_ln25_33_fu_2169_p1);

assign add_ln27_25_fu_2240_p2 = (add_ln27_24_fu_2234_p2 + trunc_ln26_11_fu_2194_p3);

assign add_ln27_26_fu_2347_p2 = (xor_ln25_12_reg_3525 + zext_ln25_34_fu_2303_p1);

assign add_ln27_27_fu_2352_p2 = (add_ln27_26_fu_2347_p2 + trunc_ln26_13_fu_2314_p3);

assign add_ln27_28_fu_2462_p2 = (xor_ln25_13_fu_2388_p2 + zext_ln25_35_fu_2394_p1);

assign add_ln27_29_fu_2468_p2 = (add_ln27_28_fu_2462_p2 + trunc_ln26_15_fu_2422_p3);

assign add_ln27_2_fu_855_p2 = (xor_ln25_fu_807_p2 + zext_ln25_22_fu_813_p1);

assign add_ln27_30_fu_2575_p2 = (xor_ln25_14_reg_3551 + zext_ln25_36_fu_2531_p1);

assign add_ln27_31_fu_2580_p2 = (add_ln27_30_fu_2575_p2 + trunc_ln26_17_fu_2542_p3);

assign add_ln27_32_fu_2690_p2 = (xor_ln25_15_fu_2616_p2 + zext_ln25_37_fu_2622_p1);

assign add_ln27_33_fu_2696_p2 = (add_ln27_32_fu_2690_p2 + trunc_ln26_19_fu_2650_p3);

assign add_ln27_34_fu_2789_p2 = (xor_ln25_16_reg_3577 + zext_ln25_38_fu_2759_p1);

assign add_ln27_35_fu_2794_p2 = (add_ln27_34_fu_2789_p2 + trunc_ln26_21_fu_2770_p3);

assign add_ln27_36_fu_2810_p2 = (xor_ln26_16_reg_3588 + zext_ln26_18_fu_2767_p1);

assign add_ln27_37_fu_2815_p2 = (add_ln27_36_fu_2810_p2 + trunc_ln27_35_fu_2782_p3);

assign add_ln27_3_fu_861_p2 = (add_ln27_2_fu_855_p2 + trunc_ln26_1_fu_835_p3);

assign add_ln27_4_fu_994_p2 = (xor_ln25_1_fu_922_p2 + zext_ln25_23_fu_927_p1);

assign add_ln27_5_fu_1000_p2 = (add_ln27_4_fu_994_p2 + trunc_ln26_2_fu_954_p3);

assign add_ln27_6_fu_1107_p2 = (xor_ln25_2_reg_3307 + zext_ln25_24_fu_1063_p1);

assign add_ln27_7_fu_1112_p2 = (add_ln27_6_fu_1107_p2 + trunc_ln26_3_fu_1074_p3);

assign add_ln27_8_fu_1222_p2 = (xor_ln25_3_fu_1148_p2 + zext_ln25_25_fu_1154_p1);

assign add_ln27_9_fu_1228_p2 = (add_ln27_8_fu_1222_p2 + trunc_ln26_4_fu_1182_p3);

assign add_ln27_fu_758_p2 = (trunc_ln25_fu_696_p1 + zext_ln25_21_fu_693_p1);

assign and_ln53_fu_2959_p2 = (valid_0_fu_2919_p3 & icmp_ln53_fu_2953_p2);

assign and_ln60_fu_2971_p2 = (valid_1_fu_2945_p3 & icmp_ln60_fu_2965_p2);

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp2_stage10 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp2_stage11 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage12 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp2_stage13 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp2_stage14 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp2_stage15 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp2_stage5 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp2_stage6 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp2_stage7 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp2_stage8 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp2_stage9 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage13_11001_ignoreCallOp524 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage14_11001_ignoreCallOp525 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage15_11001_ignoreCallOp532 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage15_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_01001 = (((ap_enable_reg_pp2_iter1 == 1'b1) & (output_r_full_n == 1'b0) & (ap_predicate_op577_write_state23 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (input_r_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage1_11001 = (((ap_enable_reg_pp2_iter1 == 1'b1) & (output_r_full_n == 1'b0) & (ap_predicate_op577_write_state23 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (input_r_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = (((ap_enable_reg_pp2_iter1 == 1'b1) & (output_r_full_n == 1'b0) & (ap_predicate_op577_write_state23 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (input_r_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1)));
end

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state10_pp2_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp2_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp2_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp2_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage13_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage14_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage15_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp2_stage1_iter1 = ((output_r_full_n == 1'b0) & (ap_predicate_op577_write_state23 == 1'b1));
end

always @ (*) begin
    ap_block_state5 = ((inputsize_empty_n == 1'b0) | (input_r_empty_n == 1'b0));
end

assign ap_block_state6_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp2_stage1_iter0 = ((input_r_empty_n == 1'b0) & (ap_predicate_op97_read_state7 == 1'b1));
end

assign ap_block_state8_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp2_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_467 = ((1'b0 == ap_block_pp2_stage15_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage15));
end

always @ (*) begin
    ap_condition_707 = ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1) & (icmp_ln119_fu_3041_p2 == 1'd0) & (grp_assoc_lookup_fu_432_ap_return_0 == 1'd0) & (valid_1_reg_3624 == 1'd1) & (valid_0_reg_3620 == 1'd1));
end

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

always @ (*) begin
    ap_predicate_op524_call_state19 = ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1));
end

always @ (*) begin
    ap_predicate_op524_call_state19_state18 = ((1'd0 == and_ln60_fu_2971_p2) & (1'd0 == and_ln53_fu_2959_p2) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1));
end

always @ (*) begin
    ap_predicate_op525_call_state20 = ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1));
end

always @ (*) begin
    ap_predicate_op532_call_state21 = ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1));
end

always @ (*) begin
    ap_predicate_op577_write_state23 = ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (hit_reg_3647 == 1'd0) & (icmp_ln237_reg_3227_pp2_iter1_reg == 1'd0) & (icmp_ln236_1_reg_3218_pp2_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op97_read_state7 = ((icmp_ln237_reg_3227 == 1'd0) & (icmp_ln236_1_reg_3218 == 1'd1));
end

always @ (*) begin
    ap_predicate_tran23to24_state21 = ((icmp_ln237_reg_3227 == 1'd1) & (icmp_ln236_1_reg_3218 == 1'd1));
end

always @ (*) begin
    ap_predicate_tran23to25_state21 = ((icmp_ln236_1_reg_3218 == 1'd0) | ((1'd0 == and_ln60_reg_3632) & (1'd0 == and_ln53_reg_3628) & (icmp_ln237_reg_3227 == 1'd0) & (icmp_ln119_fu_3041_p2 == 1'd0) & (grp_assoc_lookup_fu_432_ap_return_0 == 1'd0) & (valid_1_reg_3624 == 1'd1) & (valid_0_reg_3620 == 1'd1)));
end

assign compress_size_0_out_din = compress_size_0_dc_01_reg_416;

assign empty_51_fu_473_p1 = i_reg_371[14:0];

assign empty_53_fu_2990_p1 = value_fu_198[11:0];

assign grp_assoc_lookup_fu_432_ap_start = grp_assoc_lookup_fu_432_ap_start_reg;

assign grp_fu_448_p2 = (output_pos_2_reg_3636 + 32'd1);

assign hashed_2_fu_2883_p2 = (trunc_ln4_fu_2873_p4 ^ add_ln20_fu_2867_p2);

assign hashed_fu_2861_p2 = (shl_ln29_fu_2837_p2 + xor_ln27_18_fu_2831_p2);

assign hit_fu_2994_p1 = grp_assoc_lookup_fu_432_ap_return_0;

assign i_1_cast_i_fu_501_p1 = i_1_reg_382;

assign i_2_cast_i_fu_538_p1 = ap_phi_mux_i_2_phi_fu_397_p4;

assign i_3_fu_547_p2 = (ap_phi_mux_i_2_phi_fu_397_p4 + 31'd1);

assign i_cast31_i_fu_467_p1 = i_reg_371;

assign icmp_ln119_fu_3041_p2 = ((tmp_24_fu_3031_p4 == 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln221_fu_495_p2 = ((i_1_reg_382 == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln236_1_fu_542_p2 = (($signed(i_2_cast_i_fu_538_p1) < $signed(tmp_26_reg_3177)) ? 1'b1 : 1'b0);

assign icmp_ln236_fu_512_p2 = (($signed(inputsize_dout) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln237_fu_557_p2 = ((zext_ln237_fu_553_p1 == tmp_26_reg_3177) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_2953_p2 = ((key_assign_fu_2895_p3 == stored_key_0_fu_2901_p1) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_2965_p2 = ((key_assign_fu_2895_p3 == stored_key_1_fu_2927_p1) ? 1'b1 : 1'b0);

assign key_assign_fu_2895_p3 = {{trunc_ln244_reg_3359}, {tmp_27_reg_3231}};

assign lshr_ln27_10_fu_1980_p4 = {{add_ln26_11_fu_1974_p2[31:6]}};

assign lshr_ln27_11_fu_2098_p4 = {{add_ln26_12_fu_2093_p2[31:6]}};

assign lshr_ln27_12_fu_2208_p4 = {{add_ln26_13_fu_2202_p2[31:6]}};

assign lshr_ln27_13_fu_2326_p4 = {{add_ln26_14_fu_2321_p2[31:6]}};

assign lshr_ln27_14_fu_2436_p4 = {{add_ln26_15_fu_2430_p2[31:6]}};

assign lshr_ln27_15_fu_2554_p4 = {{add_ln26_16_fu_2549_p2[31:6]}};

assign lshr_ln27_16_fu_2664_p4 = {{add_ln26_17_fu_2658_p2[31:6]}};

assign lshr_ln27_1_fu_744_p4 = {{add_ln26_1_fu_738_p2[31:6]}};

assign lshr_ln27_2_fu_889_p4 = {{add_ln26_2_fu_884_p2[31:6]}};

assign lshr_ln27_3_fu_968_p4 = {{add_ln26_3_fu_962_p2[31:6]}};

assign lshr_ln27_4_fu_1086_p4 = {{add_ln26_4_fu_1081_p2[31:6]}};

assign lshr_ln27_5_fu_1196_p4 = {{add_ln26_5_fu_1190_p2[31:6]}};

assign lshr_ln27_6_fu_1322_p4 = {{add_ln26_6_fu_1317_p2[31:6]}};

assign lshr_ln27_7_fu_1435_p4 = {{add_ln26_7_fu_1429_p2[31:6]}};

assign lshr_ln27_8_fu_1642_p4 = {{add_ln26_8_fu_1637_p2[31:6]}};

assign lshr_ln27_9_fu_1752_p4 = {{add_ln26_9_fu_1746_p2[31:6]}};

assign lshr_ln27_s_fu_1870_p4 = {{add_ln26_10_fu_1865_p2[31:6]}};

assign lshr_ln2_fu_3058_p4 = {{prefix_code_1_fu_186[11:10]}};

assign lshr_ln3_fu_3073_p4 = {{prefix_code_1_fu_186[9:1]}};

assign my_assoc_mem_fill_fu_3097_p2 = (my_assoc_mem_fill_1_load_reg_3651 + 32'd1);

assign next_code_fu_3107_p2 = (value_fu_198 + 32'd1);

assign or_ln121_fu_3135_p2 = (sext_ln121_fu_3131_p1 | my_assoc_mem_upper_key_mem_q0);

assign or_ln122_fu_3142_p2 = (sext_ln121_fu_3131_p1 | my_assoc_mem_middle_key_mem_q0);

assign or_ln123_fu_3149_p2 = (sext_ln121_fu_3131_p1 | my_assoc_mem_lower_key_mem_q0);

assign or_ln1_fu_3006_p5 = {{{{{{1'd1}, {empty_53_fu_2990_p1}}}, {trunc_ln244_reg_3359}}}, {tmp_27_reg_3231}};

assign or_ln213_fu_477_p2 = (empty_51_fu_473_p1 | 15'd1);

assign or_ln2_fu_3017_p5 = {{{{{{1'd1}, {empty_53_fu_2990_p1}}}, {trunc_ln244_reg_3359}}}, {tmp_27_reg_3231}};

assign or_ln_fu_566_p6 = {{{{{trunc_ln181_fu_562_p1}, {5'd0}}, {trunc_ln181_fu_562_p1}}, {3'd0}}, {trunc_ln181_fu_562_p1}};

assign output_r_din = prefix_code_1_fu_186;

assign sext_ln121_fu_3131_p1 = $signed(shl_ln121_fu_3126_p2);

assign shl_ln121_fu_3126_p2 = 32'd1 << my_assoc_mem_fill_1_load_reg_3651;

assign shl_ln26_10_fu_1947_p2 = add_ln25_11_fu_1941_p2 << 32'd10;

assign shl_ln26_11_fu_2078_p2 = add_ln25_12_reg_3504 << 32'd10;

assign shl_ln26_12_fu_2178_p2 = add_ln25_13_fu_2172_p2 << 32'd10;

assign shl_ln26_13_fu_2306_p2 = add_ln25_14_reg_3530 << 32'd10;

assign shl_ln26_14_fu_2403_p2 = add_ln25_15_fu_2397_p2 << 32'd10;

assign shl_ln26_15_fu_2534_p2 = add_ln25_16_reg_3556 << 32'd10;

assign shl_ln26_16_fu_2631_p2 = add_ln25_17_fu_2625_p2 << 32'd10;

assign shl_ln26_17_fu_2762_p2 = add_ln25_18_reg_3582 << 32'd10;

assign shl_ln26_1_fu_714_p3 = {{trunc_ln26_fu_710_p1}, {10'd0}};

assign shl_ln26_2_fu_936_p2 = add_ln25_3_fu_930_p2 << 32'd10;

assign shl_ln26_3_fu_1066_p2 = add_ln25_4_reg_3312 << 32'd10;

assign shl_ln26_4_fu_1163_p2 = add_ln25_5_fu_1157_p2 << 32'd10;

assign shl_ln26_5_fu_1302_p2 = add_ln25_6_reg_3338 << 32'd10;

assign shl_ln26_6_fu_1401_p2 = add_ln25_7_fu_1395_p2 << 32'd10;

assign shl_ln26_7_fu_1622_p2 = add_ln25_8_reg_3382 << 32'd10;

assign shl_ln26_8_fu_1719_p2 = add_ln25_9_fu_1713_p2 << 32'd10;

assign shl_ln26_9_fu_1850_p2 = add_ln25_10_reg_3478 << 32'd10;

assign shl_ln26_fu_879_p2 = add_ln25_2_reg_3291 << 32'd10;

assign shl_ln29_fu_2837_p2 = xor_ln27_18_fu_2831_p2 << 26'd3;

assign shl_ln_fu_606_p3 = {{add_ln25_fu_596_p2}, {10'd0}};

assign stored_key_0_fu_2901_p1 = hash_table_0_q0[19:0];

assign stored_key_1_fu_2927_p1 = hash_table_1_q0[19:0];

assign tmp_11_fu_1479_p3 = prefix_code_1_fu_186[32'd1];

assign tmp_24_fu_3031_p4 = {{my_assoc_mem_fill_1_fu_190[31:6]}};

assign tmp_4_fu_584_p3 = input_r_dout[32'd1];

assign tmp_fu_453_p3 = i_reg_371[32'd15];

assign trunc_ln181_fu_562_p1 = input_r_dout[0:0];

assign trunc_ln181_s_fu_3052_p3 = {{trunc_ln244_1_reg_3366}, {tmp_27_reg_3231}};

assign trunc_ln187_fu_3002_p1 = grp_assoc_lookup_fu_432_ap_return_1[15:0];

assign trunc_ln1_fu_730_p3 = {{trunc_ln26_12_fu_726_p1}, {10'd0}};

assign trunc_ln244_1_fu_1295_p1 = prefix_code_1_fu_186[0:0];

assign trunc_ln244_fu_1291_p1 = prefix_code_1_fu_186[11:0];

assign trunc_ln25_10_fu_2039_p4 = {{add_ln26_11_fu_1974_p2[20:6]}};

assign trunc_ln25_11_fu_2153_p4 = {{add_ln26_12_fu_2093_p2[20:6]}};

assign trunc_ln25_12_fu_2267_p4 = {{add_ln26_13_fu_2202_p2[20:6]}};

assign trunc_ln25_13_fu_2378_p4 = {{add_ln26_14_fu_2321_p2[20:6]}};

assign trunc_ln25_14_fu_2495_p4 = {{add_ln26_15_fu_2430_p2[20:6]}};

assign trunc_ln25_15_fu_2606_p4 = {{add_ln26_16_fu_2549_p2[20:6]}};

assign trunc_ln25_16_fu_2723_p4 = {{add_ln26_17_fu_2658_p2[20:6]}};

assign trunc_ln25_1_fu_797_p4 = {{add_ln26_1_fu_738_p2[20:6]}};

assign trunc_ln25_2_fu_912_p4 = {{add_ln26_2_fu_884_p2[20:6]}};

assign trunc_ln25_3_fu_1027_p4 = {{add_ln26_3_fu_962_p2[20:6]}};

assign trunc_ln25_4_fu_1138_p4 = {{add_ln26_4_fu_1081_p2[20:6]}};

assign trunc_ln25_5_fu_1255_p4 = {{add_ln26_5_fu_1190_p2[20:6]}};

assign trunc_ln25_6_fu_1375_p4 = {{add_ln26_6_fu_1317_p2[20:6]}};

assign trunc_ln25_7_fu_1503_p4 = {{add_ln26_7_fu_1429_p2[20:6]}};

assign trunc_ln25_8_fu_1694_p4 = {{add_ln26_8_fu_1637_p2[20:6]}};

assign trunc_ln25_9_fu_1811_p4 = {{add_ln26_9_fu_1746_p2[20:6]}};

assign trunc_ln25_fu_696_p1 = xor_ln27_fu_681_p2[14:0];

assign trunc_ln25_s_fu_1922_p4 = {{add_ln26_10_fu_1865_p2[20:6]}};

assign trunc_ln26_10_fu_2086_p3 = {{trunc_ln26_28_reg_3515}, {10'd0}};

assign trunc_ln26_11_fu_2194_p3 = {{trunc_ln26_29_fu_2190_p1}, {10'd0}};

assign trunc_ln26_12_fu_726_p1 = add_ln25_1_fu_700_p2[15:0];

assign trunc_ln26_13_fu_2314_p3 = {{trunc_ln26_30_reg_3541}, {10'd0}};

assign trunc_ln26_14_fu_831_p1 = add_ln25_2_fu_816_p2[15:0];

assign trunc_ln26_15_fu_2422_p3 = {{trunc_ln26_31_fu_2418_p1}, {10'd0}};

assign trunc_ln26_16_fu_950_p1 = add_ln25_3_fu_930_p2[15:0];

assign trunc_ln26_17_fu_2542_p3 = {{trunc_ln26_32_reg_3567}, {10'd0}};

assign trunc_ln26_18_fu_1055_p1 = add_ln25_4_fu_1043_p2[15:0];

assign trunc_ln26_19_fu_2650_p3 = {{trunc_ln26_33_fu_2646_p1}, {10'd0}};

assign trunc_ln26_1_fu_835_p3 = {{trunc_ln26_14_fu_831_p1}, {10'd0}};

assign trunc_ln26_20_fu_1178_p1 = add_ln25_5_fu_1157_p2[15:0];

assign trunc_ln26_21_fu_2770_p3 = {{trunc_ln26_34_reg_3593}, {10'd0}};

assign trunc_ln26_22_fu_1283_p1 = add_ln25_6_fu_1271_p2[15:0];

assign trunc_ln26_23_fu_1417_p1 = add_ln25_7_fu_1395_p2[15:0];

assign trunc_ln26_24_fu_1531_p1 = add_ln25_8_fu_1519_p2[15:0];

assign trunc_ln26_25_fu_1734_p1 = add_ln25_9_fu_1713_p2[15:0];

assign trunc_ln26_26_fu_1839_p1 = add_ln25_10_fu_1827_p2[15:0];

assign trunc_ln26_27_fu_1962_p1 = add_ln25_11_fu_1941_p2[15:0];

assign trunc_ln26_28_fu_2067_p1 = add_ln25_12_fu_2055_p2[15:0];

assign trunc_ln26_29_fu_2190_p1 = add_ln25_13_fu_2172_p2[15:0];

assign trunc_ln26_2_fu_954_p3 = {{trunc_ln26_16_fu_950_p1}, {10'd0}};

assign trunc_ln26_30_fu_2295_p1 = add_ln25_14_fu_2283_p2[15:0];

assign trunc_ln26_31_fu_2418_p1 = add_ln25_15_fu_2397_p2[15:0];

assign trunc_ln26_32_fu_2523_p1 = add_ln25_16_fu_2511_p2[15:0];

assign trunc_ln26_33_fu_2646_p1 = add_ln25_17_fu_2625_p2[15:0];

assign trunc_ln26_34_fu_2751_p1 = add_ln25_18_fu_2739_p2[15:0];

assign trunc_ln26_3_fu_1074_p3 = {{trunc_ln26_18_reg_3323}, {10'd0}};

assign trunc_ln26_4_fu_1182_p3 = {{trunc_ln26_20_fu_1178_p1}, {10'd0}};

assign trunc_ln26_5_fu_1310_p3 = {{trunc_ln26_22_reg_3349}, {10'd0}};

assign trunc_ln26_6_fu_1421_p3 = {{trunc_ln26_23_fu_1417_p1}, {10'd0}};

assign trunc_ln26_7_fu_1630_p3 = {{trunc_ln26_24_reg_3393}, {10'd0}};

assign trunc_ln26_8_fu_1738_p3 = {{trunc_ln26_25_fu_1734_p1}, {10'd0}};

assign trunc_ln26_9_fu_1858_p3 = {{trunc_ln26_26_reg_3489}, {10'd0}};

assign trunc_ln26_fu_710_p1 = add_ln25_1_fu_700_p2[21:0];

assign trunc_ln26_s_fu_1966_p3 = {{trunc_ln26_27_fu_1962_p1}, {10'd0}};

assign trunc_ln27_10_fu_1287_p1 = add_ln25_6_fu_1271_p2[4:0];

assign trunc_ln27_11_fu_1336_p3 = {{trunc_ln27_10_reg_3354}, {10'd0}};

assign trunc_ln27_12_fu_1449_p1 = add_ln25_7_fu_1395_p2[4:0];

assign trunc_ln27_13_fu_1453_p3 = {{trunc_ln27_12_fu_1449_p1}, {10'd0}};

assign trunc_ln27_14_fu_1535_p1 = add_ln25_8_fu_1519_p2[4:0];

assign trunc_ln27_15_fu_1656_p3 = {{trunc_ln27_14_reg_3398}, {10'd0}};

assign trunc_ln27_16_fu_1766_p1 = add_ln25_9_fu_1713_p2[4:0];

assign trunc_ln27_17_fu_1770_p3 = {{trunc_ln27_16_fu_1766_p1}, {10'd0}};

assign trunc_ln27_18_fu_1843_p1 = add_ln25_10_fu_1827_p2[4:0];

assign trunc_ln27_19_fu_1884_p3 = {{trunc_ln27_18_reg_3494}, {10'd0}};

assign trunc_ln27_1_fu_2800_p4 = {{add_ln26_18_fu_2777_p2[31:6]}};

assign trunc_ln27_20_fu_1994_p1 = add_ln25_11_fu_1941_p2[4:0];

assign trunc_ln27_21_fu_1998_p3 = {{trunc_ln27_20_fu_1994_p1}, {10'd0}};

assign trunc_ln27_22_fu_2071_p1 = add_ln25_12_fu_2055_p2[4:0];

assign trunc_ln27_23_fu_2112_p3 = {{trunc_ln27_22_reg_3520}, {10'd0}};

assign trunc_ln27_24_fu_2222_p1 = add_ln25_13_fu_2172_p2[4:0];

assign trunc_ln27_25_fu_2226_p3 = {{trunc_ln27_24_fu_2222_p1}, {10'd0}};

assign trunc_ln27_26_fu_2299_p1 = add_ln25_14_fu_2283_p2[4:0];

assign trunc_ln27_27_fu_2340_p3 = {{trunc_ln27_26_reg_3546}, {10'd0}};

assign trunc_ln27_28_fu_2450_p1 = add_ln25_15_fu_2397_p2[4:0];

assign trunc_ln27_29_fu_2454_p3 = {{trunc_ln27_28_fu_2450_p1}, {10'd0}};

assign trunc_ln27_2_fu_768_p3 = {{trunc_ln27_fu_764_p1}, {10'd0}};

assign trunc_ln27_30_fu_2527_p1 = add_ln25_16_fu_2511_p2[4:0];

assign trunc_ln27_31_fu_2568_p3 = {{trunc_ln27_30_reg_3572}, {10'd0}};

assign trunc_ln27_32_fu_2678_p1 = add_ln25_17_fu_2625_p2[4:0];

assign trunc_ln27_33_fu_2682_p3 = {{trunc_ln27_32_fu_2678_p1}, {10'd0}};

assign trunc_ln27_34_fu_2755_p1 = add_ln25_18_fu_2739_p2[4:0];

assign trunc_ln27_35_fu_2782_p3 = {{trunc_ln27_34_reg_3598}, {10'd0}};

assign trunc_ln27_3_fu_843_p1 = add_ln25_2_fu_816_p2[4:0];

assign trunc_ln27_4_fu_847_p3 = {{trunc_ln27_3_fu_843_p1}, {10'd0}};

assign trunc_ln27_5_fu_982_p1 = add_ln25_3_fu_930_p2[4:0];

assign trunc_ln27_6_fu_986_p3 = {{trunc_ln27_5_fu_982_p1}, {10'd0}};

assign trunc_ln27_7_fu_1059_p1 = add_ln25_4_fu_1043_p2[4:0];

assign trunc_ln27_8_fu_1100_p3 = {{trunc_ln27_7_reg_3328}, {10'd0}};

assign trunc_ln27_9_fu_1210_p1 = add_ln25_5_fu_1157_p2[4:0];

assign trunc_ln27_fu_764_p1 = add_ln25_1_fu_700_p2[4:0];

assign trunc_ln27_s_fu_1214_p3 = {{trunc_ln27_9_fu_1210_p1}, {10'd0}};

assign trunc_ln29_fu_2849_p1 = xor_ln27_18_fu_2831_p2[11:0];

assign trunc_ln2_fu_2821_p4 = {{add_ln26_18_fu_2777_p2[20:6]}};

assign trunc_ln3_fu_2853_p3 = {{trunc_ln29_fu_2849_p1}, {3'd0}};

assign trunc_ln4_fu_2873_p4 = {{hashed_fu_2861_p2[25:11]}};

assign trunc_ln5_fu_2905_p4 = {{hash_table_0_q0[31:20]}};

assign trunc_ln6_fu_2931_p4 = {{hash_table_1_q0[31:20]}};

assign valid_0_fu_2919_p3 = hash_table_0_q0[32'd32];

assign valid_1_fu_2945_p3 = hash_table_1_q0[32'd32];

assign xor_ln25_10_fu_2049_p2 = (lshr_ln27_10_fu_1980_p4 ^ add_ln27_21_fu_2012_p2);

assign xor_ln25_11_fu_2163_p2 = (lshr_ln27_11_fu_2098_p4 ^ add_ln27_23_fu_2124_p2);

assign xor_ln25_12_fu_2277_p2 = (lshr_ln27_12_fu_2208_p4 ^ add_ln27_25_fu_2240_p2);

assign xor_ln25_13_fu_2388_p2 = (lshr_ln27_13_fu_2326_p4 ^ add_ln27_27_fu_2352_p2);

assign xor_ln25_14_fu_2505_p2 = (lshr_ln27_14_fu_2436_p4 ^ add_ln27_29_fu_2468_p2);

assign xor_ln25_15_fu_2616_p2 = (lshr_ln27_15_fu_2554_p4 ^ add_ln27_31_fu_2580_p2);

assign xor_ln25_16_fu_2733_p2 = (lshr_ln27_16_fu_2664_p4 ^ add_ln27_33_fu_2696_p2);

assign xor_ln25_1_fu_922_p2 = (lshr_ln27_2_fu_889_p4 ^ add_ln27_3_reg_3297);

assign xor_ln25_2_fu_1037_p2 = (lshr_ln27_3_fu_968_p4 ^ add_ln27_5_fu_1000_p2);

assign xor_ln25_3_fu_1148_p2 = (lshr_ln27_4_fu_1086_p4 ^ add_ln27_7_fu_1112_p2);

assign xor_ln25_4_fu_1265_p2 = (lshr_ln27_5_fu_1196_p4 ^ add_ln27_9_fu_1228_p2);

assign xor_ln25_5_fu_1385_p2 = (lshr_ln27_6_fu_1322_p4 ^ add_ln27_11_fu_1348_p2);

assign xor_ln25_6_fu_1513_p2 = (lshr_ln27_7_fu_1435_p4 ^ add_ln27_13_fu_1467_p2);

assign xor_ln25_7_fu_1704_p2 = (lshr_ln27_8_fu_1642_p4 ^ add_ln27_15_fu_1668_p2);

assign xor_ln25_8_fu_1821_p2 = (lshr_ln27_9_fu_1752_p4 ^ add_ln27_17_fu_1784_p2);

assign xor_ln25_9_fu_1932_p2 = (lshr_ln27_s_fu_1870_p4 ^ add_ln27_19_fu_1896_p2);

assign xor_ln25_fu_807_p2 = (lshr_ln27_1_fu_744_p4 ^ add_ln27_1_fu_776_p2);

assign xor_ln26_10_fu_2061_p2 = (trunc_ln25_10_fu_2039_p4 ^ add_ln25_39_fu_2033_p2);

assign xor_ln26_11_fu_2184_p2 = (trunc_ln25_11_fu_2153_p4 ^ add_ln25_41_fu_2147_p2);

assign xor_ln26_12_fu_2289_p2 = (trunc_ln25_12_fu_2267_p4 ^ add_ln25_43_fu_2261_p2);

assign xor_ln26_13_fu_2409_p2 = (trunc_ln25_13_fu_2378_p4 ^ add_ln25_45_fu_2372_p2);

assign xor_ln26_14_fu_2517_p2 = (trunc_ln25_14_fu_2495_p4 ^ add_ln25_47_fu_2489_p2);

assign xor_ln26_15_fu_2637_p2 = (trunc_ln25_15_fu_2606_p4 ^ add_ln25_49_fu_2600_p2);

assign xor_ln26_16_fu_2745_p2 = (trunc_ln25_16_fu_2723_p4 ^ add_ln25_51_fu_2717_p2);

assign xor_ln26_1_fu_942_p2 = (trunc_ln25_2_fu_912_p4 ^ add_ln25_21_reg_3302);

assign xor_ln26_2_fu_1049_p2 = (trunc_ln25_3_fu_1027_p4 ^ add_ln25_23_fu_1021_p2);

assign xor_ln26_3_fu_1169_p2 = (trunc_ln25_4_fu_1138_p4 ^ add_ln25_25_fu_1132_p2);

assign xor_ln26_4_fu_1277_p2 = (trunc_ln25_5_fu_1255_p4 ^ add_ln25_27_fu_1249_p2);

assign xor_ln26_5_fu_1407_p2 = (trunc_ln25_6_fu_1375_p4 ^ add_ln25_29_fu_1369_p2);

assign xor_ln26_6_fu_1525_p2 = (trunc_ln25_7_fu_1503_p4 ^ add_ln25_31_fu_1497_p2);

assign xor_ln26_7_fu_1725_p2 = (trunc_ln25_8_fu_1694_p4 ^ add_ln25_33_fu_1688_p2);

assign xor_ln26_8_fu_1833_p2 = (trunc_ln25_9_fu_1811_p4 ^ add_ln25_35_fu_1805_p2);

assign xor_ln26_9_fu_1953_p2 = (trunc_ln25_s_fu_1922_p4 ^ add_ln25_37_fu_1916_p2);

assign xor_ln26_fu_822_p2 = (trunc_ln25_1_fu_797_p4 ^ add_ln25_19_fu_791_p2);

assign xor_ln27_10_fu_1902_p2 = (zext_ln27_10_fu_1880_p1 ^ add_ln26_10_fu_1865_p2);

assign xor_ln27_11_fu_2018_p2 = (zext_ln27_11_fu_1990_p1 ^ add_ln26_11_fu_1974_p2);

assign xor_ln27_12_fu_2130_p2 = (zext_ln27_12_fu_2108_p1 ^ add_ln26_12_fu_2093_p2);

assign xor_ln27_13_fu_2246_p2 = (zext_ln27_13_fu_2218_p1 ^ add_ln26_13_fu_2202_p2);

assign xor_ln27_14_fu_2358_p2 = (zext_ln27_14_fu_2336_p1 ^ add_ln26_14_fu_2321_p2);

assign xor_ln27_15_fu_2474_p2 = (zext_ln27_15_fu_2446_p1 ^ add_ln26_15_fu_2430_p2);

assign xor_ln27_16_fu_2586_p2 = (zext_ln27_16_fu_2564_p1 ^ add_ln26_16_fu_2549_p2);

assign xor_ln27_17_fu_2702_p2 = (zext_ln27_17_fu_2674_p1 ^ add_ln26_17_fu_2658_p2);

assign xor_ln27_18_fu_2831_p2 = (trunc_ln27_1_fu_2800_p4 ^ add_ln27_35_fu_2794_p2);

assign xor_ln27_1_fu_782_p2 = (zext_ln27_1_fu_754_p1 ^ add_ln26_1_fu_738_p2);

assign xor_ln27_2_fu_903_p2 = (zext_ln27_2_fu_899_p1 ^ add_ln26_2_fu_884_p2);

assign xor_ln27_3_fu_1006_p2 = (zext_ln27_3_fu_978_p1 ^ add_ln26_3_fu_962_p2);

assign xor_ln27_4_fu_1118_p2 = (zext_ln27_4_fu_1096_p1 ^ add_ln26_4_fu_1081_p2);

assign xor_ln27_5_fu_1234_p2 = (zext_ln27_5_fu_1206_p1 ^ add_ln26_5_fu_1190_p2);

assign xor_ln27_6_fu_1354_p2 = (zext_ln27_6_fu_1332_p1 ^ add_ln26_6_fu_1317_p2);

assign xor_ln27_7_fu_1473_p2 = (zext_ln27_7_fu_1445_p1 ^ add_ln26_7_fu_1429_p2);

assign xor_ln27_8_fu_1674_p2 = (zext_ln27_8_fu_1652_p1 ^ add_ln26_8_fu_1637_p2);

assign xor_ln27_9_fu_1790_p2 = (zext_ln27_9_fu_1762_p1 ^ add_ln26_9_fu_1746_p2);

assign xor_ln27_fu_681_p2 = (zext_ln27_fu_678_p1 ^ add_ln26_reg_3240);

assign xor_ln29_fu_2843_p2 = (trunc_ln2_fu_2821_p4 ^ add_ln27_37_fu_2815_p2);

assign zext_ln121_fu_3068_p1 = lshr_ln2_fu_3058_p4;

assign zext_ln122_fu_3083_p1 = lshr_ln3_fu_3073_p4;

assign zext_ln123_fu_3088_p1 = trunc_ln181_s_fu_3052_p3;

assign zext_ln124_fu_3093_p1 = my_assoc_mem_fill_1_load_reg_3651;

assign zext_ln216_fu_483_p1 = or_ln213_fu_477_p2;

assign zext_ln231_fu_508_p1 = input_r_dout;

assign zext_ln237_fu_553_p1 = i_3_fu_547_p2;

assign zext_ln244_fu_3123_p1 = tmp_27_reg_3231;

assign zext_ln25_10_fu_1487_p1 = tmp_11_fu_1479_p3;

assign zext_ln25_11_fu_1680_p1 = tmp_12_reg_3403;

assign zext_ln25_12_fu_1796_p1 = tmp_13_reg_3410;

assign zext_ln25_13_fu_1908_p1 = tmp_14_reg_3417;

assign zext_ln25_14_fu_2024_p1 = tmp_15_reg_3424;

assign zext_ln25_15_fu_2139_p1 = tmp_16_reg_3431;

assign zext_ln25_16_fu_2252_p1 = tmp_17_reg_3438;

assign zext_ln25_17_fu_2364_p1 = tmp_18_reg_3445;

assign zext_ln25_18_fu_2480_p1 = tmp_19_reg_3452;

assign zext_ln25_19_fu_2592_p1 = tmp_20_reg_3459;

assign zext_ln25_1_fu_592_p1 = tmp_4_fu_584_p3;

assign zext_ln25_20_fu_2708_p1 = tmp_21_reg_3466;

assign zext_ln25_21_fu_693_p1 = tmp_5_reg_3250;

assign zext_ln25_22_fu_813_p1 = tmp_6_reg_3256;

assign zext_ln25_23_fu_927_p1 = tmp_7_reg_3263;

assign zext_ln25_24_fu_1063_p1 = tmp_8_reg_3270;

assign zext_ln25_25_fu_1154_p1 = tmp_9_reg_3277;

assign zext_ln25_26_fu_1299_p1 = tmp_10_reg_3284;

assign zext_ln25_27_fu_1391_p1 = trunc_ln244_1_fu_1295_p1;

assign zext_ln25_28_fu_1619_p1 = tmp_11_reg_3371;

assign zext_ln25_29_fu_1710_p1 = tmp_12_reg_3403;

assign zext_ln25_2_fu_686_p1 = xor_ln27_fu_681_p2;

assign zext_ln25_30_fu_1847_p1 = tmp_13_reg_3410;

assign zext_ln25_31_fu_1938_p1 = tmp_14_reg_3417;

assign zext_ln25_32_fu_2075_p1 = tmp_15_reg_3424;

assign zext_ln25_33_fu_2169_p1 = tmp_16_reg_3431;

assign zext_ln25_34_fu_2303_p1 = tmp_17_reg_3438;

assign zext_ln25_35_fu_2394_p1 = tmp_18_reg_3445;

assign zext_ln25_36_fu_2531_p1 = tmp_19_reg_3452;

assign zext_ln25_37_fu_2622_p1 = tmp_20_reg_3459;

assign zext_ln25_38_fu_2759_p1 = tmp_21_reg_3466;

assign zext_ln25_39_fu_2136_p1 = tmp_16_reg_3431;

assign zext_ln25_3_fu_690_p1 = tmp_5_reg_3250;

assign zext_ln25_4_fu_788_p1 = tmp_6_reg_3256;

assign zext_ln25_5_fu_909_p1 = tmp_7_reg_3263;

assign zext_ln25_6_fu_1012_p1 = tmp_8_reg_3270;

assign zext_ln25_7_fu_1124_p1 = tmp_9_reg_3277;

assign zext_ln25_8_fu_1240_p1 = tmp_10_reg_3284;

assign zext_ln25_9_fu_1360_p1 = trunc_ln244_1_fu_1295_p1;

assign zext_ln25_fu_580_p1 = or_ln_fu_566_p6;

assign zext_ln26_10_fu_1731_p1 = tmp_12_reg_3403;

assign zext_ln26_11_fu_1855_p1 = tmp_13_reg_3410;

assign zext_ln26_12_fu_1959_p1 = tmp_14_reg_3417;

assign zext_ln26_13_fu_2083_p1 = tmp_15_reg_3424;

assign zext_ln26_14_fu_2311_p1 = tmp_17_reg_3438;

assign zext_ln26_15_fu_2415_p1 = tmp_18_reg_3445;

assign zext_ln26_16_fu_2539_p1 = tmp_19_reg_3452;

assign zext_ln26_17_fu_2643_p1 = tmp_20_reg_3459;

assign zext_ln26_18_fu_2767_p1 = tmp_21_reg_3466;

assign zext_ln26_1_fu_706_p1 = add_ln25_1_fu_700_p2;

assign zext_ln26_2_fu_722_p1 = add_ln25_1_fu_700_p2;

assign zext_ln26_3_fu_828_p1 = tmp_6_reg_3256;

assign zext_ln26_4_fu_947_p1 = tmp_7_reg_3263;

assign zext_ln26_5_fu_1071_p1 = tmp_8_reg_3270;

assign zext_ln26_6_fu_1175_p1 = tmp_9_reg_3277;

assign zext_ln26_7_fu_1307_p1 = tmp_10_reg_3284;

assign zext_ln26_8_fu_1413_p1 = trunc_ln244_1_fu_1295_p1;

assign zext_ln26_9_fu_1627_p1 = tmp_11_reg_3371;

assign zext_ln26_fu_602_p1 = add_ln25_fu_596_p2;

assign zext_ln27_10_fu_1880_p1 = lshr_ln27_s_fu_1870_p4;

assign zext_ln27_11_fu_1990_p1 = lshr_ln27_10_fu_1980_p4;

assign zext_ln27_12_fu_2108_p1 = lshr_ln27_11_fu_2098_p4;

assign zext_ln27_13_fu_2218_p1 = lshr_ln27_12_fu_2208_p4;

assign zext_ln27_14_fu_2336_p1 = lshr_ln27_13_fu_2326_p4;

assign zext_ln27_15_fu_2446_p1 = lshr_ln27_14_fu_2436_p4;

assign zext_ln27_16_fu_2564_p1 = lshr_ln27_15_fu_2554_p4;

assign zext_ln27_17_fu_2674_p1 = lshr_ln27_16_fu_2664_p4;

assign zext_ln27_1_fu_754_p1 = lshr_ln27_1_fu_744_p4;

assign zext_ln27_2_fu_899_p1 = lshr_ln27_2_fu_889_p4;

assign zext_ln27_3_fu_978_p1 = lshr_ln27_3_fu_968_p4;

assign zext_ln27_4_fu_1096_p1 = lshr_ln27_4_fu_1086_p4;

assign zext_ln27_5_fu_1206_p1 = lshr_ln27_5_fu_1196_p4;

assign zext_ln27_6_fu_1332_p1 = lshr_ln27_6_fu_1322_p4;

assign zext_ln27_7_fu_1445_p1 = lshr_ln27_7_fu_1435_p4;

assign zext_ln27_8_fu_1652_p1 = lshr_ln27_8_fu_1642_p4;

assign zext_ln27_9_fu_1762_p1 = lshr_ln27_9_fu_1752_p4;

assign zext_ln27_fu_678_p1 = lshr_ln1_reg_3245;

assign zext_ln41_fu_2889_p1 = hashed_2_fu_2883_p2;

assign zext_ln56_fu_2915_p1 = trunc_ln5_fu_2905_p4;

assign zext_ln63_fu_2941_p1 = trunc_ln6_fu_2931_p4;

always @ (posedge ap_clk) begin
    mem_upper_key_mem_addr_reg_3662[8:2] <= 7'b0000000;
    ap_exit_tran_regpp2[1] <= 1'b0;
end

endmodule //hardware_encoding_computing
