AArch64 RBS+dsb-tlbiis-dsb
{
  pa1 = 0;
  [PTE(x)] = (oa:PA(pa1));
  [PTE(y)] = (oa:PA(pa1));
  0:X0 = (valid:0);
  0:X1 = PTE(x);
  0:X2 = 2;
  0:X3 = y;
  0:X6 = x;
  1:X1 = x;
}

 P0              | P1           | P1.F             ;
 STR X0, [X1]    | LDR X0, [X1] | MOV X0, #1       ;
 DSB SY          | L0:          | ADR X13, L0      ;
 LSR X5, X6, #12 |              | MSR ELR_EL1, X13 ;
 TLBI VAE1IS, X5 |              | ERET             ;
 DSB SY          |              |                  ;
 STR X2, [X3]    |              |                  ;

~exists (1:X0 = 2)

