
vrs_zad_8_cv10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f14  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  080050a0  080050a0  000150a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005168  08005168  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005168  08005168  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005168  08005168  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005168  08005168  00015168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800516c  0800516c  0001516c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005170  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  20000070  080051e0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000020c  080051e0  0002020c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005b72  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000106e  00000000  00000000  00025c12  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000708  00000000  00000000  00026c80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000680  00000000  00000000  00027388  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016536  00000000  00000000  00027a08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00003ee9  00000000  00000000  0003df3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00078ffd  00000000  00000000  00041e27  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000bae24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002200  00000000  00000000  000baea0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005084 	.word	0x08005084

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08005084 	.word	0x08005084

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	f003 0307 	and.w	r3, r3, #7
 8000b4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b50:	4b0c      	ldr	r3, [pc, #48]	; (8000b84 <__NVIC_SetPriorityGrouping+0x44>)
 8000b52:	68db      	ldr	r3, [r3, #12]
 8000b54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b56:	68ba      	ldr	r2, [r7, #8]
 8000b58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b72:	4a04      	ldr	r2, [pc, #16]	; (8000b84 <__NVIC_SetPriorityGrouping+0x44>)
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	60d3      	str	r3, [r2, #12]
}
 8000b78:	bf00      	nop
 8000b7a:	3714      	adds	r7, #20
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	e000ed00 	.word	0xe000ed00

08000b88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b8c:	4b04      	ldr	r3, [pc, #16]	; (8000ba0 <__NVIC_GetPriorityGrouping+0x18>)
 8000b8e:	68db      	ldr	r3, [r3, #12]
 8000b90:	0a1b      	lsrs	r3, r3, #8
 8000b92:	f003 0307 	and.w	r3, r3, #7
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	e000ed00 	.word	0xe000ed00

08000ba4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	db0b      	blt.n	8000bce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	f003 021f 	and.w	r2, r3, #31
 8000bbc:	4907      	ldr	r1, [pc, #28]	; (8000bdc <__NVIC_EnableIRQ+0x38>)
 8000bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc2:	095b      	lsrs	r3, r3, #5
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	fa00 f202 	lsl.w	r2, r0, r2
 8000bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	e000e100 	.word	0xe000e100

08000be0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	6039      	str	r1, [r7, #0]
 8000bea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	db0a      	blt.n	8000c0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	b2da      	uxtb	r2, r3
 8000bf8:	490c      	ldr	r1, [pc, #48]	; (8000c2c <__NVIC_SetPriority+0x4c>)
 8000bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfe:	0112      	lsls	r2, r2, #4
 8000c00:	b2d2      	uxtb	r2, r2
 8000c02:	440b      	add	r3, r1
 8000c04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c08:	e00a      	b.n	8000c20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	b2da      	uxtb	r2, r3
 8000c0e:	4908      	ldr	r1, [pc, #32]	; (8000c30 <__NVIC_SetPriority+0x50>)
 8000c10:	79fb      	ldrb	r3, [r7, #7]
 8000c12:	f003 030f 	and.w	r3, r3, #15
 8000c16:	3b04      	subs	r3, #4
 8000c18:	0112      	lsls	r2, r2, #4
 8000c1a:	b2d2      	uxtb	r2, r2
 8000c1c:	440b      	add	r3, r1
 8000c1e:	761a      	strb	r2, [r3, #24]
}
 8000c20:	bf00      	nop
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	e000e100 	.word	0xe000e100
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b089      	sub	sp, #36	; 0x24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	60f8      	str	r0, [r7, #12]
 8000c3c:	60b9      	str	r1, [r7, #8]
 8000c3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	f003 0307 	and.w	r3, r3, #7
 8000c46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c48:	69fb      	ldr	r3, [r7, #28]
 8000c4a:	f1c3 0307 	rsb	r3, r3, #7
 8000c4e:	2b04      	cmp	r3, #4
 8000c50:	bf28      	it	cs
 8000c52:	2304      	movcs	r3, #4
 8000c54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c56:	69fb      	ldr	r3, [r7, #28]
 8000c58:	3304      	adds	r3, #4
 8000c5a:	2b06      	cmp	r3, #6
 8000c5c:	d902      	bls.n	8000c64 <NVIC_EncodePriority+0x30>
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	3b03      	subs	r3, #3
 8000c62:	e000      	b.n	8000c66 <NVIC_EncodePriority+0x32>
 8000c64:	2300      	movs	r3, #0
 8000c66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c68:	f04f 32ff 	mov.w	r2, #4294967295
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c72:	43da      	mvns	r2, r3
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	401a      	ands	r2, r3
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	fa01 f303 	lsl.w	r3, r1, r3
 8000c86:	43d9      	mvns	r1, r3
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c8c:	4313      	orrs	r3, r2
         );
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3724      	adds	r7, #36	; 0x24
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr

08000c9a <LL_I2C_DisableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_DisableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableClockStretching(I2C_TypeDef *I2Cx)
{
 8000c9a:	b480      	push	{r7}
 8000c9c:	b083      	sub	sp, #12
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	601a      	str	r2, [r3, #0]
}
 8000cae:	bf00      	nop
 8000cb0:	370c      	adds	r7, #12
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr

08000cba <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	b083      	sub	sp, #12
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	601a      	str	r2, [r3, #0]
}
 8000cce:	bf00      	nop
 8000cd0:	370c      	adds	r7, #12
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr

08000cda <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	b085      	sub	sp, #20
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	60f8      	str	r0, [r7, #12]
 8000ce2:	60b9      	str	r1, [r7, #8]
 8000ce4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	68db      	ldr	r3, [r3, #12]
 8000cea:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000cee:	f023 0306 	bic.w	r3, r3, #6
 8000cf2:	68b9      	ldr	r1, [r7, #8]
 8000cf4:	687a      	ldr	r2, [r7, #4]
 8000cf6:	430a      	orrs	r2, r1
 8000cf8:	431a      	orrs	r2, r3
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	60da      	str	r2, [r3, #12]
}
 8000cfe:	bf00      	nop
 8000d00:	3714      	adds	r7, #20
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr

08000d0a <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8000d0a:	b480      	push	{r7}
 8000d0c:	b083      	sub	sp, #12
 8000d0e:	af00      	add	r7, sp, #0
 8000d10:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	68db      	ldr	r3, [r3, #12]
 8000d16:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	60da      	str	r2, [r3, #12]
}
 8000d1e:	bf00      	nop
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr

08000d2a <LL_I2C_EnableIT_RX>:
  * @rmtoll CR1          RXIE          LL_I2C_EnableIT_RX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)
{
 8000d2a:	b480      	push	{r7}
 8000d2c:	b083      	sub	sp, #12
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f043 0204 	orr.w	r2, r3, #4
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	601a      	str	r2, [r3, #0]
}
 8000d3e:	bf00      	nop
 8000d40:	370c      	adds	r7, #12
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr

08000d4a <LL_I2C_DisableIT_RX>:
  * @rmtoll CR1          RXIE          LL_I2C_DisableIT_RX
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	b083      	sub	sp, #12
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f023 0204 	bic.w	r2, r3, #4
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	601a      	str	r2, [r3, #0]
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr

08000d6a <LL_I2C_IsActiveFlag_TXIS>:
  * @rmtoll ISR          TXIS          LL_I2C_IsActiveFlag_TXIS
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx)
{
 8000d6a:	b480      	push	{r7}
 8000d6c:	b083      	sub	sp, #12
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	699b      	ldr	r3, [r3, #24]
 8000d76:	f003 0302 	and.w	r3, r3, #2
 8000d7a:	2b02      	cmp	r3, #2
 8000d7c:	d101      	bne.n	8000d82 <LL_I2C_IsActiveFlag_TXIS+0x18>
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e000      	b.n	8000d84 <LL_I2C_IsActiveFlag_TXIS+0x1a>
 8000d82:	2300      	movs	r3, #0
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	370c      	adds	r7, #12
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr

08000d90 <LL_I2C_IsActiveFlag_STOP>:
  * @rmtoll ISR          STOPF         LL_I2C_IsActiveFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	699b      	ldr	r3, [r3, #24]
 8000d9c:	f003 0320 	and.w	r3, r3, #32
 8000da0:	2b20      	cmp	r3, #32
 8000da2:	d101      	bne.n	8000da8 <LL_I2C_IsActiveFlag_STOP+0x18>
 8000da4:	2301      	movs	r3, #1
 8000da6:	e000      	b.n	8000daa <LL_I2C_IsActiveFlag_STOP+0x1a>
 8000da8:	2300      	movs	r3, #0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr

08000db6 <LL_I2C_ClearFlag_STOP>:
  * @rmtoll ICR          STOPCF        LL_I2C_ClearFlag_STOP
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
{
 8000db6:	b480      	push	{r7}
 8000db8:	b083      	sub	sp, #12
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	69db      	ldr	r3, [r3, #28]
 8000dc2:	f043 0220 	orr.w	r2, r3, #32
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	61da      	str	r2, [r3, #28]
}
 8000dca:	bf00      	nop
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr

08000dd6 <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 8000dd6:	b480      	push	{r7}
 8000dd8:	b083      	sub	sp, #12
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	605a      	str	r2, [r3, #4]
}
 8000dea:	bf00      	nop
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
	...

08000df8 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	60b9      	str	r1, [r7, #8]
 8000e02:	607a      	str	r2, [r7, #4]
 8000e04:	603b      	str	r3, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	685a      	ldr	r2, [r3, #4]
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	0d5b      	lsrs	r3, r3, #21
 8000e0e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8000e12:	4b0b      	ldr	r3, [pc, #44]	; (8000e40 <LL_I2C_HandleTransfer+0x48>)
 8000e14:	430b      	orrs	r3, r1
 8000e16:	43db      	mvns	r3, r3
 8000e18:	401a      	ands	r2, r3
 8000e1a:	68b9      	ldr	r1, [r7, #8]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	4319      	orrs	r1, r3
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	041b      	lsls	r3, r3, #16
 8000e24:	4319      	orrs	r1, r3
 8000e26:	69bb      	ldr	r3, [r7, #24]
 8000e28:	4319      	orrs	r1, r3
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	430b      	orrs	r3, r1
 8000e2e:	431a      	orrs	r2, r3
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	605a      	str	r2, [r3, #4]
             (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
             I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             SlaveAddr | SlaveAddrSize | (TransferSize << I2C_CR2_NBYTES_Pos) | EndMode | Request);
}
 8000e34:	bf00      	nop
 8000e36:	3714      	adds	r7, #20
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	03ff7bff 	.word	0x03ff7bff

08000e44 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	460b      	mov	r3, r1
 8000e4e:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8000e50:	78fa      	ldrb	r2, [r7, #3]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e56:	bf00      	nop
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
	...

08000e64 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000e68:	4b05      	ldr	r3, [pc, #20]	; (8000e80 <LL_RCC_HSI_Enable+0x1c>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a04      	ldr	r2, [pc, #16]	; (8000e80 <LL_RCC_HSI_Enable+0x1c>)
 8000e6e:	f043 0301 	orr.w	r3, r3, #1
 8000e72:	6013      	str	r3, [r2, #0]
}
 8000e74:	bf00      	nop
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	40021000 	.word	0x40021000

08000e84 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000e88:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <LL_RCC_HSI_IsReady+0x20>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f003 0302 	and.w	r3, r3, #2
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	bf0c      	ite	eq
 8000e94:	2301      	moveq	r3, #1
 8000e96:	2300      	movne	r3, #0
 8000e98:	b2db      	uxtb	r3, r3
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	40021000 	.word	0x40021000

08000ea8 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000eb0:	4b07      	ldr	r3, [pc, #28]	; (8000ed0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	00db      	lsls	r3, r3, #3
 8000ebc:	4904      	ldr	r1, [pc, #16]	; (8000ed0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	600b      	str	r3, [r1, #0]
}
 8000ec2:	bf00      	nop
 8000ec4:	370c      	adds	r7, #12
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	40021000 	.word	0x40021000

08000ed4 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <LL_RCC_SetSysClkSource+0x24>)
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f023 0203 	bic.w	r2, r3, #3
 8000ee4:	4904      	ldr	r1, [pc, #16]	; (8000ef8 <LL_RCC_SetSysClkSource+0x24>)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	604b      	str	r3, [r1, #4]
}
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	40021000 	.word	0x40021000

08000efc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000f00:	4b04      	ldr	r3, [pc, #16]	; (8000f14 <LL_RCC_GetSysClkSource+0x18>)
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f003 030c 	and.w	r3, r3, #12
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	40021000 	.word	0x40021000

08000f18 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000f20:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <LL_RCC_SetAHBPrescaler+0x24>)
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f28:	4904      	ldr	r1, [pc, #16]	; (8000f3c <LL_RCC_SetAHBPrescaler+0x24>)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	604b      	str	r3, [r1, #4]
}
 8000f30:	bf00      	nop
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	40021000 	.word	0x40021000

08000f40 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000f48:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000f50:	4904      	ldr	r1, [pc, #16]	; (8000f64 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	604b      	str	r3, [r1, #4]
}
 8000f58:	bf00      	nop
 8000f5a:	370c      	adds	r7, #12
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	40021000 	.word	0x40021000

08000f68 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000f70:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <LL_RCC_SetAPB2Prescaler+0x24>)
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000f78:	4904      	ldr	r1, [pc, #16]	; (8000f8c <LL_RCC_SetAPB2Prescaler+0x24>)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	604b      	str	r3, [r1, #4]
}
 8000f80:	bf00      	nop
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	40021000 	.word	0x40021000

08000f90 <LL_RCC_SetI2CClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR3, ((I2CxSource  & 0xFF000000U) >> 24U), (I2CxSource & 0x00FFFFFFU));
 8000f98:	4b08      	ldr	r3, [pc, #32]	; (8000fbc <LL_RCC_SetI2CClockSource+0x2c>)
 8000f9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	0e1b      	lsrs	r3, r3, #24
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	401a      	ands	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000faa:	4904      	ldr	r1, [pc, #16]	; (8000fbc <LL_RCC_SetI2CClockSource+0x2c>)
 8000fac:	4313      	orrs	r3, r2
 8000fae:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	40021000 	.word	0x40021000

08000fc0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000fc8:	4b08      	ldr	r3, [pc, #32]	; (8000fec <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fca:	695a      	ldr	r2, [r3, #20]
 8000fcc:	4907      	ldr	r1, [pc, #28]	; (8000fec <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000fd4:	4b05      	ldr	r3, [pc, #20]	; (8000fec <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000fd6:	695a      	ldr	r2, [r3, #20]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	4013      	ands	r3, r2
 8000fdc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fde:	68fb      	ldr	r3, [r7, #12]
}
 8000fe0:	bf00      	nop
 8000fe2:	3714      	adds	r7, #20
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr
 8000fec:	40021000 	.word	0x40021000

08000ff0 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000ff8:	4b08      	ldr	r3, [pc, #32]	; (800101c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ffa:	69da      	ldr	r2, [r3, #28]
 8000ffc:	4907      	ldr	r1, [pc, #28]	; (800101c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4313      	orrs	r3, r2
 8001002:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001004:	4b05      	ldr	r3, [pc, #20]	; (800101c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001006:	69da      	ldr	r2, [r3, #28]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4013      	ands	r3, r2
 800100c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800100e:	68fb      	ldr	r3, [r7, #12]
}
 8001010:	bf00      	nop
 8001012:	3714      	adds	r7, #20
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	40021000 	.word	0x40021000

08001020 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001028:	4b08      	ldr	r3, [pc, #32]	; (800104c <LL_APB2_GRP1_EnableClock+0x2c>)
 800102a:	699a      	ldr	r2, [r3, #24]
 800102c:	4907      	ldr	r1, [pc, #28]	; (800104c <LL_APB2_GRP1_EnableClock+0x2c>)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4313      	orrs	r3, r2
 8001032:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001034:	4b05      	ldr	r3, [pc, #20]	; (800104c <LL_APB2_GRP1_EnableClock+0x2c>)
 8001036:	699a      	ldr	r2, [r3, #24]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	4013      	ands	r3, r2
 800103c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800103e:	68fb      	ldr	r3, [r7, #12]
}
 8001040:	bf00      	nop
 8001042:	3714      	adds	r7, #20
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	40021000 	.word	0x40021000

08001050 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 800105a:	4a13      	ldr	r2, [pc, #76]	; (80010a8 <LL_SYSCFG_SetEXTISource+0x58>)
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	b2db      	uxtb	r3, r3
 8001060:	3302      	adds	r3, #2
 8001062:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	0c1b      	lsrs	r3, r3, #16
 800106a:	43db      	mvns	r3, r3
 800106c:	ea02 0103 	and.w	r1, r2, r3
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	0c1b      	lsrs	r3, r3, #16
 8001074:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	fa93 f3a3 	rbit	r3, r3
 800107c:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	fab3 f383 	clz	r3, r3
 8001084:	b2db      	uxtb	r3, r3
 8001086:	461a      	mov	r2, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	fa03 f202 	lsl.w	r2, r3, r2
 800108e:	4806      	ldr	r0, [pc, #24]	; (80010a8 <LL_SYSCFG_SetEXTISource+0x58>)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	b2db      	uxtb	r3, r3
 8001094:	430a      	orrs	r2, r1
 8001096:	3302      	adds	r3, #2
 8001098:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800109c:	bf00      	nop
 800109e:	3714      	adds	r7, #20
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	40010000 	.word	0x40010000

080010ac <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80010b4:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <LL_FLASH_SetLatency+0x24>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f023 0207 	bic.w	r2, r3, #7
 80010bc:	4904      	ldr	r1, [pc, #16]	; (80010d0 <LL_FLASH_SetLatency+0x24>)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	600b      	str	r3, [r1, #0]
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	40022000 	.word	0x40022000

080010d4 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80010d8:	4b04      	ldr	r3, [pc, #16]	; (80010ec <LL_FLASH_GetLatency+0x18>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f003 0307 	and.w	r3, r3, #7
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	40022000 	.word	0x40022000

080010f0 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	601a      	str	r2, [r3, #0]
}
 8001104:	bf00      	nop
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	f043 0201 	orr.w	r2, r3, #1
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	60da      	str	r2, [r3, #12]
}
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001130:	b480      	push	{r7}
 8001132:	b089      	sub	sp, #36	; 0x24
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	681a      	ldr	r2, [r3, #0]
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	fa93 f3a3 	rbit	r3, r3
 800114a:	613b      	str	r3, [r7, #16]
  return result;
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	fab3 f383 	clz	r3, r3
 8001152:	b2db      	uxtb	r3, r3
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	2103      	movs	r1, #3
 8001158:	fa01 f303 	lsl.w	r3, r1, r3
 800115c:	43db      	mvns	r3, r3
 800115e:	401a      	ands	r2, r3
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	fa93 f3a3 	rbit	r3, r3
 800116a:	61bb      	str	r3, [r7, #24]
  return result;
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	fab3 f383 	clz	r3, r3
 8001172:	b2db      	uxtb	r3, r3
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	6879      	ldr	r1, [r7, #4]
 8001178:	fa01 f303 	lsl.w	r3, r1, r3
 800117c:	431a      	orrs	r2, r3
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	601a      	str	r2, [r3, #0]
}
 8001182:	bf00      	nop
 8001184:	3724      	adds	r7, #36	; 0x24
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr

0800118e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800118e:	b480      	push	{r7}
 8001190:	b089      	sub	sp, #36	; 0x24
 8001192:	af00      	add	r7, sp, #0
 8001194:	60f8      	str	r0, [r7, #12]
 8001196:	60b9      	str	r1, [r7, #8]
 8001198:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	68da      	ldr	r2, [r3, #12]
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	fa93 f3a3 	rbit	r3, r3
 80011a8:	613b      	str	r3, [r7, #16]
  return result;
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	fab3 f383 	clz	r3, r3
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	2103      	movs	r1, #3
 80011b6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ba:	43db      	mvns	r3, r3
 80011bc:	401a      	ands	r2, r3
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	fa93 f3a3 	rbit	r3, r3
 80011c8:	61bb      	str	r3, [r7, #24]
  return result;
 80011ca:	69bb      	ldr	r3, [r7, #24]
 80011cc:	fab3 f383 	clz	r3, r3
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	6879      	ldr	r1, [r7, #4]
 80011d6:	fa01 f303 	lsl.w	r3, r1, r3
 80011da:	431a      	orrs	r2, r3
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	60da      	str	r2, [r3, #12]
}
 80011e0:	bf00      	nop
 80011e2:	3724      	adds	r7, #36	; 0x24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t temp=0;
 800120e:	2300      	movs	r3, #0
 8001210:	71fb      	strb	r3, [r7, #7]

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001212:	2001      	movs	r0, #1
 8001214:	f7ff ff04 	bl	8001020 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001218:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800121c:	f7ff fee8 	bl	8000ff0 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001220:	2003      	movs	r0, #3
 8001222:	f7ff fc8d 	bl	8000b40 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001226:	f000 f90f 	bl	8001448 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800122a:	f000 fa21 	bl	8001670 <MX_GPIO_Init>
  MX_TIM17_Init();
 800122e:	f000 f9e7 	bl	8001600 <MX_TIM17_Init>
  MX_TIM16_Init();
 8001232:	f000 f9ad 	bl	8001590 <MX_TIM16_Init>
  MX_I2C1_Init();
 8001236:	f000 f93d 	bl	80014b4 <MX_I2C1_Init>


  //my_str_cpy((uint8_t *) "PEtEr_SZabo_47447_PIrHaLa_MatEJ_92621", str, &size_buff, max_buff_size);
  //convert_str_to_7seg(str, display_buffer_pa,display_buffer_pb,size_buff);

  push_button_pushed_fcn();
 800123a:	f000 faab 	bl	8001794 <push_button_pushed_fcn>
  //NVIC_EnableIRQ(EXTI0_IRQn);



//  temp=lsm6ds0_init();//accelerometer
  temp=hts221_init();//humidity
 800123e:	f000 fee9 	bl	8002014 <hts221_init>
 8001242:	4603      	mov	r3, r0
 8001244:	71fb      	strb	r3, [r7, #7]
  temp=lps25hb_init();//barometer
 8001246:	f000 ffb5 	bl	80021b4 <lps25hb_init>
 800124a:	4603      	mov	r3, r0
 800124c:	71fb      	strb	r3, [r7, #7]
  temp=lis3mdl_init();//magnetometer
 800124e:	f000 ffe6 	bl	800221e <lis3mdl_init>
 8001252:	4603      	mov	r3, r0
 8001254:	71fb      	strb	r3, [r7, #7]
  if (temp==0)
 8001256:	79fb      	ldrb	r3, [r7, #7]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d103      	bne.n	8001264 <main+0x5c>
  	  {acc[0]=0.0;}
 800125c:	4b6f      	ldr	r3, [pc, #444]	; (800141c <main+0x214>)
 800125e:	f04f 0200 	mov.w	r2, #0
 8001262:	601a      	str	r2, [r3, #0]

  start_tim17_with_IT();
 8001264:	f001 fd2c 	bl	8002cc0 <start_tim17_with_IT>
  start_tim16_with_IT();
 8001268:	f001 fd3a 	bl	8002ce0 <start_tim16_with_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  __WFI();
 800126c:	bf30      	wfi
	  if (mode & multiplex_display){
 800126e:	4b6c      	ldr	r3, [pc, #432]	; (8001420 <main+0x218>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	f003 0301 	and.w	r3, r3, #1
 8001276:	2b00      	cmp	r3, #0
 8001278:	d010      	beq.n	800129c <main+0x94>
		  multiplex_display_fcn(offset,size_buff-4);
 800127a:	4b6a      	ldr	r3, [pc, #424]	; (8001424 <main+0x21c>)
 800127c:	881a      	ldrh	r2, [r3, #0]
 800127e:	4b6a      	ldr	r3, [pc, #424]	; (8001428 <main+0x220>)
 8001280:	881b      	ldrh	r3, [r3, #0]
 8001282:	3b04      	subs	r3, #4
 8001284:	b29b      	uxth	r3, r3
 8001286:	4619      	mov	r1, r3
 8001288:	4610      	mov	r0, r2
 800128a:	f001 fd39 	bl	8002d00 <multiplex_display_fcn>
		  mode &=~ multiplex_display;
 800128e:	4b64      	ldr	r3, [pc, #400]	; (8001420 <main+0x218>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	f023 0301 	bic.w	r3, r3, #1
 8001296:	b2da      	uxtb	r2, r3
 8001298:	4b61      	ldr	r3, [pc, #388]	; (8001420 <main+0x218>)
 800129a:	701a      	strb	r2, [r3, #0]
	  }
	  if (mode & shift_display){
 800129c:	4b60      	ldr	r3, [pc, #384]	; (8001420 <main+0x218>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	f003 0302 	and.w	r3, r3, #2
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	f000 80a1 	beq.w	80013ec <main+0x1e4>
		  //lsm6ds0_get_acc(&acc[0],&acc[1],&acc[2]);
		  //ret_val=lsm6ds0_get_temp(); //picsafust
		  //ret_val=hts221_get_temp(0xff);	//fasza
		  //ret_val=hts221_get_hum(0xff);	//fasza

		  if (mode & up_or_down){
 80012aa:	4b5d      	ldr	r3, [pc, #372]	; (8001420 <main+0x218>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	f003 0304 	and.w	r3, r3, #4
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d01b      	beq.n	80012ee <main+0xe6>
			  // up

			  offset++;
 80012b6:	4b5b      	ldr	r3, [pc, #364]	; (8001424 <main+0x21c>)
 80012b8:	881b      	ldrh	r3, [r3, #0]
 80012ba:	3301      	adds	r3, #1
 80012bc:	b29a      	uxth	r2, r3
 80012be:	4b59      	ldr	r3, [pc, #356]	; (8001424 <main+0x21c>)
 80012c0:	801a      	strh	r2, [r3, #0]
			  if (offset >(size_buff-4)){
 80012c2:	4b58      	ldr	r3, [pc, #352]	; (8001424 <main+0x21c>)
 80012c4:	881b      	ldrh	r3, [r3, #0]
 80012c6:	461a      	mov	r2, r3
 80012c8:	4b57      	ldr	r3, [pc, #348]	; (8001428 <main+0x220>)
 80012ca:	881b      	ldrh	r3, [r3, #0]
 80012cc:	3b04      	subs	r3, #4
 80012ce:	429a      	cmp	r2, r3
 80012d0:	dd22      	ble.n	8001318 <main+0x110>
				  offset=size_buff-4;
 80012d2:	4b55      	ldr	r3, [pc, #340]	; (8001428 <main+0x220>)
 80012d4:	881b      	ldrh	r3, [r3, #0]
 80012d6:	3b04      	subs	r3, #4
 80012d8:	b29a      	uxth	r2, r3
 80012da:	4b52      	ldr	r3, [pc, #328]	; (8001424 <main+0x21c>)
 80012dc:	801a      	strh	r2, [r3, #0]
				  mode &= ~up_or_down;
 80012de:	4b50      	ldr	r3, [pc, #320]	; (8001420 <main+0x218>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	f023 0304 	bic.w	r3, r3, #4
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	4b4d      	ldr	r3, [pc, #308]	; (8001420 <main+0x218>)
 80012ea:	701a      	strb	r2, [r3, #0]
 80012ec:	e014      	b.n	8001318 <main+0x110>
			  }
		  }
		  else{

			  if (offset == 0){
 80012ee:	4b4d      	ldr	r3, [pc, #308]	; (8001424 <main+0x21c>)
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d10a      	bne.n	800130c <main+0x104>
				  offset=0;
 80012f6:	4b4b      	ldr	r3, [pc, #300]	; (8001424 <main+0x21c>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	801a      	strh	r2, [r3, #0]
				  mode |=up_or_down;
 80012fc:	4b48      	ldr	r3, [pc, #288]	; (8001420 <main+0x218>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	f043 0304 	orr.w	r3, r3, #4
 8001304:	b2da      	uxtb	r2, r3
 8001306:	4b46      	ldr	r3, [pc, #280]	; (8001420 <main+0x218>)
 8001308:	701a      	strb	r2, [r3, #0]
 800130a:	e005      	b.n	8001318 <main+0x110>
			  }
			  else{
				  offset--;
 800130c:	4b45      	ldr	r3, [pc, #276]	; (8001424 <main+0x21c>)
 800130e:	881b      	ldrh	r3, [r3, #0]
 8001310:	3b01      	subs	r3, #1
 8001312:	b29a      	uxth	r2, r3
 8001314:	4b43      	ldr	r3, [pc, #268]	; (8001424 <main+0x21c>)
 8001316:	801a      	strh	r2, [r3, #0]
			  }
		  }
		  switch (what_to_measure){
 8001318:	4b44      	ldr	r3, [pc, #272]	; (800142c <main+0x224>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b04      	cmp	r3, #4
 800131e:	d85e      	bhi.n	80013de <main+0x1d6>
 8001320:	a201      	add	r2, pc, #4	; (adr r2, 8001328 <main+0x120>)
 8001322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001326:	bf00      	nop
 8001328:	0800133d 	.word	0x0800133d
 800132c:	0800135b 	.word	0x0800135b
 8001330:	08001379 	.word	0x08001379
 8001334:	08001397 	.word	0x08001397
 8001338:	080013b5 	.word	0x080013b5
		  case 0:{ // magnitude == azymuth
			  lis3mdl_get_azymuth(with_avg);
 800133c:	20ff      	movs	r0, #255	; 0xff
 800133e:	f000 fda3 	bl	8001e88 <lis3mdl_get_azymuth>
			  // float to char
			  float_to_char(azymuth,str,4, 3,1);
 8001342:	4b3b      	ldr	r3, [pc, #236]	; (8001430 <main+0x228>)
 8001344:	edd3 7a00 	vldr	s15, [r3]
 8001348:	2301      	movs	r3, #1
 800134a:	2203      	movs	r2, #3
 800134c:	2104      	movs	r1, #4
 800134e:	4839      	ldr	r0, [pc, #228]	; (8001434 <main+0x22c>)
 8001350:	eeb0 0a67 	vmov.f32	s0, s15
 8001354:	f000 fb34 	bl	80019c0 <float_to_char>
			  break;}
 8001358:	e041      	b.n	80013de <main+0x1d6>
		  case 1:{ // temperature
			  hts221_get_temp(with_avg);
 800135a:	20ff      	movs	r0, #255	; 0xff
 800135c:	f000 fc08 	bl	8001b70 <hts221_get_temp>
			  // float to char
			  float_to_char(temperature,str,5, 2,1);
 8001360:	4b35      	ldr	r3, [pc, #212]	; (8001438 <main+0x230>)
 8001362:	edd3 7a00 	vldr	s15, [r3]
 8001366:	2301      	movs	r3, #1
 8001368:	2202      	movs	r2, #2
 800136a:	2105      	movs	r1, #5
 800136c:	4831      	ldr	r0, [pc, #196]	; (8001434 <main+0x22c>)
 800136e:	eeb0 0a67 	vmov.f32	s0, s15
 8001372:	f000 fb25 	bl	80019c0 <float_to_char>
			  break;}
 8001376:	e032      	b.n	80013de <main+0x1d6>
		  case 2: { // humidity
			  hts221_get_hum(with_avg);
 8001378:	20ff      	movs	r0, #255	; 0xff
 800137a:	f000 fc87 	bl	8001c8c <hts221_get_hum>
			  // float to char
			  float_to_char(humidity,str,4, 2,0);
 800137e:	4b2f      	ldr	r3, [pc, #188]	; (800143c <main+0x234>)
 8001380:	edd3 7a00 	vldr	s15, [r3]
 8001384:	2300      	movs	r3, #0
 8001386:	2202      	movs	r2, #2
 8001388:	2104      	movs	r1, #4
 800138a:	482a      	ldr	r0, [pc, #168]	; (8001434 <main+0x22c>)
 800138c:	eeb0 0a67 	vmov.f32	s0, s15
 8001390:	f000 fb16 	bl	80019c0 <float_to_char>
			  break;}
 8001394:	e023      	b.n	80013de <main+0x1d6>
		  case 3: { // pressure
			  lps25hb_get_pressure(with_avg);
 8001396:	20ff      	movs	r0, #255	; 0xff
 8001398:	f000 fd16 	bl	8001dc8 <lps25hb_get_pressure>
			  // float to char
			  float_to_char(pressure,str,4, 4,2);
 800139c:	4b28      	ldr	r3, [pc, #160]	; (8001440 <main+0x238>)
 800139e:	edd3 7a00 	vldr	s15, [r3]
 80013a2:	2302      	movs	r3, #2
 80013a4:	2204      	movs	r2, #4
 80013a6:	2104      	movs	r1, #4
 80013a8:	4822      	ldr	r0, [pc, #136]	; (8001434 <main+0x22c>)
 80013aa:	eeb0 0a67 	vmov.f32	s0, s15
 80013ae:	f000 fb07 	bl	80019c0 <float_to_char>
			  break;}
 80013b2:	e014      	b.n	80013de <main+0x1d6>
		  case 4: { // altitude
			  lps25hb_get_pressure(with_avg);
 80013b4:	20ff      	movs	r0, #255	; 0xff
 80013b6:	f000 fd07 	bl	8001dc8 <lps25hb_get_pressure>
			  hts221_get_temp(with_avg);
 80013ba:	20ff      	movs	r0, #255	; 0xff
 80013bc:	f000 fbd8 	bl	8001b70 <hts221_get_temp>
			  calculate_altitude(with_avg);
 80013c0:	20ff      	movs	r0, #255	; 0xff
 80013c2:	f001 fc05 	bl	8002bd0 <calculate_altitude>
			  // float to char
			  float_to_char(altitude,str,4, 4,1);
 80013c6:	4b1f      	ldr	r3, [pc, #124]	; (8001444 <main+0x23c>)
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	2301      	movs	r3, #1
 80013ce:	2204      	movs	r2, #4
 80013d0:	2104      	movs	r1, #4
 80013d2:	4818      	ldr	r0, [pc, #96]	; (8001434 <main+0x22c>)
 80013d4:	eeb0 0a67 	vmov.f32	s0, s15
 80013d8:	f000 faf2 	bl	80019c0 <float_to_char>
			  break;}
 80013dc:	bf00      	nop

		  //offset++;
		  //LL_GPIO_TogglePin(led_GPIO_Port,led_Pin);
		  //if (offset >(size_buff-4)){
		  	  //offset=0;}
		  mode &=~ shift_display;
 80013de:	4b10      	ldr	r3, [pc, #64]	; (8001420 <main+0x218>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	f023 0302 	bic.w	r3, r3, #2
 80013e6:	b2da      	uxtb	r2, r3
 80013e8:	4b0d      	ldr	r3, [pc, #52]	; (8001420 <main+0x218>)
 80013ea:	701a      	strb	r2, [r3, #0]
	  }
	  if (mode & push_button_pushed){
 80013ec:	4b0c      	ldr	r3, [pc, #48]	; (8001420 <main+0x218>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b25b      	sxtb	r3, r3
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f6bf af3a 	bge.w	800126c <main+0x64>
		  //LL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
		  if (test_push_button_state(max_test_push_button)){
 80013f8:	f243 3009 	movw	r0, #13065	; 0x3309
 80013fc:	f001 fd16 	bl	8002e2c <test_push_button_state>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <main+0x202>
			  push_button_pushed_fcn();
 8001406:	f000 f9c5 	bl	8001794 <push_button_pushed_fcn>
		  }
		  //LL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
		  mode &= ~ push_button_pushed;
 800140a:	4b05      	ldr	r3, [pc, #20]	; (8001420 <main+0x218>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001412:	b2da      	uxtb	r2, r3
 8001414:	4b02      	ldr	r3, [pc, #8]	; (8001420 <main+0x218>)
 8001416:	701a      	strb	r2, [r3, #0]
	  __WFI();
 8001418:	e728      	b.n	800126c <main+0x64>
 800141a:	bf00      	nop
 800141c:	200000a4 	.word	0x200000a4
 8001420:	2000008c 	.word	0x2000008c
 8001424:	20000090 	.word	0x20000090
 8001428:	2000008e 	.word	0x2000008e
 800142c:	20000000 	.word	0x20000000
 8001430:	200000b0 	.word	0x200000b0
 8001434:	200001c8 	.word	0x200001c8
 8001438:	20000094 	.word	0x20000094
 800143c:	20000098 	.word	0x20000098
 8001440:	2000009c 	.word	0x2000009c
 8001444:	200000a0 	.word	0x200000a0

08001448 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 800144c:	2000      	movs	r0, #0
 800144e:	f7ff fe2d 	bl	80010ac <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8001452:	bf00      	nop
 8001454:	f7ff fe3e 	bl	80010d4 <LL_FLASH_GetLatency>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d1fa      	bne.n	8001454 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 800145e:	f7ff fd01 	bl	8000e64 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001462:	bf00      	nop
 8001464:	f7ff fd0e 	bl	8000e84 <LL_RCC_HSI_IsReady>
 8001468:	4603      	mov	r3, r0
 800146a:	2b01      	cmp	r3, #1
 800146c:	d1fa      	bne.n	8001464 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 800146e:	2010      	movs	r0, #16
 8001470:	f7ff fd1a 	bl	8000ea8 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001474:	2000      	movs	r0, #0
 8001476:	f7ff fd4f 	bl	8000f18 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800147a:	2000      	movs	r0, #0
 800147c:	f7ff fd60 	bl	8000f40 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 8001480:	2000      	movs	r0, #0
 8001482:	f7ff fd71 	bl	8000f68 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8001486:	2000      	movs	r0, #0
 8001488:	f7ff fd24 	bl	8000ed4 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 800148c:	bf00      	nop
 800148e:	f7ff fd35 	bl	8000efc <LL_RCC_GetSysClkSource>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d1fa      	bne.n	800148e <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 8001498:	4805      	ldr	r0, [pc, #20]	; (80014b0 <SystemClock_Config+0x68>)
 800149a:	f002 fb49 	bl	8003b30 <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 800149e:	4804      	ldr	r0, [pc, #16]	; (80014b0 <SystemClock_Config+0x68>)
 80014a0:	f002 fb78 	bl	8003b94 <LL_SetSystemCoreClock>
  LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_HSI);
 80014a4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80014a8:	f7ff fd72 	bl	8000f90 <LL_RCC_SetI2CClockSource>
}
 80014ac:	bf00      	nop
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	007a1200 	.word	0x007a1200

080014b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08e      	sub	sp, #56	; 0x38
 80014b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 80014ba:	f107 031c 	add.w	r3, r7, #28
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]
 80014c4:	609a      	str	r2, [r3, #8]
 80014c6:	60da      	str	r2, [r3, #12]
 80014c8:	611a      	str	r2, [r3, #16]
 80014ca:	615a      	str	r2, [r3, #20]
 80014cc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ce:	1d3b      	adds	r3, r7, #4
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
 80014dc:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80014de:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80014e2:	f7ff fd6d 	bl	8000fc0 <LL_AHB1_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80014e6:	23c0      	movs	r3, #192	; 0xc0
 80014e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80014ea:	2302      	movs	r3, #2
 80014ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80014ee:	2303      	movs	r3, #3
 80014f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 80014f2:	2301      	movs	r3, #1
 80014f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80014f6:	2301      	movs	r3, #1
 80014f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 80014fa:	2304      	movs	r3, #4
 80014fc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	4619      	mov	r1, r3
 8001502:	4820      	ldr	r0, [pc, #128]	; (8001584 <MX_I2C1_Init+0xd0>)
 8001504:	f002 f8ff 	bl	8003706 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8001508:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800150c:	f7ff fd70 	bl	8000ff0 <LL_APB1_GRP1_EnableClock>

  /* I2C1 interrupt Init */
  NVIC_SetPriority(I2C1_EV_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001510:	f7ff fb3a 	bl	8000b88 <__NVIC_GetPriorityGrouping>
 8001514:	4603      	mov	r3, r0
 8001516:	2200      	movs	r2, #0
 8001518:	2100      	movs	r1, #0
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fb8a 	bl	8000c34 <NVIC_EncodePriority>
 8001520:	4603      	mov	r3, r0
 8001522:	4619      	mov	r1, r3
 8001524:	201f      	movs	r0, #31
 8001526:	f7ff fb5b 	bl	8000be0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(I2C1_EV_IRQn);
 800152a:	201f      	movs	r0, #31
 800152c:	f7ff fb3a 	bl	8000ba4 <__NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  /** I2C Initialization
  */
  LL_I2C_DisableClockStretching(I2C1);
 8001530:	4815      	ldr	r0, [pc, #84]	; (8001588 <MX_I2C1_Init+0xd4>)
 8001532:	f7ff fbb2 	bl	8000c9a <LL_I2C_DisableClockStretching>
  LL_I2C_EnableAutoEndMode(I2C1);
 8001536:	4814      	ldr	r0, [pc, #80]	; (8001588 <MX_I2C1_Init+0xd4>)
 8001538:	f7ff fc4d 	bl	8000dd6 <LL_I2C_EnableAutoEndMode>
  LL_I2C_DisableOwnAddress2(I2C1);
 800153c:	4812      	ldr	r0, [pc, #72]	; (8001588 <MX_I2C1_Init+0xd4>)
 800153e:	f7ff fbe4 	bl	8000d0a <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001542:	4811      	ldr	r0, [pc, #68]	; (8001588 <MX_I2C1_Init+0xd4>)
 8001544:	f7ff fbb9 	bl	8000cba <LL_I2C_DisableGeneralCall>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001548:	2300      	movs	r3, #0
 800154a:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.Timing = 0x2000090E;
 800154c:	4b0f      	ldr	r3, [pc, #60]	; (800158c <MX_I2C1_Init+0xd8>)
 800154e:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8001550:	2300      	movs	r3, #0
 8001552:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.DigitalFilter = 0;
 8001554:	2300      	movs	r3, #0
 8001556:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddress1 = 0;
 8001558:	2300      	movs	r3, #0
 800155a:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 800155c:	2300      	movs	r3, #0
 800155e:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001560:	2300      	movs	r3, #0
 8001562:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8001564:	f107 031c 	add.w	r3, r7, #28
 8001568:	4619      	mov	r1, r3
 800156a:	4807      	ldr	r0, [pc, #28]	; (8001588 <MX_I2C1_Init+0xd4>)
 800156c:	f002 f9de 	bl	800392c <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8001570:	2200      	movs	r2, #0
 8001572:	2100      	movs	r1, #0
 8001574:	4804      	ldr	r0, [pc, #16]	; (8001588 <MX_I2C1_Init+0xd4>)
 8001576:	f7ff fbb0 	bl	8000cda <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800157a:	bf00      	nop
 800157c:	3738      	adds	r7, #56	; 0x38
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	48000400 	.word	0x48000400
 8001588:	40005400 	.word	0x40005400
 800158c:	2000090e 	.word	0x2000090e

08001590 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001596:	1d3b      	adds	r3, r7, #4
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
 80015a2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM16);
 80015a4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80015a8:	f7ff fd3a 	bl	8001020 <LL_APB2_GRP1_EnableClock>

  /* TIM16 interrupt Init */
  NVIC_SetPriority(TIM1_UP_TIM16_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80015ac:	f7ff faec 	bl	8000b88 <__NVIC_GetPriorityGrouping>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2200      	movs	r2, #0
 80015b4:	2100      	movs	r1, #0
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7ff fb3c 	bl	8000c34 <NVIC_EncodePriority>
 80015bc:	4603      	mov	r3, r0
 80015be:	4619      	mov	r1, r3
 80015c0:	2019      	movs	r0, #25
 80015c2:	f7ff fb0d 	bl	8000be0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80015c6:	2019      	movs	r0, #25
 80015c8:	f7ff faec 	bl	8000ba4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  TIM_InitStruct.Prescaler = 7999;
 80015cc:	f641 733f 	movw	r3, #7999	; 0x1f3f
 80015d0:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 499;
 80015d6:	f240 13f3 	movw	r3, #499	; 0x1f3
 80015da:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80015dc:	2300      	movs	r3, #0
 80015de:	613b      	str	r3, [r7, #16]
  TIM_InitStruct.RepetitionCounter = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]
  LL_TIM_Init(TIM16, &TIM_InitStruct);
 80015e4:	1d3b      	adds	r3, r7, #4
 80015e6:	4619      	mov	r1, r3
 80015e8:	4804      	ldr	r0, [pc, #16]	; (80015fc <MX_TIM16_Init+0x6c>)
 80015ea:	f002 fa15 	bl	8003a18 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM16);
 80015ee:	4803      	ldr	r0, [pc, #12]	; (80015fc <MX_TIM16_Init+0x6c>)
 80015f0:	f7ff fd7e 	bl	80010f0 <LL_TIM_DisableARRPreload>
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80015f4:	bf00      	nop
 80015f6:	3718      	adds	r7, #24
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40014400 	.word	0x40014400

08001600 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001606:	1d3b      	adds	r3, r7, #4
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM17);
 8001614:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001618:	f7ff fd02 	bl	8001020 <LL_APB2_GRP1_EnableClock>

  /* TIM17 interrupt Init */
  NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800161c:	f7ff fab4 	bl	8000b88 <__NVIC_GetPriorityGrouping>
 8001620:	4603      	mov	r3, r0
 8001622:	2200      	movs	r2, #0
 8001624:	2100      	movs	r1, #0
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff fb04 	bl	8000c34 <NVIC_EncodePriority>
 800162c:	4603      	mov	r3, r0
 800162e:	4619      	mov	r1, r3
 8001630:	201a      	movs	r0, #26
 8001632:	f7ff fad5 	bl	8000be0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001636:	201a      	movs	r0, #26
 8001638:	f7ff fab4 	bl	8000ba4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800163c:	2300      	movs	r3, #0
 800163e:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001640:	2300      	movs	r3, #0
 8001642:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 7999;
 8001644:	f641 733f 	movw	r3, #7999	; 0x1f3f
 8001648:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800164a:	2300      	movs	r3, #0
 800164c:	613b      	str	r3, [r7, #16]
  TIM_InitStruct.RepetitionCounter = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
  LL_TIM_Init(TIM17, &TIM_InitStruct);
 8001652:	1d3b      	adds	r3, r7, #4
 8001654:	4619      	mov	r1, r3
 8001656:	4805      	ldr	r0, [pc, #20]	; (800166c <MX_TIM17_Init+0x6c>)
 8001658:	f002 f9de 	bl	8003a18 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM17);
 800165c:	4803      	ldr	r0, [pc, #12]	; (800166c <MX_TIM17_Init+0x6c>)
 800165e:	f7ff fd47 	bl	80010f0 <LL_TIM_DisableARRPreload>
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001662:	bf00      	nop
 8001664:	3718      	adds	r7, #24
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40014800 	.word	0x40014800

08001670 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08a      	sub	sp, #40	; 0x28
 8001674:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001676:	f107 031c 	add.w	r3, r7, #28
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	605a      	str	r2, [r3, #4]
 8001680:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001682:	1d3b      	adds	r3, r7, #4
 8001684:	2200      	movs	r2, #0
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	605a      	str	r2, [r3, #4]
 800168a:	609a      	str	r2, [r3, #8]
 800168c:	60da      	str	r2, [r3, #12]
 800168e:	611a      	str	r2, [r3, #16]
 8001690:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 8001692:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001696:	f7ff fc93 	bl	8000fc0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800169a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800169e:	f7ff fc8f 	bl	8000fc0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80016a2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80016a6:	f7ff fc8b 	bl	8000fc0 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, seg_B_pa_Pin|seg_A_pa_Pin|dig_3_pa_Pin|seg_F_pa_Pin
 80016aa:	f641 119f 	movw	r1, #6559	; 0x199f
 80016ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016b2:	f7ff fd9b 	bl	80011ec <LL_GPIO_ResetOutputPin>
                          |dig_1_pa_Pin|dig_time_pa_Pin|seg_C_pa_Pin|seg_E_pa_Pin
                          |dig_2_pa_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, dig_0_pb_Pin|seg_DP_pb_Pin|seg_G_pb_Pin|seg_D_pb_Pin);
 80016b6:	2133      	movs	r1, #51	; 0x33
 80016b8:	4835      	ldr	r0, [pc, #212]	; (8001790 <MX_GPIO_Init+0x120>)
 80016ba:	f7ff fd97 	bl	80011ec <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = seg_B_pa_Pin|seg_A_pa_Pin|dig_3_pa_Pin|seg_F_pa_Pin
 80016be:	f641 139f 	movw	r3, #6559	; 0x199f
 80016c2:	607b      	str	r3, [r7, #4]
                          |dig_1_pa_Pin|dig_time_pa_Pin|seg_C_pa_Pin|seg_E_pa_Pin
                          |dig_2_pa_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80016c4:	2301      	movs	r3, #1
 80016c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80016c8:	2300      	movs	r3, #0
 80016ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	4619      	mov	r1, r3
 80016d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016dc:	f002 f813 	bl	8003706 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = dig_0_pb_Pin|seg_DP_pb_Pin|seg_G_pb_Pin|seg_D_pb_Pin;
 80016e0:	2333      	movs	r3, #51	; 0x33
 80016e2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80016e4:	2301      	movs	r3, #1
 80016e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80016e8:	2300      	movs	r3, #0
 80016ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016f0:	2300      	movs	r3, #0
 80016f2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f4:	1d3b      	adds	r3, r7, #4
 80016f6:	4619      	mov	r1, r3
 80016f8:	4825      	ldr	r0, [pc, #148]	; (8001790 <MX_GPIO_Init+0x120>)
 80016fa:	f002 f804 	bl	8003706 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 80016fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001702:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001704:	2302      	movs	r3, #2
 8001706:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001708:	2303      	movs	r3, #3
 800170a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800170c:	2300      	movs	r3, #0
 800170e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001710:	2300      	movs	r3, #0
 8001712:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001714:	2307      	movs	r3, #7
 8001716:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001718:	1d3b      	adds	r3, r7, #4
 800171a:	4619      	mov	r1, r3
 800171c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001720:	f001 fff1 	bl	8003706 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE3);
 8001724:	f04f 4170 	mov.w	r1, #4026531840	; 0xf0000000
 8001728:	2001      	movs	r0, #1
 800172a:	f7ff fc91 	bl	8001050 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(push_button_irq3_GPIO_Port, push_button_irq3_Pin, LL_GPIO_PULL_DOWN);
 800172e:	2202      	movs	r2, #2
 8001730:	2108      	movs	r1, #8
 8001732:	4817      	ldr	r0, [pc, #92]	; (8001790 <MX_GPIO_Init+0x120>)
 8001734:	f7ff fd2b 	bl	800118e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(push_button_irq3_GPIO_Port, push_button_irq3_Pin, LL_GPIO_MODE_INPUT);
 8001738:	2200      	movs	r2, #0
 800173a:	2108      	movs	r1, #8
 800173c:	4814      	ldr	r0, [pc, #80]	; (8001790 <MX_GPIO_Init+0x120>)
 800173e:	f7ff fcf7 	bl	8001130 <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_3;
 8001742:	2308      	movs	r3, #8
 8001744:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8001746:	2300      	movs	r3, #0
 8001748:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 800174a:	2301      	movs	r3, #1
 800174c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001750:	2300      	movs	r3, #0
 8001752:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8001756:	2301      	movs	r3, #1
 8001758:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 800175c:	f107 031c 	add.w	r3, r7, #28
 8001760:	4618      	mov	r0, r3
 8001762:	f001 fde3 	bl	800332c <LL_EXTI_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001766:	f7ff fa0f 	bl	8000b88 <__NVIC_GetPriorityGrouping>
 800176a:	4603      	mov	r3, r0
 800176c:	2200      	movs	r2, #0
 800176e:	2100      	movs	r1, #0
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff fa5f 	bl	8000c34 <NVIC_EncodePriority>
 8001776:	4603      	mov	r3, r0
 8001778:	4619      	mov	r1, r3
 800177a:	2009      	movs	r0, #9
 800177c:	f7ff fa30 	bl	8000be0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI3_IRQn);
 8001780:	2009      	movs	r0, #9
 8001782:	f7ff fa0f 	bl	8000ba4 <__NVIC_EnableIRQ>

}
 8001786:	bf00      	nop
 8001788:	3728      	adds	r7, #40	; 0x28
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	48000400 	.word	0x48000400

08001794 <push_button_pushed_fcn>:

/* USER CODE BEGIN 4 */
void push_button_pushed_fcn(void){
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0

	what_to_measure++;
 8001798:	4b5f      	ldr	r3, [pc, #380]	; (8001918 <push_button_pushed_fcn+0x184>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	3301      	adds	r3, #1
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	4b5d      	ldr	r3, [pc, #372]	; (8001918 <push_button_pushed_fcn+0x184>)
 80017a2:	701a      	strb	r2, [r3, #0]
	if(what_to_measure >= 5){
 80017a4:	4b5c      	ldr	r3, [pc, #368]	; (8001918 <push_button_pushed_fcn+0x184>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b04      	cmp	r3, #4
 80017aa:	d902      	bls.n	80017b2 <push_button_pushed_fcn+0x1e>
		what_to_measure=0;
 80017ac:	4b5a      	ldr	r3, [pc, #360]	; (8001918 <push_button_pushed_fcn+0x184>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]
	}
	offset=0;active_display_digit=0;
 80017b2:	4b5a      	ldr	r3, [pc, #360]	; (800191c <push_button_pushed_fcn+0x188>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	801a      	strh	r2, [r3, #0]
 80017b8:	4b59      	ldr	r3, [pc, #356]	; (8001920 <push_button_pushed_fcn+0x18c>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	701a      	strb	r2, [r3, #0]
	mode |= up_or_down;
 80017be:	4b59      	ldr	r3, [pc, #356]	; (8001924 <push_button_pushed_fcn+0x190>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	f043 0304 	orr.w	r3, r3, #4
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	4b56      	ldr	r3, [pc, #344]	; (8001924 <push_button_pushed_fcn+0x190>)
 80017ca:	701a      	strb	r2, [r3, #0]
	switch(what_to_measure){
 80017cc:	4b52      	ldr	r3, [pc, #328]	; (8001918 <push_button_pushed_fcn+0x184>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b04      	cmp	r3, #4
 80017d2:	f200 809f 	bhi.w	8001914 <push_button_pushed_fcn+0x180>
 80017d6:	a201      	add	r2, pc, #4	; (adr r2, 80017dc <push_button_pushed_fcn+0x48>)
 80017d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017dc:	080017f1 	.word	0x080017f1
 80017e0:	08001829 	.word	0x08001829
 80017e4:	08001861 	.word	0x08001861
 80017e8:	08001899 	.word	0x08001899
 80017ec:	080018d1 	.word	0x080018d1
	case 0:{
		//azymut [deg]: "MAG_xx.x"
		my_str_cpy((uint8_t *) "MAG_000.0\0", str, &size_buff, max_buff_size);
 80017f0:	2340      	movs	r3, #64	; 0x40
 80017f2:	4a4d      	ldr	r2, [pc, #308]	; (8001928 <push_button_pushed_fcn+0x194>)
 80017f4:	494d      	ldr	r1, [pc, #308]	; (800192c <push_button_pushed_fcn+0x198>)
 80017f6:	484e      	ldr	r0, [pc, #312]	; (8001930 <push_button_pushed_fcn+0x19c>)
 80017f8:	f000 fe1c 	bl	8002434 <my_str_cpy>
		convert_str_to_7seg(str, display_buffer_pa,display_buffer_pb,size_buff);
 80017fc:	4b4a      	ldr	r3, [pc, #296]	; (8001928 <push_button_pushed_fcn+0x194>)
 80017fe:	881b      	ldrh	r3, [r3, #0]
 8001800:	4a4c      	ldr	r2, [pc, #304]	; (8001934 <push_button_pushed_fcn+0x1a0>)
 8001802:	494d      	ldr	r1, [pc, #308]	; (8001938 <push_button_pushed_fcn+0x1a4>)
 8001804:	4849      	ldr	r0, [pc, #292]	; (800192c <push_button_pushed_fcn+0x198>)
 8001806:	f001 f9a7 	bl	8002b58 <convert_str_to_7seg>
		// to do: convert num 2 str to xx.x
		lis3mdl_get_azymuth(with_avg);
 800180a:	20ff      	movs	r0, #255	; 0xff
 800180c:	f000 fb3c 	bl	8001e88 <lis3mdl_get_azymuth>
		// float to char
		float_to_char(azymuth,str,4, 3,1);
 8001810:	4b4a      	ldr	r3, [pc, #296]	; (800193c <push_button_pushed_fcn+0x1a8>)
 8001812:	edd3 7a00 	vldr	s15, [r3]
 8001816:	2301      	movs	r3, #1
 8001818:	2203      	movs	r2, #3
 800181a:	2104      	movs	r1, #4
 800181c:	4843      	ldr	r0, [pc, #268]	; (800192c <push_button_pushed_fcn+0x198>)
 800181e:	eeb0 0a67 	vmov.f32	s0, s15
 8001822:	f000 f8cd 	bl	80019c0 <float_to_char>
		break;}
 8001826:	e075      	b.n	8001914 <push_button_pushed_fcn+0x180>
	case 1:{
		//teplota [C]: "TEMP_xx.x"
		my_str_cpy((uint8_t *) "tEMP_00.0\0", str, &size_buff, max_buff_size);
 8001828:	2340      	movs	r3, #64	; 0x40
 800182a:	4a3f      	ldr	r2, [pc, #252]	; (8001928 <push_button_pushed_fcn+0x194>)
 800182c:	493f      	ldr	r1, [pc, #252]	; (800192c <push_button_pushed_fcn+0x198>)
 800182e:	4844      	ldr	r0, [pc, #272]	; (8001940 <push_button_pushed_fcn+0x1ac>)
 8001830:	f000 fe00 	bl	8002434 <my_str_cpy>
		convert_str_to_7seg(str, display_buffer_pa,display_buffer_pb,size_buff);
 8001834:	4b3c      	ldr	r3, [pc, #240]	; (8001928 <push_button_pushed_fcn+0x194>)
 8001836:	881b      	ldrh	r3, [r3, #0]
 8001838:	4a3e      	ldr	r2, [pc, #248]	; (8001934 <push_button_pushed_fcn+0x1a0>)
 800183a:	493f      	ldr	r1, [pc, #252]	; (8001938 <push_button_pushed_fcn+0x1a4>)
 800183c:	483b      	ldr	r0, [pc, #236]	; (800192c <push_button_pushed_fcn+0x198>)
 800183e:	f001 f98b 	bl	8002b58 <convert_str_to_7seg>
		// to do: convert num 2 str to xx.x
		hts221_get_temp(with_avg);
 8001842:	20ff      	movs	r0, #255	; 0xff
 8001844:	f000 f994 	bl	8001b70 <hts221_get_temp>
		// float to char
		float_to_char(temperature,str,5, 2,1);
 8001848:	4b3e      	ldr	r3, [pc, #248]	; (8001944 <push_button_pushed_fcn+0x1b0>)
 800184a:	edd3 7a00 	vldr	s15, [r3]
 800184e:	2301      	movs	r3, #1
 8001850:	2202      	movs	r2, #2
 8001852:	2105      	movs	r1, #5
 8001854:	4835      	ldr	r0, [pc, #212]	; (800192c <push_button_pushed_fcn+0x198>)
 8001856:	eeb0 0a67 	vmov.f32	s0, s15
 800185a:	f000 f8b1 	bl	80019c0 <float_to_char>
		break;}
 800185e:	e059      	b.n	8001914 <push_button_pushed_fcn+0x180>
	case 2:{
		//rel. vlhkos [%]: "HUM_xx"
		my_str_cpy((uint8_t *) "HUM_00\0", str, &size_buff, max_buff_size);
 8001860:	2340      	movs	r3, #64	; 0x40
 8001862:	4a31      	ldr	r2, [pc, #196]	; (8001928 <push_button_pushed_fcn+0x194>)
 8001864:	4931      	ldr	r1, [pc, #196]	; (800192c <push_button_pushed_fcn+0x198>)
 8001866:	4838      	ldr	r0, [pc, #224]	; (8001948 <push_button_pushed_fcn+0x1b4>)
 8001868:	f000 fde4 	bl	8002434 <my_str_cpy>
		convert_str_to_7seg(str, display_buffer_pa,display_buffer_pb,size_buff);
 800186c:	4b2e      	ldr	r3, [pc, #184]	; (8001928 <push_button_pushed_fcn+0x194>)
 800186e:	881b      	ldrh	r3, [r3, #0]
 8001870:	4a30      	ldr	r2, [pc, #192]	; (8001934 <push_button_pushed_fcn+0x1a0>)
 8001872:	4931      	ldr	r1, [pc, #196]	; (8001938 <push_button_pushed_fcn+0x1a4>)
 8001874:	482d      	ldr	r0, [pc, #180]	; (800192c <push_button_pushed_fcn+0x198>)
 8001876:	f001 f96f 	bl	8002b58 <convert_str_to_7seg>
		// to do: convert num 2 str to xx.x
		hts221_get_hum(with_avg);
 800187a:	20ff      	movs	r0, #255	; 0xff
 800187c:	f000 fa06 	bl	8001c8c <hts221_get_hum>
		// float to char
		float_to_char(humidity,str,4, 2,0);
 8001880:	4b32      	ldr	r3, [pc, #200]	; (800194c <push_button_pushed_fcn+0x1b8>)
 8001882:	edd3 7a00 	vldr	s15, [r3]
 8001886:	2300      	movs	r3, #0
 8001888:	2202      	movs	r2, #2
 800188a:	2104      	movs	r1, #4
 800188c:	4827      	ldr	r0, [pc, #156]	; (800192c <push_button_pushed_fcn+0x198>)
 800188e:	eeb0 0a67 	vmov.f32	s0, s15
 8001892:	f000 f895 	bl	80019c0 <float_to_char>
		break;}
 8001896:	e03d      	b.n	8001914 <push_button_pushed_fcn+0x180>
	case 3:{
		//tlak vzduchu [hPa]: "BAR_xxxx.xx"
		my_str_cpy((uint8_t *) "bAr_0000.00\0", str, &size_buff, max_buff_size);
 8001898:	2340      	movs	r3, #64	; 0x40
 800189a:	4a23      	ldr	r2, [pc, #140]	; (8001928 <push_button_pushed_fcn+0x194>)
 800189c:	4923      	ldr	r1, [pc, #140]	; (800192c <push_button_pushed_fcn+0x198>)
 800189e:	482c      	ldr	r0, [pc, #176]	; (8001950 <push_button_pushed_fcn+0x1bc>)
 80018a0:	f000 fdc8 	bl	8002434 <my_str_cpy>
		convert_str_to_7seg(str, display_buffer_pa,display_buffer_pb,size_buff);
 80018a4:	4b20      	ldr	r3, [pc, #128]	; (8001928 <push_button_pushed_fcn+0x194>)
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	4a22      	ldr	r2, [pc, #136]	; (8001934 <push_button_pushed_fcn+0x1a0>)
 80018aa:	4923      	ldr	r1, [pc, #140]	; (8001938 <push_button_pushed_fcn+0x1a4>)
 80018ac:	481f      	ldr	r0, [pc, #124]	; (800192c <push_button_pushed_fcn+0x198>)
 80018ae:	f001 f953 	bl	8002b58 <convert_str_to_7seg>
		// to do: convert num 2 str to xx.x
		lps25hb_get_pressure(with_avg);
 80018b2:	20ff      	movs	r0, #255	; 0xff
 80018b4:	f000 fa88 	bl	8001dc8 <lps25hb_get_pressure>
		// float to char
		float_to_char(pressure,str,4, 4,2);
 80018b8:	4b26      	ldr	r3, [pc, #152]	; (8001954 <push_button_pushed_fcn+0x1c0>)
 80018ba:	edd3 7a00 	vldr	s15, [r3]
 80018be:	2302      	movs	r3, #2
 80018c0:	2204      	movs	r2, #4
 80018c2:	2104      	movs	r1, #4
 80018c4:	4819      	ldr	r0, [pc, #100]	; (800192c <push_button_pushed_fcn+0x198>)
 80018c6:	eeb0 0a67 	vmov.f32	s0, s15
 80018ca:	f000 f879 	bl	80019c0 <float_to_char>
		break;}
 80018ce:	e021      	b.n	8001914 <push_button_pushed_fcn+0x180>
	case 4:{
		//nadmorsk vka [m]: "ALT_xxxx.x"
		my_str_cpy((uint8_t *) "ALt_0000.0\0", str, &size_buff, max_buff_size);
 80018d0:	2340      	movs	r3, #64	; 0x40
 80018d2:	4a15      	ldr	r2, [pc, #84]	; (8001928 <push_button_pushed_fcn+0x194>)
 80018d4:	4915      	ldr	r1, [pc, #84]	; (800192c <push_button_pushed_fcn+0x198>)
 80018d6:	4820      	ldr	r0, [pc, #128]	; (8001958 <push_button_pushed_fcn+0x1c4>)
 80018d8:	f000 fdac 	bl	8002434 <my_str_cpy>
		convert_str_to_7seg(str, display_buffer_pa,display_buffer_pb,size_buff);
 80018dc:	4b12      	ldr	r3, [pc, #72]	; (8001928 <push_button_pushed_fcn+0x194>)
 80018de:	881b      	ldrh	r3, [r3, #0]
 80018e0:	4a14      	ldr	r2, [pc, #80]	; (8001934 <push_button_pushed_fcn+0x1a0>)
 80018e2:	4915      	ldr	r1, [pc, #84]	; (8001938 <push_button_pushed_fcn+0x1a4>)
 80018e4:	4811      	ldr	r0, [pc, #68]	; (800192c <push_button_pushed_fcn+0x198>)
 80018e6:	f001 f937 	bl	8002b58 <convert_str_to_7seg>
		// to do: convert num 2 str to xx.x
		lps25hb_get_pressure(with_avg);
 80018ea:	20ff      	movs	r0, #255	; 0xff
 80018ec:	f000 fa6c 	bl	8001dc8 <lps25hb_get_pressure>
		hts221_get_temp(with_avg);
 80018f0:	20ff      	movs	r0, #255	; 0xff
 80018f2:	f000 f93d 	bl	8001b70 <hts221_get_temp>
		calculate_altitude(with_avg);
 80018f6:	20ff      	movs	r0, #255	; 0xff
 80018f8:	f001 f96a 	bl	8002bd0 <calculate_altitude>
		// float to char
		float_to_char(altitude,str,4, 4,1);
 80018fc:	4b17      	ldr	r3, [pc, #92]	; (800195c <push_button_pushed_fcn+0x1c8>)
 80018fe:	edd3 7a00 	vldr	s15, [r3]
 8001902:	2301      	movs	r3, #1
 8001904:	2204      	movs	r2, #4
 8001906:	2104      	movs	r1, #4
 8001908:	4808      	ldr	r0, [pc, #32]	; (800192c <push_button_pushed_fcn+0x198>)
 800190a:	eeb0 0a67 	vmov.f32	s0, s15
 800190e:	f000 f857 	bl	80019c0 <float_to_char>
		break;}
 8001912:	bf00      	nop
	}

}
 8001914:	bf00      	nop
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20000000 	.word	0x20000000
 800191c:	20000090 	.word	0x20000090
 8001920:	2000008d 	.word	0x2000008d
 8001924:	2000008c 	.word	0x2000008c
 8001928:	2000008e 	.word	0x2000008e
 800192c:	200001c8 	.word	0x200001c8
 8001930:	080050a0 	.word	0x080050a0
 8001934:	200000c4 	.word	0x200000c4
 8001938:	20000144 	.word	0x20000144
 800193c:	200000b0 	.word	0x200000b0
 8001940:	080050ac 	.word	0x080050ac
 8001944:	20000094 	.word	0x20000094
 8001948:	080050b8 	.word	0x080050b8
 800194c:	20000098 	.word	0x20000098
 8001950:	080050c0 	.word	0x080050c0
 8001954:	2000009c 	.word	0x2000009c
 8001958:	080050d0 	.word	0x080050d0
 800195c:	200000a0 	.word	0x200000a0

08001960 <while_loop_converse>:
void while_loop_converse(uint8_t * result,uint32_t *number, uint32_t *mask){
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
	while(*number>*mask){
 800196c:	e00c      	b.n	8001988 <while_loop_converse+0x28>
		*result +=1;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	3301      	adds	r3, #1
 8001974:	b2da      	uxtb	r2, r3
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	701a      	strb	r2, [r3, #0]
		*number -= *mask;
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	1ad2      	subs	r2, r2, r3
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	601a      	str	r2, [r3, #0]
	while(*number>*mask){
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	429a      	cmp	r2, r3
 8001992:	d8ec      	bhi.n	800196e <while_loop_converse+0xe>
	}
	*mask /=10;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a08      	ldr	r2, [pc, #32]	; (80019bc <while_loop_converse+0x5c>)
 800199a:	fba2 2303 	umull	r2, r3, r2, r3
 800199e:	08da      	lsrs	r2, r3, #3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	601a      	str	r2, [r3, #0]
	*result +='0';
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	3330      	adds	r3, #48	; 0x30
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	701a      	strb	r2, [r3, #0]
}
 80019b0:	bf00      	nop
 80019b2:	3714      	adds	r7, #20
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr
 80019bc:	cccccccd 	.word	0xcccccccd

080019c0 <float_to_char>:

void float_to_char(float num,uint8_t *ptr,uint8_t pos, uint8_t num_of_decimals_before_DP,uint8_t num_of_decimals_after_DP){
 80019c0:	b590      	push	{r4, r7, lr}
 80019c2:	b08b      	sub	sp, #44	; 0x2c
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	ed87 0a03 	vstr	s0, [r7, #12]
 80019ca:	60b8      	str	r0, [r7, #8]
 80019cc:	4608      	mov	r0, r1
 80019ce:	4611      	mov	r1, r2
 80019d0:	461a      	mov	r2, r3
 80019d2:	4603      	mov	r3, r0
 80019d4:	71fb      	strb	r3, [r7, #7]
 80019d6:	460b      	mov	r3, r1
 80019d8:	71bb      	strb	r3, [r7, #6]
 80019da:	4613      	mov	r3, r2
 80019dc:	717b      	strb	r3, [r7, #5]
	uint8_t cnt,temp_2=1;uint32_t num_to_converse,mask=1;
 80019de:	2301      	movs	r3, #1
 80019e0:	76fb      	strb	r3, [r7, #27]
 80019e2:	2301      	movs	r3, #1
 80019e4:	613b      	str	r3, [r7, #16]
	uint16_t *p_pa,*p_pb;

	//return;

	for(cnt=0;cnt<num_of_decimals_after_DP;cnt++){
 80019e6:	2300      	movs	r3, #0
 80019e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80019ec:	e011      	b.n	8001a12 <float_to_char+0x52>
		temp_2*=10;
 80019ee:	7efb      	ldrb	r3, [r7, #27]
 80019f0:	461a      	mov	r2, r3
 80019f2:	0092      	lsls	r2, r2, #2
 80019f4:	4413      	add	r3, r2
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	76fb      	strb	r3, [r7, #27]
		mask*=10;
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	4613      	mov	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	4413      	add	r3, r2
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	613b      	str	r3, [r7, #16]
	for(cnt=0;cnt<num_of_decimals_after_DP;cnt++){
 8001a08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001a12:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001a16:	797b      	ldrb	r3, [r7, #5]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d3e8      	bcc.n	80019ee <float_to_char+0x2e>
	}
	num=round(num*((float)temp_2));
 8001a1c:	7efb      	ldrb	r3, [r7, #27]
 8001a1e:	ee07 3a90 	vmov	s15, r3
 8001a22:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a26:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a2e:	ee17 0a90 	vmov	r0, s15
 8001a32:	f7fe fd2d 	bl	8000490 <__aeabi_f2d>
 8001a36:	4603      	mov	r3, r0
 8001a38:	460c      	mov	r4, r1
 8001a3a:	ec44 3b10 	vmov	d0, r3, r4
 8001a3e:	f002 fa8d 	bl	8003f5c <round>
 8001a42:	ec54 3b10 	vmov	r3, r4, d0
 8001a46:	4618      	mov	r0, r3
 8001a48:	4621      	mov	r1, r4
 8001a4a:	f7ff f829 	bl	8000aa0 <__aeabi_d2f>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	60fb      	str	r3, [r7, #12]
	num_to_converse=(uint32_t) num;
 8001a52:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a5a:	ee17 3a90 	vmov	r3, s15
 8001a5e:	617b      	str	r3, [r7, #20]
	for(cnt=0;cnt<num_of_decimals_before_DP-1;cnt++){
 8001a60:	2300      	movs	r3, #0
 8001a62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001a66:	e00a      	b.n	8001a7e <float_to_char+0xbe>
		mask*=10;
 8001a68:	693a      	ldr	r2, [r7, #16]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	4413      	add	r3, r2
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	613b      	str	r3, [r7, #16]
	for(cnt=0;cnt<num_of_decimals_before_DP-1;cnt++){
 8001a74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a78:	3301      	adds	r3, #1
 8001a7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001a7e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001a82:	79bb      	ldrb	r3, [r7, #6]
 8001a84:	3b01      	subs	r3, #1
 8001a86:	429a      	cmp	r2, r3
 8001a88:	dbee      	blt.n	8001a68 <float_to_char+0xa8>
	}

	p_pa=&display_buffer_pa[pos];
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	4a36      	ldr	r2, [pc, #216]	; (8001b68 <float_to_char+0x1a8>)
 8001a90:	4413      	add	r3, r2
 8001a92:	623b      	str	r3, [r7, #32]
	p_pb=&display_buffer_pb[pos];
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	4a34      	ldr	r2, [pc, #208]	; (8001b6c <float_to_char+0x1ac>)
 8001a9a:	4413      	add	r3, r2
 8001a9c:	61fb      	str	r3, [r7, #28]
	for(cnt=0;cnt<num_of_decimals_before_DP;cnt++){
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001aa4:	e01b      	b.n	8001ade <float_to_char+0x11e>
		temp_2=0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	76fb      	strb	r3, [r7, #27]
		while_loop_converse(&temp_2,&num_to_converse,&mask);
 8001aaa:	f107 0210 	add.w	r2, r7, #16
 8001aae:	f107 0114 	add.w	r1, r7, #20
 8001ab2:	f107 031b 	add.w	r3, r7, #27
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff ff52 	bl	8001960 <while_loop_converse>
		convert_char_to_7seg(temp_2,p_pa,p_pb);
 8001abc:	7efb      	ldrb	r3, [r7, #27]
 8001abe:	69fa      	ldr	r2, [r7, #28]
 8001ac0:	6a39      	ldr	r1, [r7, #32]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f000 fce0 	bl	8002488 <convert_char_to_7seg>
		p_pa+=1;p_pb+=1;
 8001ac8:	6a3b      	ldr	r3, [r7, #32]
 8001aca:	3302      	adds	r3, #2
 8001acc:	623b      	str	r3, [r7, #32]
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	3302      	adds	r3, #2
 8001ad2:	61fb      	str	r3, [r7, #28]
	for(cnt=0;cnt<num_of_decimals_before_DP;cnt++){
 8001ad4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ad8:	3301      	adds	r3, #1
 8001ada:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001ade:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001ae2:	79bb      	ldrb	r3, [r7, #6]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d3de      	bcc.n	8001aa6 <float_to_char+0xe6>
	}
	if (num_of_decimals_after_DP > 0)
 8001ae8:	797b      	ldrb	r3, [r7, #5]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d012      	beq.n	8001b14 <float_to_char+0x154>
		{p_pa-=1;p_pb-=1;
 8001aee:	6a3b      	ldr	r3, [r7, #32]
 8001af0:	3b02      	subs	r3, #2
 8001af2:	623b      	str	r3, [r7, #32]
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	3b02      	subs	r3, #2
 8001af8:	61fb      	str	r3, [r7, #28]
		*p_pb &= ~(seg_DP_pb_Pin );
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	881b      	ldrh	r3, [r3, #0]
 8001afe:	f023 0302 	bic.w	r3, r3, #2
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	801a      	strh	r2, [r3, #0]
		p_pa+=1;p_pb+=1;
 8001b08:	6a3b      	ldr	r3, [r7, #32]
 8001b0a:	3302      	adds	r3, #2
 8001b0c:	623b      	str	r3, [r7, #32]
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	3302      	adds	r3, #2
 8001b12:	61fb      	str	r3, [r7, #28]
		//convert_char_to_7seg('.',p_pa,p_pb);
		//size_buff--;
		}
	for (cnt=0;cnt<num_of_decimals_after_DP;cnt++){
 8001b14:	2300      	movs	r3, #0
 8001b16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001b1a:	e01b      	b.n	8001b54 <float_to_char+0x194>
		temp_2=0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	76fb      	strb	r3, [r7, #27]
		while_loop_converse(&temp_2,&num_to_converse,&mask);
 8001b20:	f107 0210 	add.w	r2, r7, #16
 8001b24:	f107 0114 	add.w	r1, r7, #20
 8001b28:	f107 031b 	add.w	r3, r7, #27
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff ff17 	bl	8001960 <while_loop_converse>
		convert_char_to_7seg(temp_2,p_pa,p_pb);
 8001b32:	7efb      	ldrb	r3, [r7, #27]
 8001b34:	69fa      	ldr	r2, [r7, #28]
 8001b36:	6a39      	ldr	r1, [r7, #32]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f000 fca5 	bl	8002488 <convert_char_to_7seg>
		p_pa+=1;p_pb+=1;
 8001b3e:	6a3b      	ldr	r3, [r7, #32]
 8001b40:	3302      	adds	r3, #2
 8001b42:	623b      	str	r3, [r7, #32]
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	3302      	adds	r3, #2
 8001b48:	61fb      	str	r3, [r7, #28]
	for (cnt=0;cnt<num_of_decimals_after_DP;cnt++){
 8001b4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b4e:	3301      	adds	r3, #1
 8001b50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001b54:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001b58:	797b      	ldrb	r3, [r7, #5]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d3de      	bcc.n	8001b1c <float_to_char+0x15c>
	}
// to do .... complete
}
 8001b5e:	bf00      	nop
 8001b60:	372c      	adds	r7, #44	; 0x2c
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd90      	pop	{r4, r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20000144 	.word	0x20000144
 8001b6c:	200000c4 	.word	0x200000c4

08001b70 <hts221_get_temp>:

int16_t hts221_get_temp(uint8_t avg_en){
 8001b70:	b5b0      	push	{r4, r5, r7, lr}
 8001b72:	b088      	sub	sp, #32
 8001b74:	af02      	add	r7, sp, #8
 8001b76:	4603      	mov	r3, r0
 8001b78:	71fb      	strb	r3, [r7, #7]
	uint8_t data[2];int16_t raw;
	float temp;
	//hts221_readArray(data, hts221_ADDRESS_TEMP_L, 2);
	i2c_master_read(data, 2, hts221_ADDRESS_TEMP_L, hts221_DEVICE_ADDRESS_read, 1);
 8001b7a:	f107 000c 	add.w	r0, r7, #12
 8001b7e:	2301      	movs	r3, #1
 8001b80:	9300      	str	r3, [sp, #0]
 8001b82:	23bf      	movs	r3, #191	; 0xbf
 8001b84:	222a      	movs	r2, #42	; 0x2a
 8001b86:	2102      	movs	r1, #2
 8001b88:	f000 fbd8 	bl	800233c <i2c_master_read>
	raw= (int16_t)((uint16_t)data[0]+((uint16_t)data[1])*256);
 8001b8c:	7b3b      	ldrb	r3, [r7, #12]
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	7b7b      	ldrb	r3, [r7, #13]
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	021b      	lsls	r3, r3, #8
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	4413      	add	r3, r2
 8001b9a:	b29b      	uxth	r3, r3
 8001b9c:	82fb      	strh	r3, [r7, #22]

	if (raw>32767)
		raw-=65536;

	temp= ((H_T_uint16_t[3] - H_T_uint16_t[2]) / 8.0) * (raw - H_T_uint16_t[4]) / (H_T_uint16_t[5] - H_T_uint16_t[4]) + (H_T_uint16_t[2] / 8.0);
 8001b9e:	4b38      	ldr	r3, [pc, #224]	; (8001c80 <hts221_get_temp+0x110>)
 8001ba0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	4b36      	ldr	r3, [pc, #216]	; (8001c80 <hts221_get_temp+0x110>)
 8001ba8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7fe fc5c 	bl	800046c <__aeabi_i2d>
 8001bb4:	f04f 0200 	mov.w	r2, #0
 8001bb8:	4b32      	ldr	r3, [pc, #200]	; (8001c84 <hts221_get_temp+0x114>)
 8001bba:	f7fe fdeb 	bl	8000794 <__aeabi_ddiv>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	460c      	mov	r4, r1
 8001bc2:	4625      	mov	r5, r4
 8001bc4:	461c      	mov	r4, r3
 8001bc6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001bca:	4a2d      	ldr	r2, [pc, #180]	; (8001c80 <hts221_get_temp+0x110>)
 8001bcc:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8001bd0:	1a9b      	subs	r3, r3, r2
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7fe fc4a 	bl	800046c <__aeabi_i2d>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4620      	mov	r0, r4
 8001bde:	4629      	mov	r1, r5
 8001be0:	f7fe fcae 	bl	8000540 <__aeabi_dmul>
 8001be4:	4603      	mov	r3, r0
 8001be6:	460c      	mov	r4, r1
 8001be8:	4625      	mov	r5, r4
 8001bea:	461c      	mov	r4, r3
 8001bec:	4b24      	ldr	r3, [pc, #144]	; (8001c80 <hts221_get_temp+0x110>)
 8001bee:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	4b22      	ldr	r3, [pc, #136]	; (8001c80 <hts221_get_temp+0x110>)
 8001bf6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7fe fc35 	bl	800046c <__aeabi_i2d>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	4620      	mov	r0, r4
 8001c08:	4629      	mov	r1, r5
 8001c0a:	f7fe fdc3 	bl	8000794 <__aeabi_ddiv>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	460c      	mov	r4, r1
 8001c12:	4625      	mov	r5, r4
 8001c14:	461c      	mov	r4, r3
 8001c16:	4b1a      	ldr	r3, [pc, #104]	; (8001c80 <hts221_get_temp+0x110>)
 8001c18:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7fe fc25 	bl	800046c <__aeabi_i2d>
 8001c22:	f04f 0200 	mov.w	r2, #0
 8001c26:	4b17      	ldr	r3, [pc, #92]	; (8001c84 <hts221_get_temp+0x114>)
 8001c28:	f7fe fdb4 	bl	8000794 <__aeabi_ddiv>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	460b      	mov	r3, r1
 8001c30:	4620      	mov	r0, r4
 8001c32:	4629      	mov	r1, r5
 8001c34:	f7fe face 	bl	80001d4 <__adddf3>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	460c      	mov	r4, r1
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	4621      	mov	r1, r4
 8001c40:	f7fe ff2e 	bl	8000aa0 <__aeabi_d2f>
 8001c44:	4603      	mov	r3, r0
 8001c46:	613b      	str	r3, [r7, #16]
	//temperature= ((T1 - T0) / 8.0) * (raw - T2) / (T3 - T2) + (T0 / 8.0);
	if(avg_en){
 8001c48:	79fb      	ldrb	r3, [r7, #7]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d00e      	beq.n	8001c6c <hts221_get_temp+0xfc>
		temperature=(temperature+temp)/2.0;
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <hts221_get_temp+0x118>)
 8001c50:	ed93 7a00 	vldr	s14, [r3]
 8001c54:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c58:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c5c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001c60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c64:	4b08      	ldr	r3, [pc, #32]	; (8001c88 <hts221_get_temp+0x118>)
 8001c66:	edc3 7a00 	vstr	s15, [r3]
 8001c6a:	e002      	b.n	8001c72 <hts221_get_temp+0x102>
	}else{
		temperature=temp;
 8001c6c:	4a06      	ldr	r2, [pc, #24]	; (8001c88 <hts221_get_temp+0x118>)
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	6013      	str	r3, [r2, #0]
	}
	return(raw);
 8001c72:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3718      	adds	r7, #24
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bdb0      	pop	{r4, r5, r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	200000b8 	.word	0x200000b8
 8001c84:	40200000 	.word	0x40200000
 8001c88:	20000094 	.word	0x20000094

08001c8c <hts221_get_hum>:

int16_t hts221_get_hum(uint8_t avg_en){
 8001c8c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c90:	b088      	sub	sp, #32
 8001c92:	af02      	add	r7, sp, #8
 8001c94:	4603      	mov	r3, r0
 8001c96:	71fb      	strb	r3, [r7, #7]
	uint8_t data[2];int16_t raw;
	float temp;
	//hts221_readArray(data, hts221_ADDRESS_HUM_L, 2);
	i2c_master_read(data, 2,  hts221_ADDRESS_HUM_L, hts221_DEVICE_ADDRESS_read, 1);
 8001c98:	f107 000c 	add.w	r0, r7, #12
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	9300      	str	r3, [sp, #0]
 8001ca0:	23bf      	movs	r3, #191	; 0xbf
 8001ca2:	2228      	movs	r2, #40	; 0x28
 8001ca4:	2102      	movs	r1, #2
 8001ca6:	f000 fb49 	bl	800233c <i2c_master_read>
	raw= (int16_t)((uint16_t)data[0]+((uint16_t)data[1])*256);
 8001caa:	7b3b      	ldrb	r3, [r7, #12]
 8001cac:	b29a      	uxth	r2, r3
 8001cae:	7b7b      	ldrb	r3, [r7, #13]
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	021b      	lsls	r3, r3, #8
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	4413      	add	r3, r2
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	82fb      	strh	r3, [r7, #22]

	//humidity=       ((1.0 * H1) - (1.0 * H0        )) * (1.0 * raw - 1.0 * H2             ) / (1.0 * H3 - 1.0 * H2             ) + (1.0 * H0        );
	temp=       ((1.0 * H_uint8[1]) - (1.0 * H_uint8[0]        )) * (1.0 * raw - 1.0 * H_T_uint16_t[0]             ) / (1.0 * H_T_uint16_t[1] - 1.0 * H_T_uint16_t[0]             ) + (1.0 * H_uint8[0]        );
 8001cbc:	4b3f      	ldr	r3, [pc, #252]	; (8001dbc <hts221_get_hum+0x130>)
 8001cbe:	785b      	ldrb	r3, [r3, #1]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7fe fbd3 	bl	800046c <__aeabi_i2d>
 8001cc6:	4604      	mov	r4, r0
 8001cc8:	460d      	mov	r5, r1
 8001cca:	4b3c      	ldr	r3, [pc, #240]	; (8001dbc <hts221_get_hum+0x130>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7fe fbcc 	bl	800046c <__aeabi_i2d>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	4620      	mov	r0, r4
 8001cda:	4629      	mov	r1, r5
 8001cdc:	f7fe fa78 	bl	80001d0 <__aeabi_dsub>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	460c      	mov	r4, r1
 8001ce4:	4625      	mov	r5, r4
 8001ce6:	461c      	mov	r4, r3
 8001ce8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7fe fbbd 	bl	800046c <__aeabi_i2d>
 8001cf2:	4680      	mov	r8, r0
 8001cf4:	4689      	mov	r9, r1
 8001cf6:	4b32      	ldr	r3, [pc, #200]	; (8001dc0 <hts221_get_hum+0x134>)
 8001cf8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7fe fbb5 	bl	800046c <__aeabi_i2d>
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	4640      	mov	r0, r8
 8001d08:	4649      	mov	r1, r9
 8001d0a:	f7fe fa61 	bl	80001d0 <__aeabi_dsub>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	460b      	mov	r3, r1
 8001d12:	4620      	mov	r0, r4
 8001d14:	4629      	mov	r1, r5
 8001d16:	f7fe fc13 	bl	8000540 <__aeabi_dmul>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	460c      	mov	r4, r1
 8001d1e:	4625      	mov	r5, r4
 8001d20:	461c      	mov	r4, r3
 8001d22:	4b27      	ldr	r3, [pc, #156]	; (8001dc0 <hts221_get_hum+0x134>)
 8001d24:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7fe fb9f 	bl	800046c <__aeabi_i2d>
 8001d2e:	4680      	mov	r8, r0
 8001d30:	4689      	mov	r9, r1
 8001d32:	4b23      	ldr	r3, [pc, #140]	; (8001dc0 <hts221_get_hum+0x134>)
 8001d34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7fe fb97 	bl	800046c <__aeabi_i2d>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	460b      	mov	r3, r1
 8001d42:	4640      	mov	r0, r8
 8001d44:	4649      	mov	r1, r9
 8001d46:	f7fe fa43 	bl	80001d0 <__aeabi_dsub>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	4620      	mov	r0, r4
 8001d50:	4629      	mov	r1, r5
 8001d52:	f7fe fd1f 	bl	8000794 <__aeabi_ddiv>
 8001d56:	4603      	mov	r3, r0
 8001d58:	460c      	mov	r4, r1
 8001d5a:	4625      	mov	r5, r4
 8001d5c:	461c      	mov	r4, r3
 8001d5e:	4b17      	ldr	r3, [pc, #92]	; (8001dbc <hts221_get_hum+0x130>)
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7fe fb82 	bl	800046c <__aeabi_i2d>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	4620      	mov	r0, r4
 8001d6e:	4629      	mov	r1, r5
 8001d70:	f7fe fa30 	bl	80001d4 <__adddf3>
 8001d74:	4603      	mov	r3, r0
 8001d76:	460c      	mov	r4, r1
 8001d78:	4618      	mov	r0, r3
 8001d7a:	4621      	mov	r1, r4
 8001d7c:	f7fe fe90 	bl	8000aa0 <__aeabi_d2f>
 8001d80:	4603      	mov	r3, r0
 8001d82:	613b      	str	r3, [r7, #16]
	if (avg_en){
 8001d84:	79fb      	ldrb	r3, [r7, #7]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d00e      	beq.n	8001da8 <hts221_get_hum+0x11c>
		humidity=(temp+humidity)/2.0;
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	; (8001dc4 <hts221_get_hum+0x138>)
 8001d8c:	ed93 7a00 	vldr	s14, [r3]
 8001d90:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d98:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001d9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001da0:	4b08      	ldr	r3, [pc, #32]	; (8001dc4 <hts221_get_hum+0x138>)
 8001da2:	edc3 7a00 	vstr	s15, [r3]
 8001da6:	e002      	b.n	8001dae <hts221_get_hum+0x122>
	}else{
		humidity=temp;
 8001da8:	4a06      	ldr	r2, [pc, #24]	; (8001dc4 <hts221_get_hum+0x138>)
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	6013      	str	r3, [r2, #0]
	}
	return(raw);
 8001dae:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3718      	adds	r7, #24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001dbc:	200001c4 	.word	0x200001c4
 8001dc0:	200000b8 	.word	0x200000b8
 8001dc4:	20000098 	.word	0x20000098

08001dc8 <lps25hb_get_pressure>:

int32_t lps25hb_get_pressure(uint8_t avg_en){
 8001dc8:	b5b0      	push	{r4, r5, r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af02      	add	r7, sp, #8
 8001dce:	4603      	mov	r3, r0
 8001dd0:	71fb      	strb	r3, [r7, #7]
	uint8_t data[3];int32_t ret_val;
	//lps25hb_readArray(&data[0], lps25hb_ADDRESS_pres_L, 3);
	i2c_master_read(&data[0], 3, lps25hb_ADDRESS_pres_L, lps25hb_DEVICE_ADDRESS_read, 1);
 8001dd2:	f107 0008 	add.w	r0, r7, #8
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	9300      	str	r3, [sp, #0]
 8001dda:	23bb      	movs	r3, #187	; 0xbb
 8001ddc:	2228      	movs	r2, #40	; 0x28
 8001dde:	2103      	movs	r1, #3
 8001de0:	f000 faac 	bl	800233c <i2c_master_read>
	ret_val=(int32_t)((uint32_t)(data[0]&0xff)+((uint32_t)(data[1]&0xff))*256+((uint32_t)(data[2]&0xff))*256*256);
 8001de4:	7a3b      	ldrb	r3, [r7, #8]
 8001de6:	461a      	mov	r2, r3
 8001de8:	7abb      	ldrb	r3, [r7, #10]
 8001dea:	021b      	lsls	r3, r3, #8
 8001dec:	7a79      	ldrb	r1, [r7, #9]
 8001dee:	440b      	add	r3, r1
 8001df0:	021b      	lsls	r3, r3, #8
 8001df2:	4413      	add	r3, r2
 8001df4:	60fb      	str	r3, [r7, #12]
	//pressure=(pressure+ret_val/(4096.0*1.0))/2.0;
	if (avg_en){
 8001df6:	79fb      	ldrb	r3, [r7, #7]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d028      	beq.n	8001e4e <lps25hb_get_pressure+0x86>
		pressure=(pressure+ret_val/4096.0)/2.0;
 8001dfc:	4b1f      	ldr	r3, [pc, #124]	; (8001e7c <lps25hb_get_pressure+0xb4>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fb45 	bl	8000490 <__aeabi_f2d>
 8001e06:	4604      	mov	r4, r0
 8001e08:	460d      	mov	r5, r1
 8001e0a:	68f8      	ldr	r0, [r7, #12]
 8001e0c:	f7fe fb2e 	bl	800046c <__aeabi_i2d>
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	4b1a      	ldr	r3, [pc, #104]	; (8001e80 <lps25hb_get_pressure+0xb8>)
 8001e16:	f7fe fcbd 	bl	8000794 <__aeabi_ddiv>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	4620      	mov	r0, r4
 8001e20:	4629      	mov	r1, r5
 8001e22:	f7fe f9d7 	bl	80001d4 <__adddf3>
 8001e26:	4603      	mov	r3, r0
 8001e28:	460c      	mov	r4, r1
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	4621      	mov	r1, r4
 8001e2e:	f04f 0200 	mov.w	r2, #0
 8001e32:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e36:	f7fe fcad 	bl	8000794 <__aeabi_ddiv>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	460c      	mov	r4, r1
 8001e3e:	4618      	mov	r0, r3
 8001e40:	4621      	mov	r1, r4
 8001e42:	f7fe fe2d 	bl	8000aa0 <__aeabi_d2f>
 8001e46:	4602      	mov	r2, r0
 8001e48:	4b0c      	ldr	r3, [pc, #48]	; (8001e7c <lps25hb_get_pressure+0xb4>)
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	e010      	b.n	8001e70 <lps25hb_get_pressure+0xa8>
	}
	else{
		pressure=ret_val/4096.0;
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f7fe fb0c 	bl	800046c <__aeabi_i2d>
 8001e54:	f04f 0200 	mov.w	r2, #0
 8001e58:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <lps25hb_get_pressure+0xb8>)
 8001e5a:	f7fe fc9b 	bl	8000794 <__aeabi_ddiv>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	460c      	mov	r4, r1
 8001e62:	4618      	mov	r0, r3
 8001e64:	4621      	mov	r1, r4
 8001e66:	f7fe fe1b 	bl	8000aa0 <__aeabi_d2f>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	4b03      	ldr	r3, [pc, #12]	; (8001e7c <lps25hb_get_pressure+0xb4>)
 8001e6e:	601a      	str	r2, [r3, #0]
	}

	return(ret_val);
 8001e70:	68fb      	ldr	r3, [r7, #12]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bdb0      	pop	{r4, r5, r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	2000009c 	.word	0x2000009c
 8001e80:	40b00000 	.word	0x40b00000
 8001e84:	00000000 	.word	0x00000000

08001e88 <lis3mdl_get_azymuth>:

void lis3mdl_get_azymuth(uint8_t avg_en){
 8001e88:	b590      	push	{r4, r7, lr}
 8001e8a:	b089      	sub	sp, #36	; 0x24
 8001e8c:	af02      	add	r7, sp, #8
 8001e8e:	4603      	mov	r3, r0
 8001e90:	71fb      	strb	r3, [r7, #7]
	//uint8_t data[4];int16_t x,y;float X,Y,temp;
	uint8_t data[4];int16_t x,y;float temp;
	i2c_master_read(data, 4, lis3mdl_ADDRESS_X, lis3mdl_DEVICE_ADDRESS_read, 1);
 8001e92:	f107 000c 	add.w	r0, r7, #12
 8001e96:	2301      	movs	r3, #1
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	233d      	movs	r3, #61	; 0x3d
 8001e9c:	2228      	movs	r2, #40	; 0x28
 8001e9e:	2104      	movs	r1, #4
 8001ea0:	f000 fa4c 	bl	800233c <i2c_master_read>

	x=(int16_t)((uint16_t)data[0]+((uint16_t)data[1])*256);
 8001ea4:	7b3b      	ldrb	r3, [r7, #12]
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	7b7b      	ldrb	r3, [r7, #13]
 8001eaa:	b29b      	uxth	r3, r3
 8001eac:	021b      	lsls	r3, r3, #8
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	4413      	add	r3, r2
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	827b      	strh	r3, [r7, #18]
	y=(int16_t)((uint16_t)data[2]+((uint16_t)data[3])*256);
 8001eb6:	7bbb      	ldrb	r3, [r7, #14]
 8001eb8:	b29a      	uxth	r2, r3
 8001eba:	7bfb      	ldrb	r3, [r7, #15]
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	021b      	lsls	r3, r3, #8
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	4413      	add	r3, r2
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	823b      	strh	r3, [r7, #16]

	//X=x*azymuth_gain;
	//Y=y*azymuth_gain;

	//temp=atan2(Y,X)*180.0/M_PI;
	if (x!=0){
 8001ec8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d047      	beq.n	8001f60 <lis3mdl_get_azymuth+0xd8>
		temp=atan(((float)y*1.0f)/((float)x*1.0f))*(180/M_PI);
 8001ed0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001ed4:	ee07 3a90 	vmov	s15, r3
 8001ed8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001edc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ee0:	ee07 3a90 	vmov	s15, r3
 8001ee4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ee8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001eec:	ee16 0a90 	vmov	r0, s13
 8001ef0:	f7fe face 	bl	8000490 <__aeabi_f2d>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	460c      	mov	r4, r1
 8001ef8:	ec44 3b10 	vmov	d0, r3, r4
 8001efc:	f001 fe84 	bl	8003c08 <atan>
 8001f00:	ec51 0b10 	vmov	r0, r1, d0
 8001f04:	a341      	add	r3, pc, #260	; (adr r3, 800200c <lis3mdl_get_azymuth+0x184>)
 8001f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0a:	f7fe fb19 	bl	8000540 <__aeabi_dmul>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	460c      	mov	r4, r1
 8001f12:	4618      	mov	r0, r3
 8001f14:	4621      	mov	r1, r4
 8001f16:	f7fe fdc3 	bl	8000aa0 <__aeabi_d2f>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	617b      	str	r3, [r7, #20]
		//temp=atan2(((float)y*1.0f),((float)x*1.0f))*(180/M_PI);
		if ((y>=0 ) && (x<0)) // second quadrant
 8001f1e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	db0b      	blt.n	8001f3e <lis3mdl_get_azymuth+0xb6>
 8001f26:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	da07      	bge.n	8001f3e <lis3mdl_get_azymuth+0xb6>
			temp+=180.0;
 8001f2e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f32:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001ff8 <lis3mdl_get_azymuth+0x170>
 8001f36:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f3a:	edc7 7a05 	vstr	s15, [r7, #20]
		if ((y<0 ) && (x<0))	// third quadrant
 8001f3e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	da15      	bge.n	8001f72 <lis3mdl_get_azymuth+0xea>
 8001f46:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	da11      	bge.n	8001f72 <lis3mdl_get_azymuth+0xea>
			temp-=180.0;
 8001f4e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f52:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001ff8 <lis3mdl_get_azymuth+0x170>
 8001f56:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f5a:	edc7 7a05 	vstr	s15, [r7, #20]
 8001f5e:	e008      	b.n	8001f72 <lis3mdl_get_azymuth+0xea>
	}else{
		if(y>0){
 8001f60:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	dd02      	ble.n	8001f6e <lis3mdl_get_azymuth+0xe6>
			temp=90.0;
 8001f68:	4b24      	ldr	r3, [pc, #144]	; (8001ffc <lis3mdl_get_azymuth+0x174>)
 8001f6a:	617b      	str	r3, [r7, #20]
 8001f6c:	e001      	b.n	8001f72 <lis3mdl_get_azymuth+0xea>
		}else{
			temp=-90.0;
 8001f6e:	4b24      	ldr	r3, [pc, #144]	; (8002000 <lis3mdl_get_azymuth+0x178>)
 8001f70:	617b      	str	r3, [r7, #20]
		}
	}
	if (temp>=0.0){
 8001f72:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f7e:	db12      	blt.n	8001fa6 <lis3mdl_get_azymuth+0x11e>
		//positive
		while(temp>=360.0){
 8001f80:	e007      	b.n	8001f92 <lis3mdl_get_azymuth+0x10a>
			temp-=360;
 8001f82:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f86:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002004 <lis3mdl_get_azymuth+0x17c>
 8001f8a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f8e:	edc7 7a05 	vstr	s15, [r7, #20]
		while(temp>=360.0){
 8001f92:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f96:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002004 <lis3mdl_get_azymuth+0x17c>
 8001f9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa2:	daee      	bge.n	8001f82 <lis3mdl_get_azymuth+0xfa>
 8001fa4:	e00f      	b.n	8001fc6 <lis3mdl_get_azymuth+0x13e>
			}
		}else{
		//negative
		while(temp<=0.0){
 8001fa6:	e007      	b.n	8001fb8 <lis3mdl_get_azymuth+0x130>
			temp+=360.0;
 8001fa8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fac:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002004 <lis3mdl_get_azymuth+0x17c>
 8001fb0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fb4:	edc7 7a05 	vstr	s15, [r7, #20]
		while(temp<=0.0){
 8001fb8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fbc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc4:	d9f0      	bls.n	8001fa8 <lis3mdl_get_azymuth+0x120>
			}
		}

	if (avg_en){
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d00e      	beq.n	8001fea <lis3mdl_get_azymuth+0x162>
		azymuth=(temp+azymuth)/2.0;
 8001fcc:	4b0e      	ldr	r3, [pc, #56]	; (8002008 <lis3mdl_get_azymuth+0x180>)
 8001fce:	ed93 7a00 	vldr	s14, [r3]
 8001fd2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fd6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fda:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001fde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fe2:	4b09      	ldr	r3, [pc, #36]	; (8002008 <lis3mdl_get_azymuth+0x180>)
 8001fe4:	edc3 7a00 	vstr	s15, [r3]
	}else{
		azymuth=temp;}

}
 8001fe8:	e002      	b.n	8001ff0 <lis3mdl_get_azymuth+0x168>
		azymuth=temp;}
 8001fea:	4a07      	ldr	r2, [pc, #28]	; (8002008 <lis3mdl_get_azymuth+0x180>)
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	6013      	str	r3, [r2, #0]
}
 8001ff0:	bf00      	nop
 8001ff2:	371c      	adds	r7, #28
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd90      	pop	{r4, r7, pc}
 8001ff8:	43340000 	.word	0x43340000
 8001ffc:	42b40000 	.word	0x42b40000
 8002000:	c2b40000 	.word	0xc2b40000
 8002004:	43b40000 	.word	0x43b40000
 8002008:	200000b0 	.word	0x200000b0
 800200c:	1a63c1f8 	.word	0x1a63c1f8
 8002010:	404ca5dc 	.word	0x404ca5dc

08002014 <hts221_init>:
		i2c_master_write(ctrl1, LSM6DS0_ADDRESS_CTRL1, LSM6DS0_DEVICE_ADDRESS_write, 0);

		return status;
}

uint8_t hts221_init(void){//humidity
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af02      	add	r7, sp, #8
	uint8_t status = 0,data[6],val=0,cnt=0;
 800201a:	2300      	movs	r3, #0
 800201c:	73fb      	strb	r3, [r7, #15]
 800201e:	2300      	movs	r3, #0
 8002020:	71fb      	strb	r3, [r7, #7]
 8002022:	2300      	movs	r3, #0
 8002024:	73bb      	strb	r3, [r7, #14]
	for (cnt=0;cnt<max_try_to_inicialize_whoami;cnt++){
 8002026:	2300      	movs	r3, #0
 8002028:	73bb      	strb	r3, [r7, #14]
 800202a:	e013      	b.n	8002054 <hts221_init+0x40>
		LL_mDelay(100);
 800202c:	2064      	movs	r0, #100	; 0x64
 800202e:	f001 fd8d 	bl	8003b4c <LL_mDelay>
		//val = hts221_read_byte(WHO_AM_I_ADDRES);
		i2c_master_read(&val, 1, WHO_AM_I_ADDRES,hts221_DEVICE_ADDRESS_read , 0);
 8002032:	1df8      	adds	r0, r7, #7
 8002034:	2300      	movs	r3, #0
 8002036:	9300      	str	r3, [sp, #0]
 8002038:	23bf      	movs	r3, #191	; 0xbf
 800203a:	220f      	movs	r2, #15
 800203c:	2101      	movs	r1, #1
 800203e:	f000 f97d 	bl	800233c <i2c_master_read>
		//if the device is not found on one address, try another one
		if(val == hts221_WHO_AM_I_VALUE){
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	2bbc      	cmp	r3, #188	; 0xbc
 8002046:	d102      	bne.n	800204e <hts221_init+0x3a>
			status = 1;
 8002048:	2301      	movs	r3, #1
 800204a:	73fb      	strb	r3, [r7, #15]
			break;
 800204c:	e005      	b.n	800205a <hts221_init+0x46>
	for (cnt=0;cnt<max_try_to_inicialize_whoami;cnt++){
 800204e:	7bbb      	ldrb	r3, [r7, #14]
 8002050:	3301      	adds	r3, #1
 8002052:	73bb      	strb	r3, [r7, #14]
 8002054:	7bbb      	ldrb	r3, [r7, #14]
 8002056:	2b04      	cmp	r3, #4
 8002058:	d9e8      	bls.n	800202c <hts221_init+0x18>
			//if the device is founded on one address, try to inicialize
		}
	}
//#define hts221_av_conf				0x10 //1b
//#define hts221_crtl_reg_1 			0x20 //0x85
	val=0x1b;
 800205a:	231b      	movs	r3, #27
 800205c:	71fb      	strb	r3, [r7, #7]
	//hts221_write_byte(hts221_av_conf, val);
	i2c_master_write(val, hts221_av_conf,hts221_DEVICE_ADDRESS_write , 0);
 800205e:	79f8      	ldrb	r0, [r7, #7]
 8002060:	2300      	movs	r3, #0
 8002062:	22be      	movs	r2, #190	; 0xbe
 8002064:	2110      	movs	r1, #16
 8002066:	f000 f925 	bl	80022b4 <i2c_master_write>
	val=0x85;
 800206a:	2385      	movs	r3, #133	; 0x85
 800206c:	71fb      	strb	r3, [r7, #7]
	//hts221_write_byte(hts221_crtl_reg_1, val);
	i2c_master_write(val, hts221_crtl_reg_1,hts221_DEVICE_ADDRESS_write , 0);
 800206e:	79f8      	ldrb	r0, [r7, #7]
 8002070:	2300      	movs	r3, #0
 8002072:	22be      	movs	r2, #190	; 0xbe
 8002074:	2120      	movs	r1, #32
 8002076:	f000 f91d 	bl	80022b4 <i2c_master_write>
	LL_mDelay(100);
 800207a:	2064      	movs	r0, #100	; 0x64
 800207c:	f001 fd66 	bl	8003b4c <LL_mDelay>
// hts221 calibration register values
//uint8_t H0,H1;//0x30,0x31,0x32,0x33
//int16_t H2,H3,T0,T1,T2,T3;//[36-37:msb],[3a-3b:msb],[3c-3d:msb],[3e-3f:msb]

	//hts221_readArray(&data[0], 0x30, 4);
	i2c_master_read(data, 4, 0x30, hts221_DEVICE_ADDRESS_read, 1);
 8002080:	f107 0008 	add.w	r0, r7, #8
 8002084:	2301      	movs	r3, #1
 8002086:	9300      	str	r3, [sp, #0]
 8002088:	23bf      	movs	r3, #191	; 0xbf
 800208a:	2230      	movs	r2, #48	; 0x30
 800208c:	2104      	movs	r1, #4
 800208e:	f000 f955 	bl	800233c <i2c_master_read>
	//H0=data[0]/2;	//30
	H_uint8[0]=data[0]/2;	//30
 8002092:	7a3b      	ldrb	r3, [r7, #8]
 8002094:	085b      	lsrs	r3, r3, #1
 8002096:	b2da      	uxtb	r2, r3
 8002098:	4b44      	ldr	r3, [pc, #272]	; (80021ac <hts221_init+0x198>)
 800209a:	701a      	strb	r2, [r3, #0]
	//H1=data[1]/2;	//31
	H_uint8[1]=data[1]/2;	//31
 800209c:	7a7b      	ldrb	r3, [r7, #9]
 800209e:	085b      	lsrs	r3, r3, #1
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	4b42      	ldr	r3, [pc, #264]	; (80021ac <hts221_init+0x198>)
 80020a4:	705a      	strb	r2, [r3, #1]

	//T0=data[2];	//32
	H_T_uint16_t[2]=data[2];	//32
 80020a6:	7abb      	ldrb	r3, [r7, #10]
 80020a8:	b21a      	sxth	r2, r3
 80020aa:	4b41      	ldr	r3, [pc, #260]	; (80021b0 <hts221_init+0x19c>)
 80020ac:	809a      	strh	r2, [r3, #4]
	//T1=data[3];	//33
	H_T_uint16_t[3]=data[3];	//33
 80020ae:	7afb      	ldrb	r3, [r7, #11]
 80020b0:	b21a      	sxth	r2, r3
 80020b2:	4b3f      	ldr	r3, [pc, #252]	; (80021b0 <hts221_init+0x19c>)
 80020b4:	80da      	strh	r2, [r3, #6]


	//hts221_readArray(&data[0], 0x36, 2);
	i2c_master_read(data, 2, 0x36, hts221_DEVICE_ADDRESS_read, 1);
 80020b6:	f107 0008 	add.w	r0, r7, #8
 80020ba:	2301      	movs	r3, #1
 80020bc:	9300      	str	r3, [sp, #0]
 80020be:	23bf      	movs	r3, #191	; 0xbf
 80020c0:	2236      	movs	r2, #54	; 0x36
 80020c2:	2102      	movs	r1, #2
 80020c4:	f000 f93a 	bl	800233c <i2c_master_read>
	H_T_uint16_t[0]=(int16_t)( (uint16_t)data[0]+((uint16_t)data[1])*256 );//[36-37]
 80020c8:	7a3b      	ldrb	r3, [r7, #8]
 80020ca:	b29a      	uxth	r2, r3
 80020cc:	7a7b      	ldrb	r3, [r7, #9]
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	021b      	lsls	r3, r3, #8
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	4413      	add	r3, r2
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	b21a      	sxth	r2, r3
 80020da:	4b35      	ldr	r3, [pc, #212]	; (80021b0 <hts221_init+0x19c>)
 80020dc:	801a      	strh	r2, [r3, #0]
	//H2=(int16_t)( (uint16_t)data[0]+((uint16_t)data[1])*256 );//[36-37]

	//hts221_readArray(&data[0], 0x3a, 2);
	i2c_master_read(data, 2, 0x3a, hts221_DEVICE_ADDRESS_read, 1);
 80020de:	f107 0008 	add.w	r0, r7, #8
 80020e2:	2301      	movs	r3, #1
 80020e4:	9300      	str	r3, [sp, #0]
 80020e6:	23bf      	movs	r3, #191	; 0xbf
 80020e8:	223a      	movs	r2, #58	; 0x3a
 80020ea:	2102      	movs	r1, #2
 80020ec:	f000 f926 	bl	800233c <i2c_master_read>
	H_T_uint16_t[1]=(int16_t)( (uint16_t)data[0]+((uint16_t)data[1])*256 );//[3a-3b]
 80020f0:	7a3b      	ldrb	r3, [r7, #8]
 80020f2:	b29a      	uxth	r2, r3
 80020f4:	7a7b      	ldrb	r3, [r7, #9]
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	021b      	lsls	r3, r3, #8
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	4413      	add	r3, r2
 80020fe:	b29b      	uxth	r3, r3
 8002100:	b21a      	sxth	r2, r3
 8002102:	4b2b      	ldr	r3, [pc, #172]	; (80021b0 <hts221_init+0x19c>)
 8002104:	805a      	strh	r2, [r3, #2]
	//H3=(int16_t)( (uint16_t)data[0]+((uint16_t)data[1])*256 );//[3a-3b]

	//val=hts221_read_byte(0x35);
	i2c_master_read(&val, 1, 0x35,hts221_DEVICE_ADDRESS_read , 0);
 8002106:	1df8      	adds	r0, r7, #7
 8002108:	2300      	movs	r3, #0
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	23bf      	movs	r3, #191	; 0xbf
 800210e:	2235      	movs	r2, #53	; 0x35
 8002110:	2101      	movs	r1, #1
 8002112:	f000 f913 	bl	800233c <i2c_master_read>
	H_T_uint16_t[2]=((val & 0x3)*256)+H_T_uint16_t[2];
 8002116:	79fb      	ldrb	r3, [r7, #7]
 8002118:	b29b      	uxth	r3, r3
 800211a:	f003 0303 	and.w	r3, r3, #3
 800211e:	b29b      	uxth	r3, r3
 8002120:	021b      	lsls	r3, r3, #8
 8002122:	b29a      	uxth	r2, r3
 8002124:	4b22      	ldr	r3, [pc, #136]	; (80021b0 <hts221_init+0x19c>)
 8002126:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800212a:	b29b      	uxth	r3, r3
 800212c:	4413      	add	r3, r2
 800212e:	b29b      	uxth	r3, r3
 8002130:	b21a      	sxth	r2, r3
 8002132:	4b1f      	ldr	r3, [pc, #124]	; (80021b0 <hts221_init+0x19c>)
 8002134:	809a      	strh	r2, [r3, #4]
	//T0=((val & 0x3)*256)+T0;
	H_T_uint16_t[3]=((val & 0xc)*64)+H_T_uint16_t[3];
 8002136:	79fb      	ldrb	r3, [r7, #7]
 8002138:	b29b      	uxth	r3, r3
 800213a:	f003 030c 	and.w	r3, r3, #12
 800213e:	b29b      	uxth	r3, r3
 8002140:	019b      	lsls	r3, r3, #6
 8002142:	b29a      	uxth	r2, r3
 8002144:	4b1a      	ldr	r3, [pc, #104]	; (80021b0 <hts221_init+0x19c>)
 8002146:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800214a:	b29b      	uxth	r3, r3
 800214c:	4413      	add	r3, r2
 800214e:	b29b      	uxth	r3, r3
 8002150:	b21a      	sxth	r2, r3
 8002152:	4b17      	ldr	r3, [pc, #92]	; (80021b0 <hts221_init+0x19c>)
 8002154:	80da      	strh	r2, [r3, #6]
	//T1=((val & 0xc)*64)+T1;


	//hts221_readArray(&data[0], 0x3c, 4);
	i2c_master_read(data, 4, 0x3c, hts221_DEVICE_ADDRESS_read, 1);
 8002156:	f107 0008 	add.w	r0, r7, #8
 800215a:	2301      	movs	r3, #1
 800215c:	9300      	str	r3, [sp, #0]
 800215e:	23bf      	movs	r3, #191	; 0xbf
 8002160:	223c      	movs	r2, #60	; 0x3c
 8002162:	2104      	movs	r1, #4
 8002164:	f000 f8ea 	bl	800233c <i2c_master_read>
	//T2= (int16_t)( ((uint16_t)data[1])*256+(uint16_t)data[0] );//[3c-3d]
	H_T_uint16_t[4]= (int16_t)( ((uint16_t)data[1])*256+(uint16_t)data[0] );//[3c-3d]
 8002168:	7a7b      	ldrb	r3, [r7, #9]
 800216a:	b29b      	uxth	r3, r3
 800216c:	021b      	lsls	r3, r3, #8
 800216e:	b29a      	uxth	r2, r3
 8002170:	7a3b      	ldrb	r3, [r7, #8]
 8002172:	b29b      	uxth	r3, r3
 8002174:	4413      	add	r3, r2
 8002176:	b29b      	uxth	r3, r3
 8002178:	b21a      	sxth	r2, r3
 800217a:	4b0d      	ldr	r3, [pc, #52]	; (80021b0 <hts221_init+0x19c>)
 800217c:	811a      	strh	r2, [r3, #8]
	//T3= (int16_t)( ((uint16_t)data[3])*256+(uint16_t)data[2] );//3e-3f
	H_T_uint16_t[5]= (int16_t)( ((uint16_t)data[3])*256+(uint16_t)data[2] );//3e-3f
 800217e:	7afb      	ldrb	r3, [r7, #11]
 8002180:	b29b      	uxth	r3, r3
 8002182:	021b      	lsls	r3, r3, #8
 8002184:	b29a      	uxth	r2, r3
 8002186:	7abb      	ldrb	r3, [r7, #10]
 8002188:	b29b      	uxth	r3, r3
 800218a:	4413      	add	r3, r2
 800218c:	b29b      	uxth	r3, r3
 800218e:	b21a      	sxth	r2, r3
 8002190:	4b07      	ldr	r3, [pc, #28]	; (80021b0 <hts221_init+0x19c>)
 8002192:	815a      	strh	r2, [r3, #10]

	hts221_get_temp(whitout_avg);	//fasza
 8002194:	2000      	movs	r0, #0
 8002196:	f7ff fceb 	bl	8001b70 <hts221_get_temp>
	hts221_get_hum(whitout_avg);		//fasza
 800219a:	2000      	movs	r0, #0
 800219c:	f7ff fd76 	bl	8001c8c <hts221_get_hum>

	return(status);
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	200001c4 	.word	0x200001c4
 80021b0:	200000b8 	.word	0x200000b8

080021b4 <lps25hb_init>:

uint8_t lps25hb_init(void)//barometer
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af02      	add	r7, sp, #8
	uint8_t status = 0,val,cnt;//,data[3];int32_t temp;
 80021ba:	2300      	movs	r3, #0
 80021bc:	71fb      	strb	r3, [r7, #7]
	//LIS3MDL_ACC_ON;
	for (cnt=0;cnt<max_try_to_inicialize_whoami;cnt++){
 80021be:	2300      	movs	r3, #0
 80021c0:	71bb      	strb	r3, [r7, #6]
 80021c2:	e013      	b.n	80021ec <lps25hb_init+0x38>
		LL_mDelay(100);
 80021c4:	2064      	movs	r0, #100	; 0x64
 80021c6:	f001 fcc1 	bl	8003b4c <LL_mDelay>
		//val = lps25hb_read_byte(WHO_AM_I_ADDRES);
		i2c_master_read(&val, 1, WHO_AM_I_ADDRES,lps25hb_DEVICE_ADDRESS_read , 0);
 80021ca:	1d78      	adds	r0, r7, #5
 80021cc:	2300      	movs	r3, #0
 80021ce:	9300      	str	r3, [sp, #0]
 80021d0:	23bb      	movs	r3, #187	; 0xbb
 80021d2:	220f      	movs	r2, #15
 80021d4:	2101      	movs	r1, #1
 80021d6:	f000 f8b1 	bl	800233c <i2c_master_read>
		//if the device is not found on one address, try another one
		if(val == lps25hb_WHO_AM_I_VALUE){
 80021da:	797b      	ldrb	r3, [r7, #5]
 80021dc:	2bbd      	cmp	r3, #189	; 0xbd
 80021de:	d102      	bne.n	80021e6 <lps25hb_init+0x32>
			//if the device is founded on one address
			status = 1;
 80021e0:	2301      	movs	r3, #1
 80021e2:	71fb      	strb	r3, [r7, #7]
			break;}
 80021e4:	e005      	b.n	80021f2 <lps25hb_init+0x3e>
	for (cnt=0;cnt<max_try_to_inicialize_whoami;cnt++){
 80021e6:	79bb      	ldrb	r3, [r7, #6]
 80021e8:	3301      	adds	r3, #1
 80021ea:	71bb      	strb	r3, [r7, #6]
 80021ec:	79bb      	ldrb	r3, [r7, #6]
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	d9e8      	bls.n	80021c4 <lps25hb_init+0x10>
		}
	val = 0x90;//90
 80021f2:	2390      	movs	r3, #144	; 0x90
 80021f4:	717b      	strb	r3, [r7, #5]
	//lps25hb_write_byte(lps25hb_crtl_reg_1, val);
	i2c_master_write(val, lps25hb_crtl_reg_1,lps25hb_DEVICE_ADDRESS_write , 0);
 80021f6:	7978      	ldrb	r0, [r7, #5]
 80021f8:	2300      	movs	r3, #0
 80021fa:	22ba      	movs	r2, #186	; 0xba
 80021fc:	2120      	movs	r1, #32
 80021fe:	f000 f859 	bl	80022b4 <i2c_master_write>
	val=0xdf;
	//lps25hb_write_byte(0x2e, val);
	i2c_master_write(val, 0x2e,lps25hb_DEVICE_ADDRESS_write , 0);
	 */

	LL_mDelay(100);
 8002202:	2064      	movs	r0, #100	; 0x64
 8002204:	f001 fca2 	bl	8003b4c <LL_mDelay>

	lps25hb_get_pressure(whitout_avg);
 8002208:	2000      	movs	r0, #0
 800220a:	f7ff fddd 	bl	8001dc8 <lps25hb_get_pressure>

	calculate_altitude(whitout_avg);
 800220e:	2000      	movs	r0, #0
 8002210:	f000 fcde 	bl	8002bd0 <calculate_altitude>
	return status;
 8002214:	79fb      	ldrb	r3, [r7, #7]
}
 8002216:	4618      	mov	r0, r3
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <lis3mdl_init>:

uint8_t lis3mdl_init(void){// magnetometer
 800221e:	b580      	push	{r7, lr}
 8002220:	b084      	sub	sp, #16
 8002222:	af02      	add	r7, sp, #8
	uint8_t status = 0,val,cnt;//,data[3];int32_t temp;
 8002224:	2300      	movs	r3, #0
 8002226:	71fb      	strb	r3, [r7, #7]
	//LIS3MDL_ACC_ON;
	for (cnt=0;cnt<max_try_to_inicialize_whoami;cnt++){
 8002228:	2300      	movs	r3, #0
 800222a:	71bb      	strb	r3, [r7, #6]
 800222c:	e013      	b.n	8002256 <lis3mdl_init+0x38>
		LL_mDelay(100);
 800222e:	2064      	movs	r0, #100	; 0x64
 8002230:	f001 fc8c 	bl	8003b4c <LL_mDelay>
		//val = lis3mdl_read_byte(WHO_AM_I_ADDRES);
		i2c_master_read(&val, 1, WHO_AM_I_ADDRES,lis3mdl_DEVICE_ADDRESS_read , 0);
 8002234:	1d78      	adds	r0, r7, #5
 8002236:	2300      	movs	r3, #0
 8002238:	9300      	str	r3, [sp, #0]
 800223a:	233d      	movs	r3, #61	; 0x3d
 800223c:	220f      	movs	r2, #15
 800223e:	2101      	movs	r1, #1
 8002240:	f000 f87c 	bl	800233c <i2c_master_read>
		//if the device is not found on one address, try another one
		if(val == lis3mdl_WHO_AM_I_VALUE){
 8002244:	797b      	ldrb	r3, [r7, #5]
 8002246:	2b3d      	cmp	r3, #61	; 0x3d
 8002248:	d102      	bne.n	8002250 <lis3mdl_init+0x32>
			//if the device is founded on one address
			status = 1;
 800224a:	2301      	movs	r3, #1
 800224c:	71fb      	strb	r3, [r7, #7]
			break;}
 800224e:	e005      	b.n	800225c <lis3mdl_init+0x3e>
	for (cnt=0;cnt<max_try_to_inicialize_whoami;cnt++){
 8002250:	79bb      	ldrb	r3, [r7, #6]
 8002252:	3301      	adds	r3, #1
 8002254:	71bb      	strb	r3, [r7, #6]
 8002256:	79bb      	ldrb	r3, [r7, #6]
 8002258:	2b04      	cmp	r3, #4
 800225a:	d9e8      	bls.n	800222e <lis3mdl_init+0x10>
		}
	//val = 0x64;//90
	val=0xfc;
 800225c:	23fc      	movs	r3, #252	; 0xfc
 800225e:	717b      	strb	r3, [r7, #5]
	//lis3mdl_write_byte(lis3mdl_crtl_reg_1, val);
	i2c_master_write(val, lis3mdl_ADDRESS_CTRL1,lis3mdl_DEVICE_ADDRESS_write , 0);
 8002260:	7978      	ldrb	r0, [r7, #5]
 8002262:	2300      	movs	r3, #0
 8002264:	223c      	movs	r2, #60	; 0x3c
 8002266:	2120      	movs	r1, #32
 8002268:	f000 f824 	bl	80022b4 <i2c_master_write>
	val = 0x00;// +-4 gauss
 800226c:	2300      	movs	r3, #0
 800226e:	717b      	strb	r3, [r7, #5]
	i2c_master_write(val, 0x21,lis3mdl_DEVICE_ADDRESS_write , 0);
 8002270:	7978      	ldrb	r0, [r7, #5]
 8002272:	2300      	movs	r3, #0
 8002274:	223c      	movs	r2, #60	; 0x3c
 8002276:	2121      	movs	r1, #33	; 0x21
 8002278:	f000 f81c 	bl	80022b4 <i2c_master_write>
	val = 0x00;// continous measure
 800227c:	2300      	movs	r3, #0
 800227e:	717b      	strb	r3, [r7, #5]
	i2c_master_write(val, 0x22,lis3mdl_DEVICE_ADDRESS_write , 0);
 8002280:	7978      	ldrb	r0, [r7, #5]
 8002282:	2300      	movs	r3, #0
 8002284:	223c      	movs	r2, #60	; 0x3c
 8002286:	2122      	movs	r1, #34	; 0x22
 8002288:	f000 f814 	bl	80022b4 <i2c_master_write>
	val = 0x0c;// power mode
 800228c:	230c      	movs	r3, #12
 800228e:	717b      	strb	r3, [r7, #5]
	i2c_master_write(val, 0x23,lis3mdl_DEVICE_ADDRESS_write , 0);
 8002290:	7978      	ldrb	r0, [r7, #5]
 8002292:	2300      	movs	r3, #0
 8002294:	223c      	movs	r2, #60	; 0x3c
 8002296:	2123      	movs	r1, #35	; 0x23
 8002298:	f000 f80c 	bl	80022b4 <i2c_master_write>
	//val = 0x00;// fast reading dis
	//i2c_master_write(val, 0x24,lis3mdl_DEVICE_ADDRESS_write , 0);
	LL_mDelay(100);
 800229c:	2064      	movs	r0, #100	; 0x64
 800229e:	f001 fc55 	bl	8003b4c <LL_mDelay>

	//azymuth_gain=get_gain_azymuth();

	lis3mdl_get_azymuth(whitout_avg);
 80022a2:	2000      	movs	r0, #0
 80022a4:	f7ff fdf0 	bl	8001e88 <lis3mdl_get_azymuth>
	return status;
 80022a8:	79fb      	ldrb	r3, [r7, #7]
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
	...

080022b4 <i2c_master_write>:

void i2c_master_write(uint8_t data, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag)
{
 80022b4:	b590      	push	{r4, r7, lr}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af02      	add	r7, sp, #8
 80022ba:	4604      	mov	r4, r0
 80022bc:	4608      	mov	r0, r1
 80022be:	4611      	mov	r1, r2
 80022c0:	461a      	mov	r2, r3
 80022c2:	4623      	mov	r3, r4
 80022c4:	71fb      	strb	r3, [r7, #7]
 80022c6:	4603      	mov	r3, r0
 80022c8:	71bb      	strb	r3, [r7, #6]
 80022ca:	460b      	mov	r3, r1
 80022cc:	717b      	strb	r3, [r7, #5]
 80022ce:	4613      	mov	r3, r2
 80022d0:	713b      	strb	r3, [r7, #4]
	if(read_flag)
 80022d2:	793b      	ldrb	r3, [r7, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d003      	beq.n	80022e0 <i2c_master_write+0x2c>
	{
		register_addr |= (1 << 7);
 80022d8:	79bb      	ldrb	r3, [r7, #6]
 80022da:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80022de:	71bb      	strb	r3, [r7, #6]
	}

	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 2, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 80022e0:	7979      	ldrb	r1, [r7, #5]
 80022e2:	4b14      	ldr	r3, [pc, #80]	; (8002334 <i2c_master_write+0x80>)
 80022e4:	9301      	str	r3, [sp, #4]
 80022e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022ea:	9300      	str	r3, [sp, #0]
 80022ec:	2302      	movs	r3, #2
 80022ee:	2200      	movs	r2, #0
 80022f0:	4811      	ldr	r0, [pc, #68]	; (8002338 <i2c_master_write+0x84>)
 80022f2:	f7fe fd81 	bl	8000df8 <LL_I2C_HandleTransfer>

	LL_I2C_TransmitData8(I2C1, register_addr);
 80022f6:	79bb      	ldrb	r3, [r7, #6]
 80022f8:	4619      	mov	r1, r3
 80022fa:	480f      	ldr	r0, [pc, #60]	; (8002338 <i2c_master_write+0x84>)
 80022fc:	f7fe fda2 	bl	8000e44 <LL_I2C_TransmitData8>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8002300:	e00a      	b.n	8002318 <i2c_master_write+0x64>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 8002302:	480d      	ldr	r0, [pc, #52]	; (8002338 <i2c_master_write+0x84>)
 8002304:	f7fe fd31 	bl	8000d6a <LL_I2C_IsActiveFlag_TXIS>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d004      	beq.n	8002318 <i2c_master_write+0x64>
		{
			LL_I2C_TransmitData8(I2C1, data);
 800230e:	79fb      	ldrb	r3, [r7, #7]
 8002310:	4619      	mov	r1, r3
 8002312:	4809      	ldr	r0, [pc, #36]	; (8002338 <i2c_master_write+0x84>)
 8002314:	f7fe fd96 	bl	8000e44 <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 8002318:	4807      	ldr	r0, [pc, #28]	; (8002338 <i2c_master_write+0x84>)
 800231a:	f7fe fd39 	bl	8000d90 <LL_I2C_IsActiveFlag_STOP>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d0ee      	beq.n	8002302 <i2c_master_write+0x4e>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 8002324:	4804      	ldr	r0, [pc, #16]	; (8002338 <i2c_master_write+0x84>)
 8002326:	f7fe fd46 	bl	8000db6 <LL_I2C_ClearFlag_STOP>
}
 800232a:	bf00      	nop
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	bd90      	pop	{r4, r7, pc}
 8002332:	bf00      	nop
 8002334:	80002000 	.word	0x80002000
 8002338:	40005400 	.word	0x40005400

0800233c <i2c_master_read>:

uint8_t* i2c_master_read(uint8_t* buffer, uint8_t length, uint8_t register_addr, uint8_t slave_addr, uint8_t read_flag)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af02      	add	r7, sp, #8
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	4608      	mov	r0, r1
 8002346:	4611      	mov	r1, r2
 8002348:	461a      	mov	r2, r3
 800234a:	4603      	mov	r3, r0
 800234c:	70fb      	strb	r3, [r7, #3]
 800234e:	460b      	mov	r3, r1
 8002350:	70bb      	strb	r3, [r7, #2]
 8002352:	4613      	mov	r3, r2
 8002354:	707b      	strb	r3, [r7, #1]
	aReceiveBuffer_read = buffer;
 8002356:	4a31      	ldr	r2, [pc, #196]	; (800241c <i2c_master_read+0xe0>)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6013      	str	r3, [r2, #0]

	if(read_flag)
 800235c:	7c3b      	ldrb	r3, [r7, #16]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d003      	beq.n	800236a <i2c_master_read+0x2e>
	{
		register_addr |= (1 << 7);
 8002362:	78bb      	ldrb	r3, [r7, #2]
 8002364:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002368:	70bb      	strb	r3, [r7, #2]
	}

	end_of_read_flag = 0;
 800236a:	4b2d      	ldr	r3, [pc, #180]	; (8002420 <i2c_master_read+0xe4>)
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]

	LL_I2C_EnableIT_RX(I2C1);
 8002370:	482c      	ldr	r0, [pc, #176]	; (8002424 <i2c_master_read+0xe8>)
 8002372:	f7fe fcda 	bl	8000d2a <LL_I2C_EnableIT_RX>

	//poziadam slejva o citanie z jeho registra
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 8002376:	7879      	ldrb	r1, [r7, #1]
 8002378:	4b2b      	ldr	r3, [pc, #172]	; (8002428 <i2c_master_read+0xec>)
 800237a:	9301      	str	r3, [sp, #4]
 800237c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002380:	9300      	str	r3, [sp, #0]
 8002382:	2301      	movs	r3, #1
 8002384:	2200      	movs	r2, #0
 8002386:	4827      	ldr	r0, [pc, #156]	; (8002424 <i2c_master_read+0xe8>)
 8002388:	f7fe fd36 	bl	8000df8 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 800238c:	e00a      	b.n	80023a4 <i2c_master_read+0x68>
	{
		if(LL_I2C_IsActiveFlag_TXIS(I2C1))
 800238e:	4825      	ldr	r0, [pc, #148]	; (8002424 <i2c_master_read+0xe8>)
 8002390:	f7fe fceb 	bl	8000d6a <LL_I2C_IsActiveFlag_TXIS>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d004      	beq.n	80023a4 <i2c_master_read+0x68>
		{
			LL_I2C_TransmitData8(I2C1, register_addr);
 800239a:	78bb      	ldrb	r3, [r7, #2]
 800239c:	4619      	mov	r1, r3
 800239e:	4821      	ldr	r0, [pc, #132]	; (8002424 <i2c_master_read+0xe8>)
 80023a0:	f7fe fd50 	bl	8000e44 <LL_I2C_TransmitData8>
	while(!LL_I2C_IsActiveFlag_STOP(I2C1))
 80023a4:	481f      	ldr	r0, [pc, #124]	; (8002424 <i2c_master_read+0xe8>)
 80023a6:	f7fe fcf3 	bl	8000d90 <LL_I2C_IsActiveFlag_STOP>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d0ee      	beq.n	800238e <i2c_master_read+0x52>
		}
	}
	LL_I2C_ClearFlag_STOP(I2C1);
 80023b0:	481c      	ldr	r0, [pc, #112]	; (8002424 <i2c_master_read+0xe8>)
 80023b2:	f7fe fd00 	bl	8000db6 <LL_I2C_ClearFlag_STOP>
	while(LL_I2C_IsActiveFlag_STOP(I2C1)){}
 80023b6:	bf00      	nop
 80023b8:	481a      	ldr	r0, [pc, #104]	; (8002424 <i2c_master_read+0xe8>)
 80023ba:	f7fe fce9 	bl	8000d90 <LL_I2C_IsActiveFlag_STOP>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d1f9      	bne.n	80023b8 <i2c_master_read+0x7c>

	//citam register od slejva
	LL_I2C_HandleTransfer(I2C1, slave_addr, LL_I2C_ADDRSLAVE_7BIT, length, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_READ);
 80023c4:	7879      	ldrb	r1, [r7, #1]
 80023c6:	78fa      	ldrb	r2, [r7, #3]
 80023c8:	4b18      	ldr	r3, [pc, #96]	; (800242c <i2c_master_read+0xf0>)
 80023ca:	9301      	str	r3, [sp, #4]
 80023cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	4613      	mov	r3, r2
 80023d4:	2200      	movs	r2, #0
 80023d6:	4813      	ldr	r0, [pc, #76]	; (8002424 <i2c_master_read+0xe8>)
 80023d8:	f7fe fd0e 	bl	8000df8 <LL_I2C_HandleTransfer>

	while(!LL_I2C_IsActiveFlag_STOP(I2C1)){};
 80023dc:	bf00      	nop
 80023de:	4811      	ldr	r0, [pc, #68]	; (8002424 <i2c_master_read+0xe8>)
 80023e0:	f7fe fcd6 	bl	8000d90 <LL_I2C_IsActiveFlag_STOP>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d0f9      	beq.n	80023de <i2c_master_read+0xa2>

	//End of transfer
	LL_I2C_ClearFlag_STOP(I2C1);
 80023ea:	480e      	ldr	r0, [pc, #56]	; (8002424 <i2c_master_read+0xe8>)
 80023ec:	f7fe fce3 	bl	8000db6 <LL_I2C_ClearFlag_STOP>
	LL_I2C_DisableIT_RX(I2C1);
 80023f0:	480c      	ldr	r0, [pc, #48]	; (8002424 <i2c_master_read+0xe8>)
 80023f2:	f7fe fcaa 	bl	8000d4a <LL_I2C_DisableIT_RX>
	I2C1->ICR |= (1 << 4);
 80023f6:	4b0b      	ldr	r3, [pc, #44]	; (8002424 <i2c_master_read+0xe8>)
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	4a0a      	ldr	r2, [pc, #40]	; (8002424 <i2c_master_read+0xe8>)
 80023fc:	f043 0310 	orr.w	r3, r3, #16
 8002400:	61d3      	str	r3, [r2, #28]
	ubReceiveIndex = 0;
 8002402:	4b0b      	ldr	r3, [pc, #44]	; (8002430 <i2c_master_read+0xf4>)
 8002404:	2200      	movs	r2, #0
 8002406:	701a      	strb	r2, [r3, #0]
	end_of_read_flag = 1;
 8002408:	4b05      	ldr	r3, [pc, #20]	; (8002420 <i2c_master_read+0xe4>)
 800240a:	2201      	movs	r2, #1
 800240c:	701a      	strb	r2, [r3, #0]

	return aReceiveBuffer_read;
 800240e:	4b03      	ldr	r3, [pc, #12]	; (800241c <i2c_master_read+0xe0>)
 8002410:	681b      	ldr	r3, [r3, #0]
}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000208 	.word	0x20000208
 8002420:	200000b4 	.word	0x200000b4
 8002424:	40005400 	.word	0x40005400
 8002428:	80002000 	.word	0x80002000
 800242c:	80002400 	.word	0x80002400
 8002430:	200000b5 	.word	0x200000b5

08002434 <my_str_cpy>:

void my_str_cpy(uint8_t * from, uint8_t * to, uint16_t *copied, uint16_t max){
 8002434:	b480      	push	{r7}
 8002436:	b087      	sub	sp, #28
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	807b      	strh	r3, [r7, #2]
	uint16_t cnt=0;
 8002442:	2300      	movs	r3, #0
 8002444:	82fb      	strh	r3, [r7, #22]
	for(cnt=0;cnt<max;cnt++){
 8002446:	2300      	movs	r3, #0
 8002448:	82fb      	strh	r3, [r7, #22]
 800244a:	e014      	b.n	8002476 <my_str_cpy+0x42>
		if(*from == '\0')
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d103      	bne.n	800245c <my_str_cpy+0x28>
			{*copied=cnt;return;}
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	8afa      	ldrh	r2, [r7, #22]
 8002458:	801a      	strh	r2, [r3, #0]
 800245a:	e010      	b.n	800247e <my_str_cpy+0x4a>
		else
			{*to=*from;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	781a      	ldrb	r2, [r3, #0]
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	701a      	strb	r2, [r3, #0]
			to+=1;from+=1;}
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	3301      	adds	r3, #1
 8002468:	60bb      	str	r3, [r7, #8]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	3301      	adds	r3, #1
 800246e:	60fb      	str	r3, [r7, #12]
	for(cnt=0;cnt<max;cnt++){
 8002470:	8afb      	ldrh	r3, [r7, #22]
 8002472:	3301      	adds	r3, #1
 8002474:	82fb      	strh	r3, [r7, #22]
 8002476:	8afa      	ldrh	r2, [r7, #22]
 8002478:	887b      	ldrh	r3, [r7, #2]
 800247a:	429a      	cmp	r2, r3
 800247c:	d3e6      	bcc.n	800244c <my_str_cpy+0x18>
	}
}
 800247e:	371c      	adds	r7, #28
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <convert_char_to_7seg>:

void convert_char_to_7seg(uint8_t ch,uint16_t *pa,uint16_t *pb){
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	4603      	mov	r3, r0
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
 8002494:	73fb      	strb	r3, [r7, #15]
	*pa=0xffff & ~( dig_1_pa_Pin | dig_2_pa_Pin | dig_3_pa_Pin | dig_time_pa_Pin);
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	f64e 726b 	movw	r2, #61291	; 0xef6b
 800249c:	801a      	strh	r2, [r3, #0]
	*pb=0xffff & ~(dig_0_pb_Pin | dig_0_pb_Pin);//& ~(LL_GPIO_PIN_5 | LL_GPIO_PIN_6);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80024a4:	801a      	strh	r2, [r3, #0]
	switch(ch){
 80024a6:	7bfb      	ldrb	r3, [r7, #15]
 80024a8:	3b2d      	subs	r3, #45	; 0x2d
 80024aa:	2b4c      	cmp	r3, #76	; 0x4c
 80024ac:	f200 8346 	bhi.w	8002b3c <convert_char_to_7seg+0x6b4>
 80024b0:	a201      	add	r2, pc, #4	; (adr r2, 80024b8 <convert_char_to_7seg+0x30>)
 80024b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024b6:	bf00      	nop
 80024b8:	08002b1d 	.word	0x08002b1d
 80024bc:	08002b2d 	.word	0x08002b2d
 80024c0:	08002b3d 	.word	0x08002b3d
 80024c4:	080025ed 	.word	0x080025ed
 80024c8:	0800260f 	.word	0x0800260f
 80024cc:	08002623 	.word	0x08002623
 80024d0:	08002645 	.word	0x08002645
 80024d4:	08002667 	.word	0x08002667
 80024d8:	08002689 	.word	0x08002689
 80024dc:	080026a7 	.word	0x080026a7
 80024e0:	080026c9 	.word	0x080026c9
 80024e4:	080026dd 	.word	0x080026dd
 80024e8:	080026ff 	.word	0x080026ff
 80024ec:	08002b3d 	.word	0x08002b3d
 80024f0:	08002b3d 	.word	0x08002b3d
 80024f4:	08002b3d 	.word	0x08002b3d
 80024f8:	08002b3d 	.word	0x08002b3d
 80024fc:	08002b3d 	.word	0x08002b3d
 8002500:	08002b3d 	.word	0x08002b3d
 8002504:	08002b3d 	.word	0x08002b3d
 8002508:	08002721 	.word	0x08002721
 800250c:	08002b3d 	.word	0x08002b3d
 8002510:	08002787 	.word	0x08002787
 8002514:	08002b3d 	.word	0x08002b3d
 8002518:	080027e9 	.word	0x080027e9
 800251c:	0800280b 	.word	0x0800280b
 8002520:	0800282d 	.word	0x0800282d
 8002524:	0800284f 	.word	0x0800284f
 8002528:	08002893 	.word	0x08002893
 800252c:	080028a7 	.word	0x080028a7
 8002530:	08002a4d 	.word	0x08002a4d
 8002534:	080028c9 	.word	0x080028c9
 8002538:	08002a6f 	.word	0x08002a6f
 800253c:	08002b3d 	.word	0x08002b3d
 8002540:	08002909 	.word	0x08002909
 8002544:	08002949 	.word	0x08002949
 8002548:	08002b3d 	.word	0x08002b3d
 800254c:	08002b3d 	.word	0x08002b3d
 8002550:	080029ab 	.word	0x080029ab
 8002554:	08002b3d 	.word	0x08002b3d
 8002558:	080029eb 	.word	0x080029eb
 800255c:	08002a8d 	.word	0x08002a8d
 8002560:	08002aab 	.word	0x08002aab
 8002564:	08002acd 	.word	0x08002acd
 8002568:	08002b3d 	.word	0x08002b3d
 800256c:	08002aeb 	.word	0x08002aeb
 8002570:	08002b3d 	.word	0x08002b3d
 8002574:	08002b3d 	.word	0x08002b3d
 8002578:	08002b3d 	.word	0x08002b3d
 800257c:	08002b3d 	.word	0x08002b3d
 8002580:	08002b0d 	.word	0x08002b0d
 8002584:	08002b3d 	.word	0x08002b3d
 8002588:	08002743 	.word	0x08002743
 800258c:	08002765 	.word	0x08002765
 8002590:	080027a9 	.word	0x080027a9
 8002594:	080027c7 	.word	0x080027c7
 8002598:	08002b3d 	.word	0x08002b3d
 800259c:	08002b3d 	.word	0x08002b3d
 80025a0:	08002b3d 	.word	0x08002b3d
 80025a4:	08002871 	.word	0x08002871
 80025a8:	08002b3d 	.word	0x08002b3d
 80025ac:	08002b3d 	.word	0x08002b3d
 80025b0:	08002b3d 	.word	0x08002b3d
 80025b4:	08002b3d 	.word	0x08002b3d
 80025b8:	08002b3d 	.word	0x08002b3d
 80025bc:	080028eb 	.word	0x080028eb
 80025c0:	0800292b 	.word	0x0800292b
 80025c4:	08002b3d 	.word	0x08002b3d
 80025c8:	0800296b 	.word	0x0800296b
 80025cc:	0800298d 	.word	0x0800298d
 80025d0:	08002b3d 	.word	0x08002b3d
 80025d4:	080029c9 	.word	0x080029c9
 80025d8:	08002a0d 	.word	0x08002a0d
 80025dc:	08002b3d 	.word	0x08002b3d
 80025e0:	08002b3d 	.word	0x08002b3d
 80025e4:	08002b3d 	.word	0x08002b3d
 80025e8:	08002a2b 	.word	0x08002a2b
				case '0':{
					*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin | seg_C_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	881b      	ldrh	r3, [r3, #0]
 80025f0:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 80025f4:	f023 030b 	bic.w	r3, r3, #11
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	881b      	ldrh	r3, [r3, #0]
 8002602:	f023 0320 	bic.w	r3, r3, #32
 8002606:	b29a      	uxth	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	801a      	strh	r2, [r3, #0]
					break;}
 800260c:	e29d      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case '1':{
					*pa&=~(seg_B_pa_Pin | seg_C_pa_Pin);
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	881b      	ldrh	r3, [r3, #0]
 8002612:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002616:	f023 0301 	bic.w	r3, r3, #1
 800261a:	b29a      	uxth	r2, r3
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	801a      	strh	r2, [r3, #0]
					break;}
 8002620:	e293      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case '2':{
					*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin | seg_E_pa_Pin );
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	881b      	ldrh	r3, [r3, #0]
 8002626:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800262a:	f023 0303 	bic.w	r3, r3, #3
 800262e:	b29a      	uxth	r2, r3
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	881b      	ldrh	r3, [r3, #0]
 8002638:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800263c:	b29a      	uxth	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	801a      	strh	r2, [r3, #0]
					break;}
 8002642:	e282      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case '3':{
					*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin | seg_C_pa_Pin );
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	881b      	ldrh	r3, [r3, #0]
 8002648:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800264c:	f023 0301 	bic.w	r3, r3, #1
 8002650:	b29a      	uxth	r2, r3
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800265e:	b29a      	uxth	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	801a      	strh	r2, [r3, #0]
					break;}
 8002664:	e271      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case '4':{
					*pa &= ~( seg_B_pa_Pin | seg_C_pa_Pin | seg_F_pa_Pin);
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	881b      	ldrh	r3, [r3, #0]
 800266a:	f423 7384 	bic.w	r3, r3, #264	; 0x108
 800266e:	f023 0301 	bic.w	r3, r3, #1
 8002672:	b29a      	uxth	r2, r3
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	801a      	strh	r2, [r3, #0]
					*pb &= ~( seg_G_pb_Pin );
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	881b      	ldrh	r3, [r3, #0]
 800267c:	f023 0310 	bic.w	r3, r3, #16
 8002680:	b29a      	uxth	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	801a      	strh	r2, [r3, #0]
					break;}
 8002686:	e260      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case '5':{
					*pa &= ~(seg_A_pa_Pin | seg_C_pa_Pin | seg_F_pa_Pin);
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	881b      	ldrh	r3, [r3, #0]
 800268c:	f423 7385 	bic.w	r3, r3, #266	; 0x10a
 8002690:	b29a      	uxth	r2, r3
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	881b      	ldrh	r3, [r3, #0]
 800269a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800269e:	b29a      	uxth	r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	801a      	strh	r2, [r3, #0]
					break;}
 80026a4:	e251      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case '6':{
					*pa &= ~(seg_A_pa_Pin | seg_C_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	881b      	ldrh	r3, [r3, #0]
 80026aa:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 80026ae:	f023 030a 	bic.w	r3, r3, #10
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	881b      	ldrh	r3, [r3, #0]
 80026bc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80026c0:	b29a      	uxth	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	801a      	strh	r2, [r3, #0]
					break;}
 80026c6:	e240      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case '7':{
					*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin | seg_C_pa_Pin );
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	881b      	ldrh	r3, [r3, #0]
 80026cc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80026d0:	f023 0301 	bic.w	r3, r3, #1
 80026d4:	b29a      	uxth	r2, r3
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	801a      	strh	r2, [r3, #0]
					break;}
 80026da:	e236      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case '8':{
					*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin | seg_C_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	881b      	ldrh	r3, [r3, #0]
 80026e0:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 80026e4:	f023 030b 	bic.w	r3, r3, #11
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	881b      	ldrh	r3, [r3, #0]
 80026f2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	801a      	strh	r2, [r3, #0]
					break;}
 80026fc:	e225      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case '9':{
					*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin | seg_C_pa_Pin | seg_F_pa_Pin);
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	881b      	ldrh	r3, [r3, #0]
 8002702:	f423 7385 	bic.w	r3, r3, #266	; 0x10a
 8002706:	f023 0301 	bic.w	r3, r3, #1
 800270a:	b29a      	uxth	r2, r3
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	881b      	ldrh	r3, [r3, #0]
 8002714:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002718:	b29a      	uxth	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	801a      	strh	r2, [r3, #0]
					break;}
 800271e:	e214      	b.n	8002b4a <convert_char_to_7seg+0x6c2>

				case 'A':{
					*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin | seg_C_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	881b      	ldrh	r3, [r3, #0]
 8002724:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 8002728:	f023 030b 	bic.w	r3, r3, #11
 800272c:	b29a      	uxth	r2, r3
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	801a      	strh	r2, [r3, #0]
					*pb &= ~( seg_G_pb_Pin);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	881b      	ldrh	r3, [r3, #0]
 8002736:	f023 0310 	bic.w	r3, r3, #16
 800273a:	b29a      	uxth	r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	801a      	strh	r2, [r3, #0]
					break;}
 8002740:	e203      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'a':{
					*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin | seg_C_pa_Pin | seg_E_pa_Pin );
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	881b      	ldrh	r3, [r3, #0]
 8002746:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 800274a:	f023 0303 	bic.w	r3, r3, #3
 800274e:	b29a      	uxth	r2, r3
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	881b      	ldrh	r3, [r3, #0]
 8002758:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800275c:	b29a      	uxth	r2, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	801a      	strh	r2, [r3, #0]
					break;}
 8002762:	e1f2      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'b':{
					*pa &= ~( seg_C_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	881b      	ldrh	r3, [r3, #0]
 8002768:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 800276c:	f023 0308 	bic.w	r3, r3, #8
 8002770:	b29a      	uxth	r2, r3
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	881b      	ldrh	r3, [r3, #0]
 800277a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800277e:	b29a      	uxth	r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	801a      	strh	r2, [r3, #0]
					break;}
 8002784:	e1e1      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'C':{
					*pa &= ~(seg_A_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	881b      	ldrh	r3, [r3, #0]
 800278a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800278e:	f023 030a 	bic.w	r3, r3, #10
 8002792:	b29a      	uxth	r2, r3
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin );
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	881b      	ldrh	r3, [r3, #0]
 800279c:	f023 0320 	bic.w	r3, r3, #32
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	801a      	strh	r2, [r3, #0]
					break;}
 80027a6:	e1d0      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'c':{
					*pa &= ~( seg_E_pa_Pin );
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	881b      	ldrh	r3, [r3, #0]
 80027ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	881b      	ldrh	r3, [r3, #0]
 80027ba:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80027be:	b29a      	uxth	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	801a      	strh	r2, [r3, #0]
					break;}
 80027c4:	e1c1      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'd':{
					*pa &= ~( seg_B_pa_Pin | seg_C_pa_Pin | seg_E_pa_Pin );
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 80027ce:	f023 0301 	bic.w	r3, r3, #1
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	881b      	ldrh	r3, [r3, #0]
 80027dc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	801a      	strh	r2, [r3, #0]
					break;}
 80027e6:	e1b0      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'E':{
					*pa &= ~(seg_A_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	881b      	ldrh	r3, [r3, #0]
 80027ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80027f0:	f023 030a 	bic.w	r3, r3, #10
 80027f4:	b29a      	uxth	r2, r3
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	881b      	ldrh	r3, [r3, #0]
 80027fe:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002802:	b29a      	uxth	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	801a      	strh	r2, [r3, #0]
					break;}
 8002808:	e19f      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'F':{
					*pa &= ~(seg_A_pa_Pin |  seg_E_pa_Pin | seg_F_pa_Pin);
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	881b      	ldrh	r3, [r3, #0]
 800280e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002812:	f023 030a 	bic.w	r3, r3, #10
 8002816:	b29a      	uxth	r2, r3
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	801a      	strh	r2, [r3, #0]
					*pb &= ~( seg_G_pb_Pin);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	881b      	ldrh	r3, [r3, #0]
 8002820:	f023 0310 	bic.w	r3, r3, #16
 8002824:	b29a      	uxth	r2, r3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	801a      	strh	r2, [r3, #0]
					break;}
 800282a:	e18e      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'G':{
					*pa &= ~(seg_A_pa_Pin |  seg_C_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	881b      	ldrh	r3, [r3, #0]
 8002830:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 8002834:	f023 030a 	bic.w	r3, r3, #10
 8002838:	b29a      	uxth	r2, r3
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin );
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	881b      	ldrh	r3, [r3, #0]
 8002842:	f023 0320 	bic.w	r3, r3, #32
 8002846:	b29a      	uxth	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	801a      	strh	r2, [r3, #0]
					break;}
 800284c:	e17d      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'H':{
					*pa &= ~(seg_B_pa_Pin | seg_C_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	881b      	ldrh	r3, [r3, #0]
 8002852:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 8002856:	f023 0309 	bic.w	r3, r3, #9
 800285a:	b29a      	uxth	r2, r3
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	801a      	strh	r2, [r3, #0]
					*pb &= ~( seg_G_pb_Pin);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	881b      	ldrh	r3, [r3, #0]
 8002864:	f023 0310 	bic.w	r3, r3, #16
 8002868:	b29a      	uxth	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	801a      	strh	r2, [r3, #0]
					break;}
 800286e:	e16c      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'h':{
					*pa &= ~( seg_C_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	881b      	ldrh	r3, [r3, #0]
 8002874:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 8002878:	f023 0308 	bic.w	r3, r3, #8
 800287c:	b29a      	uxth	r2, r3
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	801a      	strh	r2, [r3, #0]
					*pb &= ~( seg_G_pb_Pin);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	881b      	ldrh	r3, [r3, #0]
 8002886:	f023 0310 	bic.w	r3, r3, #16
 800288a:	b29a      	uxth	r2, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	801a      	strh	r2, [r3, #0]
					break;}
 8002890:	e15b      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'I':{
					*pa &= ~( seg_E_pa_Pin | seg_F_pa_Pin);
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	881b      	ldrh	r3, [r3, #0]
 8002896:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800289a:	f023 0308 	bic.w	r3, r3, #8
 800289e:	b29a      	uxth	r2, r3
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	801a      	strh	r2, [r3, #0]
					// *pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
					break;}
 80028a4:	e151      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'J':{
					*pa &= ~( seg_B_pa_Pin | seg_C_pa_Pin | seg_E_pa_Pin );
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	881b      	ldrh	r3, [r3, #0]
 80028aa:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 80028ae:	f023 0301 	bic.w	r3, r3, #1
 80028b2:	b29a      	uxth	r2, r3
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin );
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	881b      	ldrh	r3, [r3, #0]
 80028bc:	f023 0320 	bic.w	r3, r3, #32
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	801a      	strh	r2, [r3, #0]
					break;}
 80028c6:	e140      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'L':{
					*pa &= ~(seg_E_pa_Pin | seg_F_pa_Pin);
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	881b      	ldrh	r3, [r3, #0]
 80028cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80028d0:	f023 0308 	bic.w	r3, r3, #8
 80028d4:	b29a      	uxth	r2, r3
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin );
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	881b      	ldrh	r3, [r3, #0]
 80028de:	f023 0320 	bic.w	r3, r3, #32
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	801a      	strh	r2, [r3, #0]
					break;}
 80028e8:	e12f      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'n':{
					*pa &= ~( seg_C_pa_Pin | seg_E_pa_Pin );
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	881b      	ldrh	r3, [r3, #0]
 80028ee:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	801a      	strh	r2, [r3, #0]
					*pb &= ~( seg_G_pb_Pin);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	881b      	ldrh	r3, [r3, #0]
 80028fc:	f023 0310 	bic.w	r3, r3, #16
 8002900:	b29a      	uxth	r2, r3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	801a      	strh	r2, [r3, #0]
					break;}
 8002906:	e120      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'O':{
					*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin | seg_C_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	881b      	ldrh	r3, [r3, #0]
 800290c:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 8002910:	f023 030b 	bic.w	r3, r3, #11
 8002914:	b29a      	uxth	r2, r3
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin );
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	881b      	ldrh	r3, [r3, #0]
 800291e:	f023 0320 	bic.w	r3, r3, #32
 8002922:	b29a      	uxth	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	801a      	strh	r2, [r3, #0]
					break;}
 8002928:	e10f      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'o':{
					*pa &= ~( seg_C_pa_Pin | seg_E_pa_Pin );
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	881b      	ldrh	r3, [r3, #0]
 800292e:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 8002932:	b29a      	uxth	r2, r3
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	881b      	ldrh	r3, [r3, #0]
 800293c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002940:	b29a      	uxth	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	801a      	strh	r2, [r3, #0]
					break;}
 8002946:	e100      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'P':{
					*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin  | seg_E_pa_Pin | seg_F_pa_Pin);
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002950:	f023 030b 	bic.w	r3, r3, #11
 8002954:	b29a      	uxth	r2, r3
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	801a      	strh	r2, [r3, #0]
					*pb &= ~( seg_G_pb_Pin);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	881b      	ldrh	r3, [r3, #0]
 800295e:	f023 0310 	bic.w	r3, r3, #16
 8002962:	b29a      	uxth	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	801a      	strh	r2, [r3, #0]
					break;}
 8002968:	e0ef      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'q':{
					*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin | seg_C_pa_Pin | seg_F_pa_Pin);
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	881b      	ldrh	r3, [r3, #0]
 800296e:	f423 7385 	bic.w	r3, r3, #266	; 0x10a
 8002972:	f023 0301 	bic.w	r3, r3, #1
 8002976:	b29a      	uxth	r2, r3
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	801a      	strh	r2, [r3, #0]
					*pb &= ~( seg_G_pb_Pin);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	881b      	ldrh	r3, [r3, #0]
 8002980:	f023 0310 	bic.w	r3, r3, #16
 8002984:	b29a      	uxth	r2, r3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	801a      	strh	r2, [r3, #0]
					break;}
 800298a:	e0de      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'r':{
					*pa &= ~( seg_E_pa_Pin );
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	881b      	ldrh	r3, [r3, #0]
 8002990:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002994:	b29a      	uxth	r2, r3
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_G_pb_Pin);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	881b      	ldrh	r3, [r3, #0]
 800299e:	f023 0310 	bic.w	r3, r3, #16
 80029a2:	b29a      	uxth	r2, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	801a      	strh	r2, [r3, #0]
					break;}
 80029a8:	e0cf      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'S':{
					*pa &= ~(seg_A_pa_Pin | seg_C_pa_Pin  | seg_F_pa_Pin);
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	881b      	ldrh	r3, [r3, #0]
 80029ae:	f423 7385 	bic.w	r3, r3, #266	; 0x10a
 80029b2:	b29a      	uxth	r2, r3
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	881b      	ldrh	r3, [r3, #0]
 80029bc:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80029c0:	b29a      	uxth	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	801a      	strh	r2, [r3, #0]
					break;}
 80029c6:	e0c0      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 't':{
					*pa &= ~( seg_E_pa_Pin | seg_F_pa_Pin);
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	881b      	ldrh	r3, [r3, #0]
 80029cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80029d0:	f023 0308 	bic.w	r3, r3, #8
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	881b      	ldrh	r3, [r3, #0]
 80029de:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	801a      	strh	r2, [r3, #0]
					break;}
 80029e8:	e0af      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'U':{
					*pa &= ~(  seg_B_pa_Pin | seg_C_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	881b      	ldrh	r3, [r3, #0]
 80029ee:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 80029f2:	f023 0309 	bic.w	r3, r3, #9
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin );
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	881b      	ldrh	r3, [r3, #0]
 8002a00:	f023 0320 	bic.w	r3, r3, #32
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	801a      	strh	r2, [r3, #0]
					break;}
 8002a0a:	e09e      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'u':{
					*pa &= ~( seg_C_pa_Pin | seg_E_pa_Pin );
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	881b      	ldrh	r3, [r3, #0]
 8002a10:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 8002a14:	b29a      	uxth	r2, r3
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin );
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	881b      	ldrh	r3, [r3, #0]
 8002a1e:	f023 0320 	bic.w	r3, r3, #32
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	801a      	strh	r2, [r3, #0]
					break;}
 8002a28:	e08f      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'y':{
					*pa &= ~( seg_B_pa_Pin | seg_C_pa_Pin  | seg_F_pa_Pin);
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	f423 7384 	bic.w	r3, r3, #264	; 0x108
 8002a32:	f023 0301 	bic.w	r3, r3, #1
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	881b      	ldrh	r3, [r3, #0]
 8002a40:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	801a      	strh	r2, [r3, #0]
					break;}
 8002a4a:	e07e      	b.n	8002b4a <convert_char_to_7seg+0x6c2>

				//specials:
				case 'K':{
					*pa &= ~(seg_A_pa_Pin | seg_C_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	881b      	ldrh	r3, [r3, #0]
 8002a50:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 8002a54:	f023 030a 	bic.w	r3, r3, #10
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_G_pb_Pin);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	881b      	ldrh	r3, [r3, #0]
 8002a62:	f023 0310 	bic.w	r3, r3, #16
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	801a      	strh	r2, [r3, #0]
					break;}
 8002a6c:	e06d      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'M':{
					*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin | seg_F_pa_Pin);
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	881b      	ldrh	r3, [r3, #0]
 8002a72:	f023 030b 	bic.w	r3, r3, #11
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin );
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	881b      	ldrh	r3, [r3, #0]
 8002a80:	f023 0320 	bic.w	r3, r3, #32
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	801a      	strh	r2, [r3, #0]
					break;}
 8002a8a:	e05e      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'V':{
					*pa &= ~( seg_B_pa_Pin |   seg_F_pa_Pin);
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	881b      	ldrh	r3, [r3, #0]
 8002a90:	f023 0309 	bic.w	r3, r3, #9
 8002a94:	b29a      	uxth	r2, r3
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin );
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	881b      	ldrh	r3, [r3, #0]
 8002a9e:	f023 0320 	bic.w	r3, r3, #32
 8002aa2:	b29a      	uxth	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	801a      	strh	r2, [r3, #0]
					break;}
 8002aa8:	e04f      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'W':{
					*pa &= ~( seg_B_pa_Pin | seg_C_pa_Pin | seg_E_pa_Pin | seg_F_pa_Pin);
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	881b      	ldrh	r3, [r3, #0]
 8002aae:	f423 6310 	bic.w	r3, r3, #2304	; 0x900
 8002ab2:	f023 0309 	bic.w	r3, r3, #9
 8002ab6:	b29a      	uxth	r2, r3
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	881b      	ldrh	r3, [r3, #0]
 8002ac0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	801a      	strh	r2, [r3, #0]
					break;}
 8002aca:	e03e      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'X':{
					*pa &= ~(seg_A_pa_Pin  );
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	881b      	ldrh	r3, [r3, #0]
 8002ad0:	f023 0302 	bic.w	r3, r3, #2
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	881b      	ldrh	r3, [r3, #0]
 8002ade:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002ae2:	b29a      	uxth	r2, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	801a      	strh	r2, [r3, #0]
					break;}
 8002ae8:	e02f      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case 'Z':{
					*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin    | seg_E_pa_Pin);
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	881b      	ldrh	r3, [r3, #0]
 8002aee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002af2:	f023 0303 	bic.w	r3, r3, #3
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	801a      	strh	r2, [r3, #0]
					*pb &= ~(seg_D_pb_Pin | seg_G_pb_Pin);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	881b      	ldrh	r3, [r3, #0]
 8002b00:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002b04:	b29a      	uxth	r2, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	801a      	strh	r2, [r3, #0]
					break;}
 8002b0a:	e01e      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case '_':{
					//*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin    | seg_E_pa_Pin);
					*pb &= ~(seg_D_pb_Pin );
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	f023 0320 	bic.w	r3, r3, #32
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	801a      	strh	r2, [r3, #0]
					break;}
 8002b1a:	e016      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case '-':{
					//*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin    | seg_E_pa_Pin);
					*pb &= ~(seg_G_pb_Pin );
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	f023 0310 	bic.w	r3, r3, #16
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	801a      	strh	r2, [r3, #0]
					break;}
 8002b2a:	e00e      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				case '.':{
					//pb -=1;pa-=1;//
					//*pa &= ~(seg_A_pa_Pin | seg_B_pa_Pin    | seg_E_pa_Pin);
					*pb &= ~(seg_DP_pb_Pin );
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	881b      	ldrh	r3, [r3, #0]
 8002b30:	f023 0302 	bic.w	r3, r3, #2
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	801a      	strh	r2, [r3, #0]
					break;}
 8002b3a:	e006      	b.n	8002b4a <convert_char_to_7seg+0x6c2>
				default:
					*pb &=~seg_DP_pb_Pin;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	881b      	ldrh	r3, [r3, #0]
 8002b40:	f023 0302 	bic.w	r3, r3, #2
 8002b44:	b29a      	uxth	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	801a      	strh	r2, [r3, #0]
				}*/


			}

}
 8002b4a:	bf00      	nop
 8002b4c:	3714      	adds	r7, #20
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop

08002b58 <convert_str_to_7seg>:

void convert_str_to_7seg(uint8_t *from, uint16_t *pa,uint16_t *pb,uint16_t max){
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
 8002b64:	807b      	strh	r3, [r7, #2]
	uint16_t cnt=0;//,mask_a=0,mask_b=0;
 8002b66:	2300      	movs	r3, #0
 8002b68:	82fb      	strh	r3, [r7, #22]
	for (cnt=0;cnt<max;cnt++){
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	82fb      	strh	r3, [r7, #22]
 8002b6e:	e022      	b.n	8002bb6 <convert_str_to_7seg+0x5e>
		convert_char_to_7seg(*from,pa,pb);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	68b9      	ldr	r1, [r7, #8]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff fc85 	bl	8002488 <convert_char_to_7seg>
		if (*from == '.')
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	2b2e      	cmp	r3, #46	; 0x2e
 8002b84:	d10b      	bne.n	8002b9e <convert_str_to_7seg+0x46>
			{pa-=1;pb-=1;size_buff--;}
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	3b02      	subs	r3, #2
 8002b8a:	60bb      	str	r3, [r7, #8]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	3b02      	subs	r3, #2
 8002b90:	607b      	str	r3, [r7, #4]
 8002b92:	4b0d      	ldr	r3, [pc, #52]	; (8002bc8 <convert_str_to_7seg+0x70>)
 8002b94:	881b      	ldrh	r3, [r3, #0]
 8002b96:	3b01      	subs	r3, #1
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	4b0b      	ldr	r3, [pc, #44]	; (8002bc8 <convert_str_to_7seg+0x70>)
 8002b9c:	801a      	strh	r2, [r3, #0]
		pa+=1;pb+=1;from+=1;
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	3302      	adds	r3, #2
 8002ba2:	60bb      	str	r3, [r7, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3302      	adds	r3, #2
 8002ba8:	607b      	str	r3, [r7, #4]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	3301      	adds	r3, #1
 8002bae:	60fb      	str	r3, [r7, #12]
	for (cnt=0;cnt<max;cnt++){
 8002bb0:	8afb      	ldrh	r3, [r7, #22]
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	82fb      	strh	r3, [r7, #22]
 8002bb6:	8afa      	ldrh	r2, [r7, #22]
 8002bb8:	887b      	ldrh	r3, [r7, #2]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d3d8      	bcc.n	8002b70 <convert_str_to_7seg+0x18>
	}
}
 8002bbe:	bf00      	nop
 8002bc0:	3718      	adds	r7, #24
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	2000008e 	.word	0x2000008e
 8002bcc:	00000000 	.word	0x00000000

08002bd0 <calculate_altitude>:

void calculate_altitude(uint8_t avg){
 8002bd0:	b5b0      	push	{r4, r5, r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	71fb      	strb	r3, [r7, #7]
	float temp;
	//float temperature=0.0;
	//float pressure=0.0;
	temp=((273.15+temperature)*(pow(pressure/1013.15,1.0/5.257)-1.0))/0.0065;
 8002bda:	4b35      	ldr	r3, [pc, #212]	; (8002cb0 <calculate_altitude+0xe0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7fd fc56 	bl	8000490 <__aeabi_f2d>
 8002be4:	a32a      	add	r3, pc, #168	; (adr r3, 8002c90 <calculate_altitude+0xc0>)
 8002be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bea:	f7fd faf3 	bl	80001d4 <__adddf3>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	460c      	mov	r4, r1
 8002bf2:	4625      	mov	r5, r4
 8002bf4:	461c      	mov	r4, r3
 8002bf6:	4b2f      	ldr	r3, [pc, #188]	; (8002cb4 <calculate_altitude+0xe4>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7fd fc48 	bl	8000490 <__aeabi_f2d>
 8002c00:	a325      	add	r3, pc, #148	; (adr r3, 8002c98 <calculate_altitude+0xc8>)
 8002c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c06:	f7fd fdc5 	bl	8000794 <__aeabi_ddiv>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	ec43 2b17 	vmov	d7, r2, r3
 8002c12:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8002ca0 <calculate_altitude+0xd0>
 8002c16:	eeb0 0a47 	vmov.f32	s0, s14
 8002c1a:	eef0 0a67 	vmov.f32	s1, s15
 8002c1e:	f001 f9e7 	bl	8003ff0 <pow>
 8002c22:	ec51 0b10 	vmov	r0, r1, d0
 8002c26:	f04f 0200 	mov.w	r2, #0
 8002c2a:	4b23      	ldr	r3, [pc, #140]	; (8002cb8 <calculate_altitude+0xe8>)
 8002c2c:	f7fd fad0 	bl	80001d0 <__aeabi_dsub>
 8002c30:	4602      	mov	r2, r0
 8002c32:	460b      	mov	r3, r1
 8002c34:	4620      	mov	r0, r4
 8002c36:	4629      	mov	r1, r5
 8002c38:	f7fd fc82 	bl	8000540 <__aeabi_dmul>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	460c      	mov	r4, r1
 8002c40:	4618      	mov	r0, r3
 8002c42:	4621      	mov	r1, r4
 8002c44:	a318      	add	r3, pc, #96	; (adr r3, 8002ca8 <calculate_altitude+0xd8>)
 8002c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c4a:	f7fd fda3 	bl	8000794 <__aeabi_ddiv>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	460c      	mov	r4, r1
 8002c52:	4618      	mov	r0, r3
 8002c54:	4621      	mov	r1, r4
 8002c56:	f7fd ff23 	bl	8000aa0 <__aeabi_d2f>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	60fb      	str	r3, [r7, #12]
	if (avg){
 8002c5e:	79fb      	ldrb	r3, [r7, #7]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d00e      	beq.n	8002c82 <calculate_altitude+0xb2>
		altitude=(temp+altitude)/2.0;
 8002c64:	4b15      	ldr	r3, [pc, #84]	; (8002cbc <calculate_altitude+0xec>)
 8002c66:	ed93 7a00 	vldr	s14, [r3]
 8002c6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c6e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c72:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002c76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c7a:	4b10      	ldr	r3, [pc, #64]	; (8002cbc <calculate_altitude+0xec>)
 8002c7c:	edc3 7a00 	vstr	s15, [r3]
	}else{
		altitude=temp;
	}
}
 8002c80:	e002      	b.n	8002c88 <calculate_altitude+0xb8>
		altitude=temp;
 8002c82:	4a0e      	ldr	r2, [pc, #56]	; (8002cbc <calculate_altitude+0xec>)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6013      	str	r3, [r2, #0]
}
 8002c88:	bf00      	nop
 8002c8a:	3710      	adds	r7, #16
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bdb0      	pop	{r4, r5, r7, pc}
 8002c90:	66666666 	.word	0x66666666
 8002c94:	40711266 	.word	0x40711266
 8002c98:	33333333 	.word	0x33333333
 8002c9c:	408fa933 	.word	0x408fa933
 8002ca0:	7dee2d4a 	.word	0x7dee2d4a
 8002ca4:	3fc85936 	.word	0x3fc85936
 8002ca8:	76c8b439 	.word	0x76c8b439
 8002cac:	3f7a9fbe 	.word	0x3f7a9fbe
 8002cb0:	20000094 	.word	0x20000094
 8002cb4:	2000009c 	.word	0x2000009c
 8002cb8:	3ff00000 	.word	0x3ff00000
 8002cbc:	200000a0 	.word	0x200000a0

08002cc0 <start_tim17_with_IT>:

void start_tim17_with_IT(void){
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
	  LL_TIM_EnableIT_UPDATE(TIM17);
 8002cc4:	4805      	ldr	r0, [pc, #20]	; (8002cdc <start_tim17_with_IT+0x1c>)
 8002cc6:	f7fe fa23 	bl	8001110 <LL_TIM_EnableIT_UPDATE>
	  TIM17->CR1 |= TIM_CR1_CEN; // start timer
 8002cca:	4b04      	ldr	r3, [pc, #16]	; (8002cdc <start_tim17_with_IT+0x1c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a03      	ldr	r2, [pc, #12]	; (8002cdc <start_tim17_with_IT+0x1c>)
 8002cd0:	f043 0301 	orr.w	r3, r3, #1
 8002cd4:	6013      	str	r3, [r2, #0]
}
 8002cd6:	bf00      	nop
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	40014800 	.word	0x40014800

08002ce0 <start_tim16_with_IT>:

void start_tim16_with_IT(void){
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
	LL_TIM_EnableIT_UPDATE(TIM16);
 8002ce4:	4805      	ldr	r0, [pc, #20]	; (8002cfc <start_tim16_with_IT+0x1c>)
 8002ce6:	f7fe fa13 	bl	8001110 <LL_TIM_EnableIT_UPDATE>
	TIM16->CR1 |= TIM_CR1_CEN; // start timer
 8002cea:	4b04      	ldr	r3, [pc, #16]	; (8002cfc <start_tim16_with_IT+0x1c>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a03      	ldr	r2, [pc, #12]	; (8002cfc <start_tim16_with_IT+0x1c>)
 8002cf0:	f043 0301 	orr.w	r3, r3, #1
 8002cf4:	6013      	str	r3, [r2, #0]
}
 8002cf6:	bf00      	nop
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	40014400 	.word	0x40014400

08002d00 <multiplex_display_fcn>:

void multiplex_display_fcn(uint16_t offset,uint16_t max_offset){
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	4603      	mov	r3, r0
 8002d08:	460a      	mov	r2, r1
 8002d0a:	80fb      	strh	r3, [r7, #6]
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	80bb      	strh	r3, [r7, #4]
	//LL_GPIO_TogglePin(led_GPIO_Port, led_Pin);

	if (offset>max_offset){
 8002d10:	88fa      	ldrh	r2, [r7, #6]
 8002d12:	88bb      	ldrh	r3, [r7, #4]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d901      	bls.n	8002d1c <multiplex_display_fcn+0x1c>
		offset=max_offset;}
 8002d18:	88bb      	ldrh	r3, [r7, #4]
 8002d1a:	80fb      	strh	r3, [r7, #6]
	switch (active_display_digit){
 8002d1c:	4b3f      	ldr	r3, [pc, #252]	; (8002e1c <multiplex_display_fcn+0x11c>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b03      	cmp	r3, #3
 8002d22:	d867      	bhi.n	8002df4 <multiplex_display_fcn+0xf4>
 8002d24:	a201      	add	r2, pc, #4	; (adr r2, 8002d2c <multiplex_display_fcn+0x2c>)
 8002d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d2a:	bf00      	nop
 8002d2c:	08002d3d 	.word	0x08002d3d
 8002d30:	08002d65 	.word	0x08002d65
 8002d34:	08002d95 	.word	0x08002d95
 8002d38:	08002dc5 	.word	0x08002dc5
		case 0:{
			GPIOA->ODR = display_buffer_pa[offset];
 8002d3c:	88fb      	ldrh	r3, [r7, #6]
 8002d3e:	4a38      	ldr	r2, [pc, #224]	; (8002e20 <multiplex_display_fcn+0x120>)
 8002d40:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002d44:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002d48:	615a      	str	r2, [r3, #20]
			GPIOB->ODR = display_buffer_pb[offset];
 8002d4a:	88fb      	ldrh	r3, [r7, #6]
 8002d4c:	4a35      	ldr	r2, [pc, #212]	; (8002e24 <multiplex_display_fcn+0x124>)
 8002d4e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002d52:	4b35      	ldr	r3, [pc, #212]	; (8002e28 <multiplex_display_fcn+0x128>)
 8002d54:	615a      	str	r2, [r3, #20]
			//GPIOB->ODR =
			//	create_mask(display_buffer_pb[offset]);
			//GPIOA->ODR |= dig_0_pa_Pin;
			GPIOB->ODR |= dig_0_pb_Pin;
 8002d56:	4b34      	ldr	r3, [pc, #208]	; (8002e28 <multiplex_display_fcn+0x128>)
 8002d58:	695b      	ldr	r3, [r3, #20]
 8002d5a:	4a33      	ldr	r2, [pc, #204]	; (8002e28 <multiplex_display_fcn+0x128>)
 8002d5c:	f043 0301 	orr.w	r3, r3, #1
 8002d60:	6153      	str	r3, [r2, #20]
			//prevoius=display_buffer_pb[offset];
			break;}
 8002d62:	e047      	b.n	8002df4 <multiplex_display_fcn+0xf4>
		case 1:{
			GPIOA->ODR = display_buffer_pa[offset+1];
 8002d64:	88fb      	ldrh	r3, [r7, #6]
 8002d66:	3301      	adds	r3, #1
 8002d68:	4a2d      	ldr	r2, [pc, #180]	; (8002e20 <multiplex_display_fcn+0x120>)
 8002d6a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002d6e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002d72:	615a      	str	r2, [r3, #20]
			GPIOB->ODR = display_buffer_pb[offset+1];
 8002d74:	88fb      	ldrh	r3, [r7, #6]
 8002d76:	3301      	adds	r3, #1
 8002d78:	4a2a      	ldr	r2, [pc, #168]	; (8002e24 <multiplex_display_fcn+0x124>)
 8002d7a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002d7e:	4b2a      	ldr	r3, [pc, #168]	; (8002e28 <multiplex_display_fcn+0x128>)
 8002d80:	615a      	str	r2, [r3, #20]
			//GPIOB->ODR =
			//	create_mask(display_buffer_pb[offset+1]);
			GPIOA->ODR |= dig_1_pa_Pin;
 8002d82:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002d86:	695b      	ldr	r3, [r3, #20]
 8002d88:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002d8c:	f043 0310 	orr.w	r3, r3, #16
 8002d90:	6153      	str	r3, [r2, #20]
			//prevoius=display_buffer_pb[offset+1];
			break;}
 8002d92:	e02f      	b.n	8002df4 <multiplex_display_fcn+0xf4>
		case 2:{
			GPIOA->ODR = display_buffer_pa[offset+2];
 8002d94:	88fb      	ldrh	r3, [r7, #6]
 8002d96:	3302      	adds	r3, #2
 8002d98:	4a21      	ldr	r2, [pc, #132]	; (8002e20 <multiplex_display_fcn+0x120>)
 8002d9a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002d9e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002da2:	615a      	str	r2, [r3, #20]
			GPIOB->ODR = display_buffer_pb[offset+2];
 8002da4:	88fb      	ldrh	r3, [r7, #6]
 8002da6:	3302      	adds	r3, #2
 8002da8:	4a1e      	ldr	r2, [pc, #120]	; (8002e24 <multiplex_display_fcn+0x124>)
 8002daa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002dae:	4b1e      	ldr	r3, [pc, #120]	; (8002e28 <multiplex_display_fcn+0x128>)
 8002db0:	615a      	str	r2, [r3, #20]
			//GPIOB->ODR =
			//	create_mask(display_buffer_pb[offset+2]);
			GPIOA->ODR |= dig_2_pa_Pin;
 8002db2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002db6:	695b      	ldr	r3, [r3, #20]
 8002db8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002dbc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002dc0:	6153      	str	r3, [r2, #20]
			//prevoius=display_buffer_pb[offset+2];
			break;}
 8002dc2:	e017      	b.n	8002df4 <multiplex_display_fcn+0xf4>
		case 3:{
			GPIOA->ODR = display_buffer_pa[offset+3];
 8002dc4:	88fb      	ldrh	r3, [r7, #6]
 8002dc6:	3303      	adds	r3, #3
 8002dc8:	4a15      	ldr	r2, [pc, #84]	; (8002e20 <multiplex_display_fcn+0x120>)
 8002dca:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002dce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002dd2:	615a      	str	r2, [r3, #20]
			GPIOB->ODR = display_buffer_pb[offset+3];
 8002dd4:	88fb      	ldrh	r3, [r7, #6]
 8002dd6:	3303      	adds	r3, #3
 8002dd8:	4a12      	ldr	r2, [pc, #72]	; (8002e24 <multiplex_display_fcn+0x124>)
 8002dda:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002dde:	4b12      	ldr	r3, [pc, #72]	; (8002e28 <multiplex_display_fcn+0x128>)
 8002de0:	615a      	str	r2, [r3, #20]
			//GPIOB->ODR =
			//create_mask(display_buffer_pb[offset+3]);
			GPIOA->ODR |= dig_3_pa_Pin;
 8002de2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002de6:	695b      	ldr	r3, [r3, #20]
 8002de8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002dec:	f043 0304 	orr.w	r3, r3, #4
 8002df0:	6153      	str	r3, [r2, #20]
			//prevoius=display_buffer_pb[offset+3];
			break;}
 8002df2:	bf00      	nop
	}

	active_display_digit++;
 8002df4:	4b09      	ldr	r3, [pc, #36]	; (8002e1c <multiplex_display_fcn+0x11c>)
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	3301      	adds	r3, #1
 8002dfa:	b2da      	uxtb	r2, r3
 8002dfc:	4b07      	ldr	r3, [pc, #28]	; (8002e1c <multiplex_display_fcn+0x11c>)
 8002dfe:	701a      	strb	r2, [r3, #0]
	if (active_display_digit>=4)
 8002e00:	4b06      	ldr	r3, [pc, #24]	; (8002e1c <multiplex_display_fcn+0x11c>)
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	2b03      	cmp	r3, #3
 8002e06:	d902      	bls.n	8002e0e <multiplex_display_fcn+0x10e>
		active_display_digit=0;
 8002e08:	4b04      	ldr	r3, [pc, #16]	; (8002e1c <multiplex_display_fcn+0x11c>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	701a      	strb	r2, [r3, #0]

}
 8002e0e:	bf00      	nop
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	2000008d 	.word	0x2000008d
 8002e20:	20000144 	.word	0x20000144
 8002e24:	200000c4 	.word	0x200000c4
 8002e28:	48000400 	.word	0x48000400

08002e2c <test_push_button_state>:

uint8_t test_push_button_state(uint16_t max_test){
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	4603      	mov	r3, r0
 8002e34:	80fb      	strh	r3, [r7, #6]
	uint16_t cnt;
	for (cnt=0; cnt<=max_test;cnt++){
 8002e36:	2300      	movs	r3, #0
 8002e38:	81fb      	strh	r3, [r7, #14]
 8002e3a:	e00a      	b.n	8002e52 <test_push_button_state+0x26>
		//if((push_button_irq3_GPIO_Port->IDR & push_button_irq3_Pin)){
		if((push_button_irq3_GPIO_Port->IDR & push_button_irq3_Pin)==0x0){
 8002e3c:	4b0a      	ldr	r3, [pc, #40]	; (8002e68 <test_push_button_state+0x3c>)
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	f003 0308 	and.w	r3, r3, #8
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d101      	bne.n	8002e4c <test_push_button_state+0x20>
			return(0);
 8002e48:	2300      	movs	r3, #0
 8002e4a:	e007      	b.n	8002e5c <test_push_button_state+0x30>
	for (cnt=0; cnt<=max_test;cnt++){
 8002e4c:	89fb      	ldrh	r3, [r7, #14]
 8002e4e:	3301      	adds	r3, #1
 8002e50:	81fb      	strh	r3, [r7, #14]
 8002e52:	89fa      	ldrh	r2, [r7, #14]
 8002e54:	88fb      	ldrh	r3, [r7, #6]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d9f0      	bls.n	8002e3c <test_push_button_state+0x10>
		}
	}
	return(255);
 8002e5a:	23ff      	movs	r3, #255	; 0xff
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	48000400 	.word	0x48000400

08002e6c <LL_I2C_IsActiveFlag_RXNE>:
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	f003 0304 	and.w	r3, r3, #4
 8002e7c:	2b04      	cmp	r3, #4
 8002e7e:	d101      	bne.n	8002e84 <LL_I2C_IsActiveFlag_RXNE+0x18>
 8002e80:	2301      	movs	r3, #1
 8002e82:	e000      	b.n	8002e86 <LL_I2C_IsActiveFlag_RXNE+0x1a>
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	370c      	adds	r7, #12
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr

08002e92 <LL_I2C_ReceiveData8>:
{
 8002e92:	b480      	push	{r7}
 8002e94:	b083      	sub	sp, #12
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9e:	b2db      	uxtb	r3, r3
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8002eb4:	4b07      	ldr	r3, [pc, #28]	; (8002ed4 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8002eb6:	695a      	ldr	r2, [r3, #20]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4013      	ands	r3, r2
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	bf0c      	ite	eq
 8002ec2:	2301      	moveq	r3, #1
 8002ec4:	2300      	movne	r3, #0
 8002ec6:	b2db      	uxtb	r3, r3
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	40010400 	.word	0x40010400

08002ed8 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8002ee0:	4a04      	ldr	r2, [pc, #16]	; (8002ef4 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6153      	str	r3, [r2, #20]
}
 8002ee6:	bf00      	nop
 8002ee8:	370c      	adds	r7, #12
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	40010400 	.word	0x40010400

08002ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002efc:	bf00      	nop
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr

08002f06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f06:	b480      	push	{r7}
 8002f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f0a:	e7fe      	b.n	8002f0a <HardFault_Handler+0x4>

08002f0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f10:	e7fe      	b.n	8002f10 <MemManage_Handler+0x4>

08002f12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f12:	b480      	push	{r7}
 8002f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f16:	e7fe      	b.n	8002f16 <BusFault_Handler+0x4>

08002f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f1c:	e7fe      	b.n	8002f1c <UsageFault_Handler+0x4>

08002f1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f22:	bf00      	nop
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f30:	bf00      	nop
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr

08002f3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f3e:	bf00      	nop
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f4c:	bf00      	nop
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
	...

08002f58 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	EXTI->PR |= (EXTI_PR_PIF3);
 8002f5c:	4b0b      	ldr	r3, [pc, #44]	; (8002f8c <EXTI3_IRQHandler+0x34>)
 8002f5e:	695b      	ldr	r3, [r3, #20]
 8002f60:	4a0a      	ldr	r2, [pc, #40]	; (8002f8c <EXTI3_IRQHandler+0x34>)
 8002f62:	f043 0308 	orr.w	r3, r3, #8
 8002f66:	6153      	str	r3, [r2, #20]
	mode |= push_button_pushed;
 8002f68:	4b09      	ldr	r3, [pc, #36]	; (8002f90 <EXTI3_IRQHandler+0x38>)
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f70:	b2da      	uxtb	r2, r3
 8002f72:	4b07      	ldr	r3, [pc, #28]	; (8002f90 <EXTI3_IRQHandler+0x38>)
 8002f74:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI3_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_3) != RESET)
 8002f76:	2008      	movs	r0, #8
 8002f78:	f7ff ff98 	bl	8002eac <LL_EXTI_IsActiveFlag_0_31>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d002      	beq.n	8002f88 <EXTI3_IRQHandler+0x30>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_3);
 8002f82:	2008      	movs	r0, #8
 8002f84:	f7ff ffa8 	bl	8002ed8 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_3 */
  }
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002f88:	bf00      	nop
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40010400 	.word	0x40010400
 8002f90:	2000008c 	.word	0x2000008c

08002f94 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	mode |= shift_display;		// 500 ms delay to shift display
 8002f98:	4b08      	ldr	r3, [pc, #32]	; (8002fbc <TIM1_UP_TIM16_IRQHandler+0x28>)
 8002f9a:	781b      	ldrb	r3, [r3, #0]
 8002f9c:	f043 0302 	orr.w	r3, r3, #2
 8002fa0:	b2da      	uxtb	r2, r3
 8002fa2:	4b06      	ldr	r3, [pc, #24]	; (8002fbc <TIM1_UP_TIM16_IRQHandler+0x28>)
 8002fa4:	701a      	strb	r2, [r3, #0]
	TIM16->SR &=~(TIM_SR_UIF);
 8002fa6:	4b06      	ldr	r3, [pc, #24]	; (8002fc0 <TIM1_UP_TIM16_IRQHandler+0x2c>)
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	4a05      	ldr	r2, [pc, #20]	; (8002fc0 <TIM1_UP_TIM16_IRQHandler+0x2c>)
 8002fac:	f023 0301 	bic.w	r3, r3, #1
 8002fb0:	6113      	str	r3, [r2, #16]
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002fb2:	bf00      	nop
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr
 8002fbc:	2000008c 	.word	0x2000008c
 8002fc0:	40014400 	.word	0x40014400

08002fc4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	mode |= multiplex_display;	//1kHz multiplex display
 8002fc8:	4b08      	ldr	r3, [pc, #32]	; (8002fec <TIM1_TRG_COM_TIM17_IRQHandler+0x28>)
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	f043 0301 	orr.w	r3, r3, #1
 8002fd0:	b2da      	uxtb	r2, r3
 8002fd2:	4b06      	ldr	r3, [pc, #24]	; (8002fec <TIM1_TRG_COM_TIM17_IRQHandler+0x28>)
 8002fd4:	701a      	strb	r2, [r3, #0]
	TIM17->SR &=~(TIM_SR_UIF);
 8002fd6:	4b06      	ldr	r3, [pc, #24]	; (8002ff0 <TIM1_TRG_COM_TIM17_IRQHandler+0x2c>)
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	4a05      	ldr	r2, [pc, #20]	; (8002ff0 <TIM1_TRG_COM_TIM17_IRQHandler+0x2c>)
 8002fdc:	f023 0301 	bic.w	r3, r3, #1
 8002fe0:	6113      	str	r3, [r2, #16]
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8002fe2:	bf00      	nop
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr
 8002fec:	2000008c 	.word	0x2000008c
 8002ff0:	40014800 	.word	0x40014800

08002ff4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXT line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8002ff4:	b598      	push	{r3, r4, r7, lr}
 8002ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */
	/* Check RXNE flag value in ISR register */
	if(LL_I2C_IsActiveFlag_RXNE(I2C1))
 8002ff8:	4812      	ldr	r0, [pc, #72]	; (8003044 <I2C1_EV_IRQHandler+0x50>)
 8002ffa:	f7ff ff37 	bl	8002e6c <LL_I2C_IsActiveFlag_RXNE>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d01c      	beq.n	800303e <I2C1_EV_IRQHandler+0x4a>
	{
		/* Call function Master Reception Callback */
		aReceiveBuffer_read[ubReceiveIndex++] = LL_I2C_ReceiveData8(I2C1);
 8003004:	4b10      	ldr	r3, [pc, #64]	; (8003048 <I2C1_EV_IRQHandler+0x54>)
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	4b10      	ldr	r3, [pc, #64]	; (800304c <I2C1_EV_IRQHandler+0x58>)
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	b2db      	uxtb	r3, r3
 800300e:	1c59      	adds	r1, r3, #1
 8003010:	b2c8      	uxtb	r0, r1
 8003012:	490e      	ldr	r1, [pc, #56]	; (800304c <I2C1_EV_IRQHandler+0x58>)
 8003014:	7008      	strb	r0, [r1, #0]
 8003016:	18d4      	adds	r4, r2, r3
 8003018:	480a      	ldr	r0, [pc, #40]	; (8003044 <I2C1_EV_IRQHandler+0x50>)
 800301a:	f7ff ff3a 	bl	8002e92 <LL_I2C_ReceiveData8>
 800301e:	4603      	mov	r3, r0
 8003020:	7023      	strb	r3, [r4, #0]
		(ubReceiveIndex > 19) ? ubReceiveIndex = 0 : ubReceiveIndex;
 8003022:	4b0a      	ldr	r3, [pc, #40]	; (800304c <I2C1_EV_IRQHandler+0x58>)
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	b2db      	uxtb	r3, r3
 8003028:	2b13      	cmp	r3, #19
 800302a:	d903      	bls.n	8003034 <I2C1_EV_IRQHandler+0x40>
 800302c:	4b07      	ldr	r3, [pc, #28]	; (800304c <I2C1_EV_IRQHandler+0x58>)
 800302e:	2200      	movs	r2, #0
 8003030:	701a      	strb	r2, [r3, #0]
 8003032:	e001      	b.n	8003038 <I2C1_EV_IRQHandler+0x44>
 8003034:	4b05      	ldr	r3, [pc, #20]	; (800304c <I2C1_EV_IRQHandler+0x58>)
 8003036:	781b      	ldrb	r3, [r3, #0]
		end_of_read_flag = 0;
 8003038:	4b05      	ldr	r3, [pc, #20]	; (8003050 <I2C1_EV_IRQHandler+0x5c>)
 800303a:	2200      	movs	r2, #0
 800303c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END I2C1_EV_IRQn 0 */

  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800303e:	bf00      	nop
 8003040:	bd98      	pop	{r3, r4, r7, pc}
 8003042:	bf00      	nop
 8003044:	40005400 	.word	0x40005400
 8003048:	20000208 	.word	0x20000208
 800304c:	200000b5 	.word	0x200000b5
 8003050:	200000b4 	.word	0x200000b4

08003054 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003058:	4b06      	ldr	r3, [pc, #24]	; (8003074 <SystemInit+0x20>)
 800305a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800305e:	4a05      	ldr	r2, [pc, #20]	; (8003074 <SystemInit+0x20>)
 8003060:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003064:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003068:	bf00      	nop
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	e000ed00 	.word	0xe000ed00

08003078 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003078:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030b0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800307c:	480d      	ldr	r0, [pc, #52]	; (80030b4 <LoopForever+0x6>)
  ldr r1, =_edata
 800307e:	490e      	ldr	r1, [pc, #56]	; (80030b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003080:	4a0e      	ldr	r2, [pc, #56]	; (80030bc <LoopForever+0xe>)
  movs r3, #0
 8003082:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003084:	e002      	b.n	800308c <LoopCopyDataInit>

08003086 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003086:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003088:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800308a:	3304      	adds	r3, #4

0800308c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800308c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800308e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003090:	d3f9      	bcc.n	8003086 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003092:	4a0b      	ldr	r2, [pc, #44]	; (80030c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003094:	4c0b      	ldr	r4, [pc, #44]	; (80030c4 <LoopForever+0x16>)
  movs r3, #0
 8003096:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003098:	e001      	b.n	800309e <LoopFillZerobss>

0800309a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800309a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800309c:	3204      	adds	r2, #4

0800309e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800309e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030a0:	d3fb      	bcc.n	800309a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80030a2:	f7ff ffd7 	bl	8003054 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80030a6:	f000 fd8b 	bl	8003bc0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80030aa:	f7fe f8ad 	bl	8001208 <main>

080030ae <LoopForever>:

LoopForever:
    b LoopForever
 80030ae:	e7fe      	b.n	80030ae <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80030b0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80030b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030b8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80030bc:	08005170 	.word	0x08005170
  ldr r2, =_sbss
 80030c0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80030c4:	2000020c 	.word	0x2000020c

080030c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80030c8:	e7fe      	b.n	80030c8 <ADC1_2_IRQHandler>
	...

080030cc <LL_EXTI_EnableIT_0_31>:
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80030d4:	4b05      	ldr	r3, [pc, #20]	; (80030ec <LL_EXTI_EnableIT_0_31+0x20>)
 80030d6:	681a      	ldr	r2, [r3, #0]
 80030d8:	4904      	ldr	r1, [pc, #16]	; (80030ec <LL_EXTI_EnableIT_0_31+0x20>)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4313      	orrs	r3, r2
 80030de:	600b      	str	r3, [r1, #0]
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	40010400 	.word	0x40010400

080030f0 <LL_EXTI_EnableIT_32_63>:
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80030f8:	4b05      	ldr	r3, [pc, #20]	; (8003110 <LL_EXTI_EnableIT_32_63+0x20>)
 80030fa:	6a1a      	ldr	r2, [r3, #32]
 80030fc:	4904      	ldr	r1, [pc, #16]	; (8003110 <LL_EXTI_EnableIT_32_63+0x20>)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4313      	orrs	r3, r2
 8003102:	620b      	str	r3, [r1, #32]
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	40010400 	.word	0x40010400

08003114 <LL_EXTI_DisableIT_0_31>:
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 800311c:	4b06      	ldr	r3, [pc, #24]	; (8003138 <LL_EXTI_DisableIT_0_31+0x24>)
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	43db      	mvns	r3, r3
 8003124:	4904      	ldr	r1, [pc, #16]	; (8003138 <LL_EXTI_DisableIT_0_31+0x24>)
 8003126:	4013      	ands	r3, r2
 8003128:	600b      	str	r3, [r1, #0]
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	40010400 	.word	0x40010400

0800313c <LL_EXTI_DisableIT_32_63>:
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8003144:	4b06      	ldr	r3, [pc, #24]	; (8003160 <LL_EXTI_DisableIT_32_63+0x24>)
 8003146:	6a1a      	ldr	r2, [r3, #32]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	43db      	mvns	r3, r3
 800314c:	4904      	ldr	r1, [pc, #16]	; (8003160 <LL_EXTI_DisableIT_32_63+0x24>)
 800314e:	4013      	ands	r3, r2
 8003150:	620b      	str	r3, [r1, #32]
}
 8003152:	bf00      	nop
 8003154:	370c      	adds	r7, #12
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	40010400 	.word	0x40010400

08003164 <LL_EXTI_EnableEvent_0_31>:
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 800316c:	4b05      	ldr	r3, [pc, #20]	; (8003184 <LL_EXTI_EnableEvent_0_31+0x20>)
 800316e:	685a      	ldr	r2, [r3, #4]
 8003170:	4904      	ldr	r1, [pc, #16]	; (8003184 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4313      	orrs	r3, r2
 8003176:	604b      	str	r3, [r1, #4]
}
 8003178:	bf00      	nop
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr
 8003184:	40010400 	.word	0x40010400

08003188 <LL_EXTI_EnableEvent_32_63>:
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8003190:	4b05      	ldr	r3, [pc, #20]	; (80031a8 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003192:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003194:	4904      	ldr	r1, [pc, #16]	; (80031a8 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4313      	orrs	r3, r2
 800319a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr
 80031a8:	40010400 	.word	0x40010400

080031ac <LL_EXTI_DisableEvent_0_31>:
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80031b4:	4b06      	ldr	r3, [pc, #24]	; (80031d0 <LL_EXTI_DisableEvent_0_31+0x24>)
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	43db      	mvns	r3, r3
 80031bc:	4904      	ldr	r1, [pc, #16]	; (80031d0 <LL_EXTI_DisableEvent_0_31+0x24>)
 80031be:	4013      	ands	r3, r2
 80031c0:	604b      	str	r3, [r1, #4]
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	40010400 	.word	0x40010400

080031d4 <LL_EXTI_DisableEvent_32_63>:
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80031dc:	4b06      	ldr	r3, [pc, #24]	; (80031f8 <LL_EXTI_DisableEvent_32_63+0x24>)
 80031de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	43db      	mvns	r3, r3
 80031e4:	4904      	ldr	r1, [pc, #16]	; (80031f8 <LL_EXTI_DisableEvent_32_63+0x24>)
 80031e6:	4013      	ands	r3, r2
 80031e8:	624b      	str	r3, [r1, #36]	; 0x24
}
 80031ea:	bf00      	nop
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
 80031f6:	bf00      	nop
 80031f8:	40010400 	.word	0x40010400

080031fc <LL_EXTI_EnableRisingTrig_0_31>:
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8003204:	4b05      	ldr	r3, [pc, #20]	; (800321c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003206:	689a      	ldr	r2, [r3, #8]
 8003208:	4904      	ldr	r1, [pc, #16]	; (800321c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4313      	orrs	r3, r2
 800320e:	608b      	str	r3, [r1, #8]
}
 8003210:	bf00      	nop
 8003212:	370c      	adds	r7, #12
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr
 800321c:	40010400 	.word	0x40010400

08003220 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8003228:	4b05      	ldr	r3, [pc, #20]	; (8003240 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800322a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800322c:	4904      	ldr	r1, [pc, #16]	; (8003240 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4313      	orrs	r3, r2
 8003232:	628b      	str	r3, [r1, #40]	; 0x28
}
 8003234:	bf00      	nop
 8003236:	370c      	adds	r7, #12
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr
 8003240:	40010400 	.word	0x40010400

08003244 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 800324c:	4b06      	ldr	r3, [pc, #24]	; (8003268 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800324e:	689a      	ldr	r2, [r3, #8]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	43db      	mvns	r3, r3
 8003254:	4904      	ldr	r1, [pc, #16]	; (8003268 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003256:	4013      	ands	r3, r2
 8003258:	608b      	str	r3, [r1, #8]
}
 800325a:	bf00      	nop
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	40010400 	.word	0x40010400

0800326c <LL_EXTI_DisableRisingTrig_32_63>:
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8003274:	4b06      	ldr	r3, [pc, #24]	; (8003290 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003276:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	43db      	mvns	r3, r3
 800327c:	4904      	ldr	r1, [pc, #16]	; (8003290 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800327e:	4013      	ands	r3, r2
 8003280:	628b      	str	r3, [r1, #40]	; 0x28
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	40010400 	.word	0x40010400

08003294 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 800329c:	4b05      	ldr	r3, [pc, #20]	; (80032b4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800329e:	68da      	ldr	r2, [r3, #12]
 80032a0:	4904      	ldr	r1, [pc, #16]	; (80032b4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	60cb      	str	r3, [r1, #12]
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr
 80032b4:	40010400 	.word	0x40010400

080032b8 <LL_EXTI_EnableFallingTrig_32_63>:
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80032c0:	4b05      	ldr	r3, [pc, #20]	; (80032d8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80032c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032c4:	4904      	ldr	r1, [pc, #16]	; (80032d8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr
 80032d8:	40010400 	.word	0x40010400

080032dc <LL_EXTI_DisableFallingTrig_0_31>:
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80032e4:	4b06      	ldr	r3, [pc, #24]	; (8003300 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80032e6:	68da      	ldr	r2, [r3, #12]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	43db      	mvns	r3, r3
 80032ec:	4904      	ldr	r1, [pc, #16]	; (8003300 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80032ee:	4013      	ands	r3, r2
 80032f0:	60cb      	str	r3, [r1, #12]
}
 80032f2:	bf00      	nop
 80032f4:	370c      	adds	r7, #12
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	40010400 	.word	0x40010400

08003304 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800330c:	4b06      	ldr	r3, [pc, #24]	; (8003328 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800330e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	43db      	mvns	r3, r3
 8003314:	4904      	ldr	r1, [pc, #16]	; (8003328 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003316:	4013      	ands	r3, r2
 8003318:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	40010400 	.word	0x40010400

0800332c <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8003334:	2300      	movs	r3, #0
 8003336:	73fb      	strb	r3, [r7, #15]
#endif
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	7a1b      	ldrb	r3, [r3, #8]
 800333c:	2b00      	cmp	r3, #0
 800333e:	f000 80c2 	beq.w	80034c6 <LL_EXTI_Init+0x19a>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d05b      	beq.n	8003402 <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	7a5b      	ldrb	r3, [r3, #9]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d00e      	beq.n	8003370 <LL_EXTI_Init+0x44>
 8003352:	2b02      	cmp	r3, #2
 8003354:	d017      	beq.n	8003386 <LL_EXTI_Init+0x5a>
 8003356:	2b00      	cmp	r3, #0
 8003358:	d120      	bne.n	800339c <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff ff24 	bl	80031ac <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4618      	mov	r0, r3
 800336a:	f7ff feaf 	bl	80030cc <LL_EXTI_EnableIT_0_31>
          break;
 800336e:	e018      	b.n	80033a2 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4618      	mov	r0, r3
 8003376:	f7ff fecd 	bl	8003114 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4618      	mov	r0, r3
 8003380:	f7ff fef0 	bl	8003164 <LL_EXTI_EnableEvent_0_31>
          break;
 8003384:	e00d      	b.n	80033a2 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4618      	mov	r0, r3
 800338c:	f7ff fe9e 	bl	80030cc <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f7ff fee5 	bl	8003164 <LL_EXTI_EnableEvent_0_31>
          break;
 800339a:	e002      	b.n	80033a2 <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	73fb      	strb	r3, [r7, #15]
          break;
 80033a0:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	7a9b      	ldrb	r3, [r3, #10]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d02b      	beq.n	8003402 <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	7a9b      	ldrb	r3, [r3, #10]
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d00e      	beq.n	80033d0 <LL_EXTI_Init+0xa4>
 80033b2:	2b03      	cmp	r3, #3
 80033b4:	d017      	beq.n	80033e6 <LL_EXTI_Init+0xba>
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d120      	bne.n	80033fc <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff ff8c 	bl	80032dc <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff ff17 	bl	80031fc <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80033ce:	e019      	b.n	8003404 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff ff35 	bl	8003244 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4618      	mov	r0, r3
 80033e0:	f7ff ff58 	bl	8003294 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80033e4:	e00e      	b.n	8003404 <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7ff ff06 	bl	80031fc <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7ff ff4d 	bl	8003294 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80033fa:	e003      	b.n	8003404 <LL_EXTI_Init+0xd8>
          default:
            status = ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	73fb      	strb	r3, [r7, #15]
            break;
 8003400:	e000      	b.n	8003404 <LL_EXTI_Init+0xd8>
        }
      }
 8003402:	bf00      	nop
    }
#if defined(EXTI_32_63_SUPPORT)
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d071      	beq.n	80034f0 <LL_EXTI_Init+0x1c4>
    {
      switch (EXTI_InitStruct->Mode)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	7a5b      	ldrb	r3, [r3, #9]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d00e      	beq.n	8003432 <LL_EXTI_Init+0x106>
 8003414:	2b02      	cmp	r3, #2
 8003416:	d017      	beq.n	8003448 <LL_EXTI_Init+0x11c>
 8003418:	2b00      	cmp	r3, #0
 800341a:	d120      	bne.n	800345e <LL_EXTI_Init+0x132>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	4618      	mov	r0, r3
 8003422:	f7ff fed7 	bl	80031d4 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	4618      	mov	r0, r3
 800342c:	f7ff fe60 	bl	80030f0 <LL_EXTI_EnableIT_32_63>
          break;
 8003430:	e018      	b.n	8003464 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	4618      	mov	r0, r3
 8003438:	f7ff fe80 	bl	800313c <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	4618      	mov	r0, r3
 8003442:	f7ff fea1 	bl	8003188 <LL_EXTI_EnableEvent_32_63>
          break;
 8003446:	e00d      	b.n	8003464 <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	4618      	mov	r0, r3
 800344e:	f7ff fe4f 	bl	80030f0 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	4618      	mov	r0, r3
 8003458:	f7ff fe96 	bl	8003188 <LL_EXTI_EnableEvent_32_63>
          break;
 800345c:	e002      	b.n	8003464 <LL_EXTI_Init+0x138>
        default:
          status = ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	73fb      	strb	r3, [r7, #15]
          break;
 8003462:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	7a9b      	ldrb	r3, [r3, #10]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d041      	beq.n	80034f0 <LL_EXTI_Init+0x1c4>
      {
        switch (EXTI_InitStruct->Trigger)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	7a9b      	ldrb	r3, [r3, #10]
 8003470:	2b02      	cmp	r3, #2
 8003472:	d00e      	beq.n	8003492 <LL_EXTI_Init+0x166>
 8003474:	2b03      	cmp	r3, #3
 8003476:	d017      	beq.n	80034a8 <LL_EXTI_Init+0x17c>
 8003478:	2b01      	cmp	r3, #1
 800347a:	d120      	bne.n	80034be <LL_EXTI_Init+0x192>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff ff3f 	bl	8003304 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff fec8 	bl	8003220 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8003490:	e02f      	b.n	80034f2 <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff fee8 	bl	800326c <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff ff09 	bl	80032b8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80034a6:	e024      	b.n	80034f2 <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7ff feb7 	bl	8003220 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff fefe 	bl	80032b8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80034bc:	e019      	b.n	80034f2 <LL_EXTI_Init+0x1c6>
          default:
            status = ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	73fb      	strb	r3, [r7, #15]
            break;
 80034c2:	bf00      	nop
 80034c4:	e015      	b.n	80034f2 <LL_EXTI_Init+0x1c6>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4618      	mov	r0, r3
 80034cc:	f7ff fe22 	bl	8003114 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7ff fe69 	bl	80031ac <LL_EXTI_DisableEvent_0_31>
#if defined(EXTI_32_63_SUPPORT)
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff fe2c 	bl	800313c <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7ff fe73 	bl	80031d4 <LL_EXTI_DisableEvent_32_63>
 80034ee:	e000      	b.n	80034f2 <LL_EXTI_Init+0x1c6>
      }
 80034f0:	bf00      	nop
#endif
  }
  return status;
 80034f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3710      	adds	r7, #16
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <LL_GPIO_SetPinMode>:
{
 80034fc:	b480      	push	{r7}
 80034fe:	b089      	sub	sp, #36	; 0x24
 8003500:	af00      	add	r7, sp, #0
 8003502:	60f8      	str	r0, [r7, #12]
 8003504:	60b9      	str	r1, [r7, #8]
 8003506:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	fa93 f3a3 	rbit	r3, r3
 8003516:	613b      	str	r3, [r7, #16]
  return result;
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	fab3 f383 	clz	r3, r3
 800351e:	b2db      	uxtb	r3, r3
 8003520:	005b      	lsls	r3, r3, #1
 8003522:	2103      	movs	r1, #3
 8003524:	fa01 f303 	lsl.w	r3, r1, r3
 8003528:	43db      	mvns	r3, r3
 800352a:	401a      	ands	r2, r3
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	fa93 f3a3 	rbit	r3, r3
 8003536:	61bb      	str	r3, [r7, #24]
  return result;
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	fab3 f383 	clz	r3, r3
 800353e:	b2db      	uxtb	r3, r3
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	6879      	ldr	r1, [r7, #4]
 8003544:	fa01 f303 	lsl.w	r3, r1, r3
 8003548:	431a      	orrs	r2, r3
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	601a      	str	r2, [r3, #0]
}
 800354e:	bf00      	nop
 8003550:	3724      	adds	r7, #36	; 0x24
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr

0800355a <LL_GPIO_SetPinOutputType>:
{
 800355a:	b480      	push	{r7}
 800355c:	b085      	sub	sp, #20
 800355e:	af00      	add	r7, sp, #0
 8003560:	60f8      	str	r0, [r7, #12]
 8003562:	60b9      	str	r1, [r7, #8]
 8003564:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	685a      	ldr	r2, [r3, #4]
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	43db      	mvns	r3, r3
 800356e:	401a      	ands	r2, r3
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	6879      	ldr	r1, [r7, #4]
 8003574:	fb01 f303 	mul.w	r3, r1, r3
 8003578:	431a      	orrs	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	605a      	str	r2, [r3, #4]
}
 800357e:	bf00      	nop
 8003580:	3714      	adds	r7, #20
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr

0800358a <LL_GPIO_SetPinSpeed>:
{
 800358a:	b480      	push	{r7}
 800358c:	b089      	sub	sp, #36	; 0x24
 800358e:	af00      	add	r7, sp, #0
 8003590:	60f8      	str	r0, [r7, #12]
 8003592:	60b9      	str	r1, [r7, #8]
 8003594:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	fa93 f3a3 	rbit	r3, r3
 80035a4:	613b      	str	r3, [r7, #16]
  return result;
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	fab3 f383 	clz	r3, r3
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	005b      	lsls	r3, r3, #1
 80035b0:	2103      	movs	r1, #3
 80035b2:	fa01 f303 	lsl.w	r3, r1, r3
 80035b6:	43db      	mvns	r3, r3
 80035b8:	401a      	ands	r2, r3
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	fa93 f3a3 	rbit	r3, r3
 80035c4:	61bb      	str	r3, [r7, #24]
  return result;
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	fab3 f383 	clz	r3, r3
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	6879      	ldr	r1, [r7, #4]
 80035d2:	fa01 f303 	lsl.w	r3, r1, r3
 80035d6:	431a      	orrs	r2, r3
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	609a      	str	r2, [r3, #8]
}
 80035dc:	bf00      	nop
 80035de:	3724      	adds	r7, #36	; 0x24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <LL_GPIO_SetPinPull>:
{
 80035e8:	b480      	push	{r7}
 80035ea:	b089      	sub	sp, #36	; 0x24
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	68da      	ldr	r2, [r3, #12]
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	fa93 f3a3 	rbit	r3, r3
 8003602:	613b      	str	r3, [r7, #16]
  return result;
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	fab3 f383 	clz	r3, r3
 800360a:	b2db      	uxtb	r3, r3
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	2103      	movs	r1, #3
 8003610:	fa01 f303 	lsl.w	r3, r1, r3
 8003614:	43db      	mvns	r3, r3
 8003616:	401a      	ands	r2, r3
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	fa93 f3a3 	rbit	r3, r3
 8003622:	61bb      	str	r3, [r7, #24]
  return result;
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	fab3 f383 	clz	r3, r3
 800362a:	b2db      	uxtb	r3, r3
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	6879      	ldr	r1, [r7, #4]
 8003630:	fa01 f303 	lsl.w	r3, r1, r3
 8003634:	431a      	orrs	r2, r3
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	60da      	str	r2, [r3, #12]
}
 800363a:	bf00      	nop
 800363c:	3724      	adds	r7, #36	; 0x24
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr

08003646 <LL_GPIO_SetAFPin_0_7>:
{
 8003646:	b480      	push	{r7}
 8003648:	b089      	sub	sp, #36	; 0x24
 800364a:	af00      	add	r7, sp, #0
 800364c:	60f8      	str	r0, [r7, #12]
 800364e:	60b9      	str	r1, [r7, #8]
 8003650:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6a1a      	ldr	r2, [r3, #32]
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	fa93 f3a3 	rbit	r3, r3
 8003660:	613b      	str	r3, [r7, #16]
  return result;
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	fab3 f383 	clz	r3, r3
 8003668:	b2db      	uxtb	r3, r3
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	210f      	movs	r1, #15
 800366e:	fa01 f303 	lsl.w	r3, r1, r3
 8003672:	43db      	mvns	r3, r3
 8003674:	401a      	ands	r2, r3
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	fa93 f3a3 	rbit	r3, r3
 8003680:	61bb      	str	r3, [r7, #24]
  return result;
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	fab3 f383 	clz	r3, r3
 8003688:	b2db      	uxtb	r3, r3
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	6879      	ldr	r1, [r7, #4]
 800368e:	fa01 f303 	lsl.w	r3, r1, r3
 8003692:	431a      	orrs	r2, r3
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	621a      	str	r2, [r3, #32]
}
 8003698:	bf00      	nop
 800369a:	3724      	adds	r7, #36	; 0x24
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <LL_GPIO_SetAFPin_8_15>:
{
 80036a4:	b480      	push	{r7}
 80036a6:	b089      	sub	sp, #36	; 0x24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	0a1b      	lsrs	r3, r3, #8
 80036b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	fa93 f3a3 	rbit	r3, r3
 80036c0:	613b      	str	r3, [r7, #16]
  return result;
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	fab3 f383 	clz	r3, r3
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	210f      	movs	r1, #15
 80036ce:	fa01 f303 	lsl.w	r3, r1, r3
 80036d2:	43db      	mvns	r3, r3
 80036d4:	401a      	ands	r2, r3
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	0a1b      	lsrs	r3, r3, #8
 80036da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	fa93 f3a3 	rbit	r3, r3
 80036e2:	61bb      	str	r3, [r7, #24]
  return result;
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	fab3 f383 	clz	r3, r3
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	fa01 f303 	lsl.w	r3, r1, r3
 80036f4:	431a      	orrs	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80036fa:	bf00      	nop
 80036fc:	3724      	adds	r7, #36	; 0x24
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr

08003706 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003706:	b580      	push	{r7, lr}
 8003708:	b088      	sub	sp, #32
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
 800370e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	fa93 f3a3 	rbit	r3, r3
 800371c:	613b      	str	r3, [r7, #16]
  return result;
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	fab3 f383 	clz	r3, r3
 8003724:	b2db      	uxtb	r3, r3
 8003726:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8003728:	e051      	b.n	80037ce <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	2101      	movs	r1, #1
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	fa01 f303 	lsl.w	r3, r1, r3
 8003736:	4013      	ands	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d043      	beq.n	80037c8 <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	2b01      	cmp	r3, #1
 8003746:	d003      	beq.n	8003750 <LL_GPIO_Init+0x4a>
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	2b02      	cmp	r3, #2
 800374e:	d10e      	bne.n	800376e <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	461a      	mov	r2, r3
 8003756:	69b9      	ldr	r1, [r7, #24]
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f7ff ff16 	bl	800358a <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	6819      	ldr	r1, [r3, #0]
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	461a      	mov	r2, r3
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f7ff fef6 	bl	800355a <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	461a      	mov	r2, r3
 8003774:	69b9      	ldr	r1, [r7, #24]
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f7ff ff36 	bl	80035e8 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	2b02      	cmp	r3, #2
 8003782:	d11a      	bne.n	80037ba <LL_GPIO_Init+0xb4>
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	fa93 f3a3 	rbit	r3, r3
 800378e:	60bb      	str	r3, [r7, #8]
  return result;
 8003790:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003792:	fab3 f383 	clz	r3, r3
 8003796:	b2db      	uxtb	r3, r3
 8003798:	2b07      	cmp	r3, #7
 800379a:	d807      	bhi.n	80037ac <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	461a      	mov	r2, r3
 80037a2:	69b9      	ldr	r1, [r7, #24]
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f7ff ff4e 	bl	8003646 <LL_GPIO_SetAFPin_0_7>
 80037aa:	e006      	b.n	80037ba <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	695b      	ldr	r3, [r3, #20]
 80037b0:	461a      	mov	r2, r3
 80037b2:	69b9      	ldr	r1, [r7, #24]
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f7ff ff75 	bl	80036a4 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	461a      	mov	r2, r3
 80037c0:	69b9      	ldr	r1, [r7, #24]
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f7ff fe9a 	bl	80034fc <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80037c8:	69fb      	ldr	r3, [r7, #28]
 80037ca:	3301      	adds	r3, #1
 80037cc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	fa22 f303 	lsr.w	r3, r2, r3
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d1a6      	bne.n	800372a <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3720      	adds	r7, #32
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}

080037e6 <LL_I2C_Enable>:
{
 80037e6:	b480      	push	{r7}
 80037e8:	b083      	sub	sp, #12
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f043 0201 	orr.w	r2, r3, #1
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	601a      	str	r2, [r3, #0]
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <LL_I2C_Disable>:
{
 8003806:	b480      	push	{r7}
 8003808:	b083      	sub	sp, #12
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f023 0201 	bic.w	r2, r3, #1
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	601a      	str	r2, [r3, #0]
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <LL_I2C_ConfigFilters>:
{
 8003826:	b480      	push	{r7}
 8003828:	b085      	sub	sp, #20
 800382a:	af00      	add	r7, sp, #0
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	0219      	lsls	r1, r3, #8
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	430b      	orrs	r3, r1
 8003842:	431a      	orrs	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	601a      	str	r2, [r3, #0]
}
 8003848:	bf00      	nop
 800384a:	3714      	adds	r7, #20
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <LL_I2C_SetOwnAddress1>:
{
 8003854:	b480      	push	{r7}
 8003856:	b085      	sub	sp, #20
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003868:	f023 0307 	bic.w	r3, r3, #7
 800386c:	68b9      	ldr	r1, [r7, #8]
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	430a      	orrs	r2, r1
 8003872:	431a      	orrs	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	609a      	str	r2, [r3, #8]
}
 8003878:	bf00      	nop
 800387a:	3714      	adds	r7, #20
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <LL_I2C_EnableOwnAddress1>:
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	609a      	str	r2, [r3, #8]
}
 8003898:	bf00      	nop
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <LL_I2C_DisableOwnAddress1>:
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	609a      	str	r2, [r3, #8]
}
 80038b8:	bf00      	nop
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr

080038c4 <LL_I2C_SetTiming>:
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	683a      	ldr	r2, [r7, #0]
 80038d2:	611a      	str	r2, [r3, #16]
}
 80038d4:	bf00      	nop
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <LL_I2C_SetMode>:
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	431a      	orrs	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	601a      	str	r2, [r3, #0]
}
 80038fa:	bf00      	nop
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr

08003906 <LL_I2C_AcknowledgeNextData>:
{
 8003906:	b480      	push	{r7}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
 800390e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	431a      	orrs	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	605a      	str	r2, [r3, #4]
}
 8003920:	bf00      	nop
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff ff65 	bl	8003806 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	6899      	ldr	r1, [r3, #8]
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	461a      	mov	r2, r3
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f7ff ff6d 	bl	8003826 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	4619      	mov	r1, r3
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f7ff ffb6 	bl	80038c4 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f7ff ff44 	bl	80037e6 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f7ff ffa0 	bl	80038a4 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	6919      	ldr	r1, [r3, #16]
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	699b      	ldr	r3, [r3, #24]
 800396c:	461a      	mov	r2, r3
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f7ff ff70 	bl	8003854 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d002      	beq.n	8003982 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f7ff ff81 	bl	8003884 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4619      	mov	r1, r3
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f7ff ffa9 	bl	80038e0 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	695b      	ldr	r3, [r3, #20]
 8003992:	4619      	mov	r1, r3
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f7ff ffb6 	bl	8003906 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	3708      	adds	r7, #8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <LL_TIM_SetPrescaler>:
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80039b4:	bf00      	nop
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <LL_TIM_SetAutoReload>:
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
 80039c8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	683a      	ldr	r2, [r7, #0]
 80039ce:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <LL_TIM_SetRepetitionCounter>:
{
 80039dc:	b480      	push	{r7}
 80039de:	b083      	sub	sp, #12
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	683a      	ldr	r2, [r7, #0]
 80039ea:	631a      	str	r2, [r3, #48]	; 0x30
}
 80039ec:	bf00      	nop
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	f043 0201 	orr.w	r2, r3, #1
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	615a      	str	r2, [r3, #20]
}
 8003a0c:	bf00      	nop
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a2f      	ldr	r2, [pc, #188]	; (8003ae8 <LL_TIM_Init+0xd0>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d007      	beq.n	8003a40 <LL_TIM_Init+0x28>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a36:	d003      	beq.n	8003a40 <LL_TIM_Init+0x28>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a2c      	ldr	r2, [pc, #176]	; (8003aec <LL_TIM_Init+0xd4>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d106      	bne.n	8003a4e <LL_TIM_Init+0x36>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a25      	ldr	r2, [pc, #148]	; (8003ae8 <LL_TIM_Init+0xd0>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d013      	beq.n	8003a7e <LL_TIM_Init+0x66>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a5c:	d00f      	beq.n	8003a7e <LL_TIM_Init+0x66>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4a22      	ldr	r2, [pc, #136]	; (8003aec <LL_TIM_Init+0xd4>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d00b      	beq.n	8003a7e <LL_TIM_Init+0x66>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a21      	ldr	r2, [pc, #132]	; (8003af0 <LL_TIM_Init+0xd8>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d007      	beq.n	8003a7e <LL_TIM_Init+0x66>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a20      	ldr	r2, [pc, #128]	; (8003af4 <LL_TIM_Init+0xdc>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d003      	beq.n	8003a7e <LL_TIM_Init+0x66>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a1f      	ldr	r2, [pc, #124]	; (8003af8 <LL_TIM_Init+0xe0>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d106      	bne.n	8003a8c <LL_TIM_Init+0x74>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	4619      	mov	r1, r3
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f7ff ff91 	bl	80039c0 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	881b      	ldrh	r3, [r3, #0]
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f7ff ff7d 	bl	80039a4 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a0e      	ldr	r2, [pc, #56]	; (8003ae8 <LL_TIM_Init+0xd0>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d00b      	beq.n	8003aca <LL_TIM_Init+0xb2>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a0e      	ldr	r2, [pc, #56]	; (8003af0 <LL_TIM_Init+0xd8>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d007      	beq.n	8003aca <LL_TIM_Init+0xb2>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a0d      	ldr	r2, [pc, #52]	; (8003af4 <LL_TIM_Init+0xdc>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d003      	beq.n	8003aca <LL_TIM_Init+0xb2>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a0c      	ldr	r2, [pc, #48]	; (8003af8 <LL_TIM_Init+0xe0>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d105      	bne.n	8003ad6 <LL_TIM_Init+0xbe>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	4619      	mov	r1, r3
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f7ff ff83 	bl	80039dc <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f7ff ff8e 	bl	80039f8 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	40012c00 	.word	0x40012c00
 8003aec:	40000400 	.word	0x40000400
 8003af0:	40014000 	.word	0x40014000
 8003af4:	40014400 	.word	0x40014400
 8003af8:	40014800 	.word	0x40014800

08003afc <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b0e:	4a07      	ldr	r2, [pc, #28]	; (8003b2c <LL_InitTick+0x30>)
 8003b10:	3b01      	subs	r3, #1
 8003b12:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8003b14:	4b05      	ldr	r3, [pc, #20]	; (8003b2c <LL_InitTick+0x30>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b1a:	4b04      	ldr	r3, [pc, #16]	; (8003b2c <LL_InitTick+0x30>)
 8003b1c:	2205      	movs	r2, #5
 8003b1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8003b20:	bf00      	nop
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr
 8003b2c:	e000e010 	.word	0xe000e010

08003b30 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8003b38:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f7ff ffdd 	bl	8003afc <LL_InitTick>
}
 8003b42:	bf00      	nop
 8003b44:	3708      	adds	r7, #8
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
	...

08003b4c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8003b54:	4b0e      	ldr	r3, [pc, #56]	; (8003b90 <LL_mDelay+0x44>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8003b5a:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b62:	d00c      	beq.n	8003b7e <LL_mDelay+0x32>
  {
    Delay++;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3301      	adds	r3, #1
 8003b68:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8003b6a:	e008      	b.n	8003b7e <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8003b6c:	4b08      	ldr	r3, [pc, #32]	; (8003b90 <LL_mDelay+0x44>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d002      	beq.n	8003b7e <LL_mDelay+0x32>
    {
      Delay--;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	607b      	str	r3, [r7, #4]
  while (Delay)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1f3      	bne.n	8003b6c <LL_mDelay+0x20>
    }
  }
}
 8003b84:	bf00      	nop
 8003b86:	3714      	adds	r7, #20
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr
 8003b90:	e000e010 	.word	0xe000e010

08003b94 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003b9c:	4a04      	ldr	r2, [pc, #16]	; (8003bb0 <LL_SetSystemCoreClock+0x1c>)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6013      	str	r3, [r2, #0]
}
 8003ba2:	bf00      	nop
 8003ba4:	370c      	adds	r7, #12
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	20000004 	.word	0x20000004

08003bb4 <__errno>:
 8003bb4:	4b01      	ldr	r3, [pc, #4]	; (8003bbc <__errno+0x8>)
 8003bb6:	6818      	ldr	r0, [r3, #0]
 8003bb8:	4770      	bx	lr
 8003bba:	bf00      	nop
 8003bbc:	20000008 	.word	0x20000008

08003bc0 <__libc_init_array>:
 8003bc0:	b570      	push	{r4, r5, r6, lr}
 8003bc2:	4e0d      	ldr	r6, [pc, #52]	; (8003bf8 <__libc_init_array+0x38>)
 8003bc4:	4c0d      	ldr	r4, [pc, #52]	; (8003bfc <__libc_init_array+0x3c>)
 8003bc6:	1ba4      	subs	r4, r4, r6
 8003bc8:	10a4      	asrs	r4, r4, #2
 8003bca:	2500      	movs	r5, #0
 8003bcc:	42a5      	cmp	r5, r4
 8003bce:	d109      	bne.n	8003be4 <__libc_init_array+0x24>
 8003bd0:	4e0b      	ldr	r6, [pc, #44]	; (8003c00 <__libc_init_array+0x40>)
 8003bd2:	4c0c      	ldr	r4, [pc, #48]	; (8003c04 <__libc_init_array+0x44>)
 8003bd4:	f001 fa56 	bl	8005084 <_init>
 8003bd8:	1ba4      	subs	r4, r4, r6
 8003bda:	10a4      	asrs	r4, r4, #2
 8003bdc:	2500      	movs	r5, #0
 8003bde:	42a5      	cmp	r5, r4
 8003be0:	d105      	bne.n	8003bee <__libc_init_array+0x2e>
 8003be2:	bd70      	pop	{r4, r5, r6, pc}
 8003be4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003be8:	4798      	blx	r3
 8003bea:	3501      	adds	r5, #1
 8003bec:	e7ee      	b.n	8003bcc <__libc_init_array+0xc>
 8003bee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003bf2:	4798      	blx	r3
 8003bf4:	3501      	adds	r5, #1
 8003bf6:	e7f2      	b.n	8003bde <__libc_init_array+0x1e>
 8003bf8:	08005168 	.word	0x08005168
 8003bfc:	08005168 	.word	0x08005168
 8003c00:	08005168 	.word	0x08005168
 8003c04:	0800516c 	.word	0x0800516c

08003c08 <atan>:
 8003c08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c0c:	ec55 4b10 	vmov	r4, r5, d0
 8003c10:	4bc3      	ldr	r3, [pc, #780]	; (8003f20 <atan+0x318>)
 8003c12:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8003c16:	429e      	cmp	r6, r3
 8003c18:	46ab      	mov	fp, r5
 8003c1a:	dd18      	ble.n	8003c4e <atan+0x46>
 8003c1c:	4bc1      	ldr	r3, [pc, #772]	; (8003f24 <atan+0x31c>)
 8003c1e:	429e      	cmp	r6, r3
 8003c20:	dc01      	bgt.n	8003c26 <atan+0x1e>
 8003c22:	d109      	bne.n	8003c38 <atan+0x30>
 8003c24:	b144      	cbz	r4, 8003c38 <atan+0x30>
 8003c26:	4622      	mov	r2, r4
 8003c28:	462b      	mov	r3, r5
 8003c2a:	4620      	mov	r0, r4
 8003c2c:	4629      	mov	r1, r5
 8003c2e:	f7fc fad1 	bl	80001d4 <__adddf3>
 8003c32:	4604      	mov	r4, r0
 8003c34:	460d      	mov	r5, r1
 8003c36:	e006      	b.n	8003c46 <atan+0x3e>
 8003c38:	f1bb 0f00 	cmp.w	fp, #0
 8003c3c:	f340 8131 	ble.w	8003ea2 <atan+0x29a>
 8003c40:	a59b      	add	r5, pc, #620	; (adr r5, 8003eb0 <atan+0x2a8>)
 8003c42:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003c46:	ec45 4b10 	vmov	d0, r4, r5
 8003c4a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c4e:	4bb6      	ldr	r3, [pc, #728]	; (8003f28 <atan+0x320>)
 8003c50:	429e      	cmp	r6, r3
 8003c52:	dc14      	bgt.n	8003c7e <atan+0x76>
 8003c54:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8003c58:	429e      	cmp	r6, r3
 8003c5a:	dc0d      	bgt.n	8003c78 <atan+0x70>
 8003c5c:	a396      	add	r3, pc, #600	; (adr r3, 8003eb8 <atan+0x2b0>)
 8003c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c62:	ee10 0a10 	vmov	r0, s0
 8003c66:	4629      	mov	r1, r5
 8003c68:	f7fc fab4 	bl	80001d4 <__adddf3>
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	4baf      	ldr	r3, [pc, #700]	; (8003f2c <atan+0x324>)
 8003c70:	f7fc fef6 	bl	8000a60 <__aeabi_dcmpgt>
 8003c74:	2800      	cmp	r0, #0
 8003c76:	d1e6      	bne.n	8003c46 <atan+0x3e>
 8003c78:	f04f 3aff 	mov.w	sl, #4294967295
 8003c7c:	e02b      	b.n	8003cd6 <atan+0xce>
 8003c7e:	f000 f963 	bl	8003f48 <fabs>
 8003c82:	4bab      	ldr	r3, [pc, #684]	; (8003f30 <atan+0x328>)
 8003c84:	429e      	cmp	r6, r3
 8003c86:	ec55 4b10 	vmov	r4, r5, d0
 8003c8a:	f300 80bf 	bgt.w	8003e0c <atan+0x204>
 8003c8e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8003c92:	429e      	cmp	r6, r3
 8003c94:	f300 80a0 	bgt.w	8003dd8 <atan+0x1d0>
 8003c98:	ee10 2a10 	vmov	r2, s0
 8003c9c:	ee10 0a10 	vmov	r0, s0
 8003ca0:	462b      	mov	r3, r5
 8003ca2:	4629      	mov	r1, r5
 8003ca4:	f7fc fa96 	bl	80001d4 <__adddf3>
 8003ca8:	2200      	movs	r2, #0
 8003caa:	4ba0      	ldr	r3, [pc, #640]	; (8003f2c <atan+0x324>)
 8003cac:	f7fc fa90 	bl	80001d0 <__aeabi_dsub>
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	4606      	mov	r6, r0
 8003cb4:	460f      	mov	r7, r1
 8003cb6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003cba:	4620      	mov	r0, r4
 8003cbc:	4629      	mov	r1, r5
 8003cbe:	f7fc fa89 	bl	80001d4 <__adddf3>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	460b      	mov	r3, r1
 8003cc6:	4630      	mov	r0, r6
 8003cc8:	4639      	mov	r1, r7
 8003cca:	f7fc fd63 	bl	8000794 <__aeabi_ddiv>
 8003cce:	f04f 0a00 	mov.w	sl, #0
 8003cd2:	4604      	mov	r4, r0
 8003cd4:	460d      	mov	r5, r1
 8003cd6:	4622      	mov	r2, r4
 8003cd8:	462b      	mov	r3, r5
 8003cda:	4620      	mov	r0, r4
 8003cdc:	4629      	mov	r1, r5
 8003cde:	f7fc fc2f 	bl	8000540 <__aeabi_dmul>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	4680      	mov	r8, r0
 8003ce8:	4689      	mov	r9, r1
 8003cea:	f7fc fc29 	bl	8000540 <__aeabi_dmul>
 8003cee:	a374      	add	r3, pc, #464	; (adr r3, 8003ec0 <atan+0x2b8>)
 8003cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf4:	4606      	mov	r6, r0
 8003cf6:	460f      	mov	r7, r1
 8003cf8:	f7fc fc22 	bl	8000540 <__aeabi_dmul>
 8003cfc:	a372      	add	r3, pc, #456	; (adr r3, 8003ec8 <atan+0x2c0>)
 8003cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d02:	f7fc fa67 	bl	80001d4 <__adddf3>
 8003d06:	4632      	mov	r2, r6
 8003d08:	463b      	mov	r3, r7
 8003d0a:	f7fc fc19 	bl	8000540 <__aeabi_dmul>
 8003d0e:	a370      	add	r3, pc, #448	; (adr r3, 8003ed0 <atan+0x2c8>)
 8003d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d14:	f7fc fa5e 	bl	80001d4 <__adddf3>
 8003d18:	4632      	mov	r2, r6
 8003d1a:	463b      	mov	r3, r7
 8003d1c:	f7fc fc10 	bl	8000540 <__aeabi_dmul>
 8003d20:	a36d      	add	r3, pc, #436	; (adr r3, 8003ed8 <atan+0x2d0>)
 8003d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d26:	f7fc fa55 	bl	80001d4 <__adddf3>
 8003d2a:	4632      	mov	r2, r6
 8003d2c:	463b      	mov	r3, r7
 8003d2e:	f7fc fc07 	bl	8000540 <__aeabi_dmul>
 8003d32:	a36b      	add	r3, pc, #428	; (adr r3, 8003ee0 <atan+0x2d8>)
 8003d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d38:	f7fc fa4c 	bl	80001d4 <__adddf3>
 8003d3c:	4632      	mov	r2, r6
 8003d3e:	463b      	mov	r3, r7
 8003d40:	f7fc fbfe 	bl	8000540 <__aeabi_dmul>
 8003d44:	a368      	add	r3, pc, #416	; (adr r3, 8003ee8 <atan+0x2e0>)
 8003d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d4a:	f7fc fa43 	bl	80001d4 <__adddf3>
 8003d4e:	4642      	mov	r2, r8
 8003d50:	464b      	mov	r3, r9
 8003d52:	f7fc fbf5 	bl	8000540 <__aeabi_dmul>
 8003d56:	a366      	add	r3, pc, #408	; (adr r3, 8003ef0 <atan+0x2e8>)
 8003d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5c:	4680      	mov	r8, r0
 8003d5e:	4689      	mov	r9, r1
 8003d60:	4630      	mov	r0, r6
 8003d62:	4639      	mov	r1, r7
 8003d64:	f7fc fbec 	bl	8000540 <__aeabi_dmul>
 8003d68:	a363      	add	r3, pc, #396	; (adr r3, 8003ef8 <atan+0x2f0>)
 8003d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6e:	f7fc fa2f 	bl	80001d0 <__aeabi_dsub>
 8003d72:	4632      	mov	r2, r6
 8003d74:	463b      	mov	r3, r7
 8003d76:	f7fc fbe3 	bl	8000540 <__aeabi_dmul>
 8003d7a:	a361      	add	r3, pc, #388	; (adr r3, 8003f00 <atan+0x2f8>)
 8003d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d80:	f7fc fa26 	bl	80001d0 <__aeabi_dsub>
 8003d84:	4632      	mov	r2, r6
 8003d86:	463b      	mov	r3, r7
 8003d88:	f7fc fbda 	bl	8000540 <__aeabi_dmul>
 8003d8c:	a35e      	add	r3, pc, #376	; (adr r3, 8003f08 <atan+0x300>)
 8003d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d92:	f7fc fa1d 	bl	80001d0 <__aeabi_dsub>
 8003d96:	4632      	mov	r2, r6
 8003d98:	463b      	mov	r3, r7
 8003d9a:	f7fc fbd1 	bl	8000540 <__aeabi_dmul>
 8003d9e:	a35c      	add	r3, pc, #368	; (adr r3, 8003f10 <atan+0x308>)
 8003da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da4:	f7fc fa14 	bl	80001d0 <__aeabi_dsub>
 8003da8:	4632      	mov	r2, r6
 8003daa:	463b      	mov	r3, r7
 8003dac:	f7fc fbc8 	bl	8000540 <__aeabi_dmul>
 8003db0:	4602      	mov	r2, r0
 8003db2:	460b      	mov	r3, r1
 8003db4:	4640      	mov	r0, r8
 8003db6:	4649      	mov	r1, r9
 8003db8:	f7fc fa0c 	bl	80001d4 <__adddf3>
 8003dbc:	4622      	mov	r2, r4
 8003dbe:	462b      	mov	r3, r5
 8003dc0:	f7fc fbbe 	bl	8000540 <__aeabi_dmul>
 8003dc4:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003dc8:	4602      	mov	r2, r0
 8003dca:	460b      	mov	r3, r1
 8003dcc:	d14b      	bne.n	8003e66 <atan+0x25e>
 8003dce:	4620      	mov	r0, r4
 8003dd0:	4629      	mov	r1, r5
 8003dd2:	f7fc f9fd 	bl	80001d0 <__aeabi_dsub>
 8003dd6:	e72c      	b.n	8003c32 <atan+0x2a>
 8003dd8:	ee10 0a10 	vmov	r0, s0
 8003ddc:	2200      	movs	r2, #0
 8003dde:	4b53      	ldr	r3, [pc, #332]	; (8003f2c <atan+0x324>)
 8003de0:	4629      	mov	r1, r5
 8003de2:	f7fc f9f5 	bl	80001d0 <__aeabi_dsub>
 8003de6:	2200      	movs	r2, #0
 8003de8:	4606      	mov	r6, r0
 8003dea:	460f      	mov	r7, r1
 8003dec:	4b4f      	ldr	r3, [pc, #316]	; (8003f2c <atan+0x324>)
 8003dee:	4620      	mov	r0, r4
 8003df0:	4629      	mov	r1, r5
 8003df2:	f7fc f9ef 	bl	80001d4 <__adddf3>
 8003df6:	4602      	mov	r2, r0
 8003df8:	460b      	mov	r3, r1
 8003dfa:	4630      	mov	r0, r6
 8003dfc:	4639      	mov	r1, r7
 8003dfe:	f7fc fcc9 	bl	8000794 <__aeabi_ddiv>
 8003e02:	f04f 0a01 	mov.w	sl, #1
 8003e06:	4604      	mov	r4, r0
 8003e08:	460d      	mov	r5, r1
 8003e0a:	e764      	b.n	8003cd6 <atan+0xce>
 8003e0c:	4b49      	ldr	r3, [pc, #292]	; (8003f34 <atan+0x32c>)
 8003e0e:	429e      	cmp	r6, r3
 8003e10:	dc1d      	bgt.n	8003e4e <atan+0x246>
 8003e12:	ee10 0a10 	vmov	r0, s0
 8003e16:	2200      	movs	r2, #0
 8003e18:	4b47      	ldr	r3, [pc, #284]	; (8003f38 <atan+0x330>)
 8003e1a:	4629      	mov	r1, r5
 8003e1c:	f7fc f9d8 	bl	80001d0 <__aeabi_dsub>
 8003e20:	2200      	movs	r2, #0
 8003e22:	4606      	mov	r6, r0
 8003e24:	460f      	mov	r7, r1
 8003e26:	4b44      	ldr	r3, [pc, #272]	; (8003f38 <atan+0x330>)
 8003e28:	4620      	mov	r0, r4
 8003e2a:	4629      	mov	r1, r5
 8003e2c:	f7fc fb88 	bl	8000540 <__aeabi_dmul>
 8003e30:	2200      	movs	r2, #0
 8003e32:	4b3e      	ldr	r3, [pc, #248]	; (8003f2c <atan+0x324>)
 8003e34:	f7fc f9ce 	bl	80001d4 <__adddf3>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	4630      	mov	r0, r6
 8003e3e:	4639      	mov	r1, r7
 8003e40:	f7fc fca8 	bl	8000794 <__aeabi_ddiv>
 8003e44:	f04f 0a02 	mov.w	sl, #2
 8003e48:	4604      	mov	r4, r0
 8003e4a:	460d      	mov	r5, r1
 8003e4c:	e743      	b.n	8003cd6 <atan+0xce>
 8003e4e:	462b      	mov	r3, r5
 8003e50:	ee10 2a10 	vmov	r2, s0
 8003e54:	2000      	movs	r0, #0
 8003e56:	4939      	ldr	r1, [pc, #228]	; (8003f3c <atan+0x334>)
 8003e58:	f7fc fc9c 	bl	8000794 <__aeabi_ddiv>
 8003e5c:	f04f 0a03 	mov.w	sl, #3
 8003e60:	4604      	mov	r4, r0
 8003e62:	460d      	mov	r5, r1
 8003e64:	e737      	b.n	8003cd6 <atan+0xce>
 8003e66:	4b36      	ldr	r3, [pc, #216]	; (8003f40 <atan+0x338>)
 8003e68:	4e36      	ldr	r6, [pc, #216]	; (8003f44 <atan+0x33c>)
 8003e6a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8003e6e:	4456      	add	r6, sl
 8003e70:	449a      	add	sl, r3
 8003e72:	e9da 2300 	ldrd	r2, r3, [sl]
 8003e76:	f7fc f9ab 	bl	80001d0 <__aeabi_dsub>
 8003e7a:	4622      	mov	r2, r4
 8003e7c:	462b      	mov	r3, r5
 8003e7e:	f7fc f9a7 	bl	80001d0 <__aeabi_dsub>
 8003e82:	4602      	mov	r2, r0
 8003e84:	460b      	mov	r3, r1
 8003e86:	e9d6 0100 	ldrd	r0, r1, [r6]
 8003e8a:	f7fc f9a1 	bl	80001d0 <__aeabi_dsub>
 8003e8e:	f1bb 0f00 	cmp.w	fp, #0
 8003e92:	4604      	mov	r4, r0
 8003e94:	460d      	mov	r5, r1
 8003e96:	f6bf aed6 	bge.w	8003c46 <atan+0x3e>
 8003e9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003e9e:	461d      	mov	r5, r3
 8003ea0:	e6d1      	b.n	8003c46 <atan+0x3e>
 8003ea2:	a51d      	add	r5, pc, #116	; (adr r5, 8003f18 <atan+0x310>)
 8003ea4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003ea8:	e6cd      	b.n	8003c46 <atan+0x3e>
 8003eaa:	bf00      	nop
 8003eac:	f3af 8000 	nop.w
 8003eb0:	54442d18 	.word	0x54442d18
 8003eb4:	3ff921fb 	.word	0x3ff921fb
 8003eb8:	8800759c 	.word	0x8800759c
 8003ebc:	7e37e43c 	.word	0x7e37e43c
 8003ec0:	e322da11 	.word	0xe322da11
 8003ec4:	3f90ad3a 	.word	0x3f90ad3a
 8003ec8:	24760deb 	.word	0x24760deb
 8003ecc:	3fa97b4b 	.word	0x3fa97b4b
 8003ed0:	a0d03d51 	.word	0xa0d03d51
 8003ed4:	3fb10d66 	.word	0x3fb10d66
 8003ed8:	c54c206e 	.word	0xc54c206e
 8003edc:	3fb745cd 	.word	0x3fb745cd
 8003ee0:	920083ff 	.word	0x920083ff
 8003ee4:	3fc24924 	.word	0x3fc24924
 8003ee8:	5555550d 	.word	0x5555550d
 8003eec:	3fd55555 	.word	0x3fd55555
 8003ef0:	2c6a6c2f 	.word	0x2c6a6c2f
 8003ef4:	bfa2b444 	.word	0xbfa2b444
 8003ef8:	52defd9a 	.word	0x52defd9a
 8003efc:	3fadde2d 	.word	0x3fadde2d
 8003f00:	af749a6d 	.word	0xaf749a6d
 8003f04:	3fb3b0f2 	.word	0x3fb3b0f2
 8003f08:	fe231671 	.word	0xfe231671
 8003f0c:	3fbc71c6 	.word	0x3fbc71c6
 8003f10:	9998ebc4 	.word	0x9998ebc4
 8003f14:	3fc99999 	.word	0x3fc99999
 8003f18:	54442d18 	.word	0x54442d18
 8003f1c:	bff921fb 	.word	0xbff921fb
 8003f20:	440fffff 	.word	0x440fffff
 8003f24:	7ff00000 	.word	0x7ff00000
 8003f28:	3fdbffff 	.word	0x3fdbffff
 8003f2c:	3ff00000 	.word	0x3ff00000
 8003f30:	3ff2ffff 	.word	0x3ff2ffff
 8003f34:	40037fff 	.word	0x40037fff
 8003f38:	3ff80000 	.word	0x3ff80000
 8003f3c:	bff00000 	.word	0xbff00000
 8003f40:	08005100 	.word	0x08005100
 8003f44:	080050e0 	.word	0x080050e0

08003f48 <fabs>:
 8003f48:	ec51 0b10 	vmov	r0, r1, d0
 8003f4c:	ee10 2a10 	vmov	r2, s0
 8003f50:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003f54:	ec43 2b10 	vmov	d0, r2, r3
 8003f58:	4770      	bx	lr
	...

08003f5c <round>:
 8003f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f5e:	ec57 6b10 	vmov	r6, r7, d0
 8003f62:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8003f66:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8003f6a:	2c13      	cmp	r4, #19
 8003f6c:	463b      	mov	r3, r7
 8003f6e:	463d      	mov	r5, r7
 8003f70:	dc17      	bgt.n	8003fa2 <round+0x46>
 8003f72:	2c00      	cmp	r4, #0
 8003f74:	da09      	bge.n	8003f8a <round+0x2e>
 8003f76:	3401      	adds	r4, #1
 8003f78:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8003f7c:	d103      	bne.n	8003f86 <round+0x2a>
 8003f7e:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8003f82:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003f86:	2100      	movs	r1, #0
 8003f88:	e02c      	b.n	8003fe4 <round+0x88>
 8003f8a:	4a18      	ldr	r2, [pc, #96]	; (8003fec <round+0x90>)
 8003f8c:	4122      	asrs	r2, r4
 8003f8e:	4217      	tst	r7, r2
 8003f90:	d100      	bne.n	8003f94 <round+0x38>
 8003f92:	b19e      	cbz	r6, 8003fbc <round+0x60>
 8003f94:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003f98:	4123      	asrs	r3, r4
 8003f9a:	442b      	add	r3, r5
 8003f9c:	ea23 0302 	bic.w	r3, r3, r2
 8003fa0:	e7f1      	b.n	8003f86 <round+0x2a>
 8003fa2:	2c33      	cmp	r4, #51	; 0x33
 8003fa4:	dd0d      	ble.n	8003fc2 <round+0x66>
 8003fa6:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8003faa:	d107      	bne.n	8003fbc <round+0x60>
 8003fac:	4630      	mov	r0, r6
 8003fae:	4639      	mov	r1, r7
 8003fb0:	ee10 2a10 	vmov	r2, s0
 8003fb4:	f7fc f90e 	bl	80001d4 <__adddf3>
 8003fb8:	4606      	mov	r6, r0
 8003fba:	460f      	mov	r7, r1
 8003fbc:	ec47 6b10 	vmov	d0, r6, r7
 8003fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fc2:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8003fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8003fca:	40d0      	lsrs	r0, r2
 8003fcc:	4206      	tst	r6, r0
 8003fce:	d0f5      	beq.n	8003fbc <round+0x60>
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8003fd6:	fa02 f404 	lsl.w	r4, r2, r4
 8003fda:	1931      	adds	r1, r6, r4
 8003fdc:	bf28      	it	cs
 8003fde:	189b      	addcs	r3, r3, r2
 8003fe0:	ea21 0100 	bic.w	r1, r1, r0
 8003fe4:	461f      	mov	r7, r3
 8003fe6:	460e      	mov	r6, r1
 8003fe8:	e7e8      	b.n	8003fbc <round+0x60>
 8003fea:	bf00      	nop
 8003fec:	000fffff 	.word	0x000fffff

08003ff0 <pow>:
 8003ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ff4:	ed2d 8b04 	vpush	{d8-d9}
 8003ff8:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80042cc <pow+0x2dc>
 8003ffc:	b08d      	sub	sp, #52	; 0x34
 8003ffe:	ec57 6b10 	vmov	r6, r7, d0
 8004002:	ec55 4b11 	vmov	r4, r5, d1
 8004006:	f000 f963 	bl	80042d0 <__ieee754_pow>
 800400a:	f999 3000 	ldrsb.w	r3, [r9]
 800400e:	9300      	str	r3, [sp, #0]
 8004010:	3301      	adds	r3, #1
 8004012:	eeb0 8a40 	vmov.f32	s16, s0
 8004016:	eef0 8a60 	vmov.f32	s17, s1
 800401a:	46c8      	mov	r8, r9
 800401c:	d05f      	beq.n	80040de <pow+0xee>
 800401e:	4622      	mov	r2, r4
 8004020:	462b      	mov	r3, r5
 8004022:	4620      	mov	r0, r4
 8004024:	4629      	mov	r1, r5
 8004026:	f7fc fd25 	bl	8000a74 <__aeabi_dcmpun>
 800402a:	4683      	mov	fp, r0
 800402c:	2800      	cmp	r0, #0
 800402e:	d156      	bne.n	80040de <pow+0xee>
 8004030:	4632      	mov	r2, r6
 8004032:	463b      	mov	r3, r7
 8004034:	4630      	mov	r0, r6
 8004036:	4639      	mov	r1, r7
 8004038:	f7fc fd1c 	bl	8000a74 <__aeabi_dcmpun>
 800403c:	9001      	str	r0, [sp, #4]
 800403e:	b1e8      	cbz	r0, 800407c <pow+0x8c>
 8004040:	2200      	movs	r2, #0
 8004042:	2300      	movs	r3, #0
 8004044:	4620      	mov	r0, r4
 8004046:	4629      	mov	r1, r5
 8004048:	f7fc fce2 	bl	8000a10 <__aeabi_dcmpeq>
 800404c:	2800      	cmp	r0, #0
 800404e:	d046      	beq.n	80040de <pow+0xee>
 8004050:	2301      	movs	r3, #1
 8004052:	9302      	str	r3, [sp, #8]
 8004054:	4b96      	ldr	r3, [pc, #600]	; (80042b0 <pow+0x2c0>)
 8004056:	9303      	str	r3, [sp, #12]
 8004058:	4b96      	ldr	r3, [pc, #600]	; (80042b4 <pow+0x2c4>)
 800405a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800405e:	2200      	movs	r2, #0
 8004060:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004064:	9b00      	ldr	r3, [sp, #0]
 8004066:	2b02      	cmp	r3, #2
 8004068:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800406c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004070:	d033      	beq.n	80040da <pow+0xea>
 8004072:	a802      	add	r0, sp, #8
 8004074:	f000 fef2 	bl	8004e5c <matherr>
 8004078:	bb48      	cbnz	r0, 80040ce <pow+0xde>
 800407a:	e05d      	b.n	8004138 <pow+0x148>
 800407c:	f04f 0a00 	mov.w	sl, #0
 8004080:	f04f 0b00 	mov.w	fp, #0
 8004084:	4652      	mov	r2, sl
 8004086:	465b      	mov	r3, fp
 8004088:	4630      	mov	r0, r6
 800408a:	4639      	mov	r1, r7
 800408c:	f7fc fcc0 	bl	8000a10 <__aeabi_dcmpeq>
 8004090:	ec4b ab19 	vmov	d9, sl, fp
 8004094:	2800      	cmp	r0, #0
 8004096:	d054      	beq.n	8004142 <pow+0x152>
 8004098:	4652      	mov	r2, sl
 800409a:	465b      	mov	r3, fp
 800409c:	4620      	mov	r0, r4
 800409e:	4629      	mov	r1, r5
 80040a0:	f7fc fcb6 	bl	8000a10 <__aeabi_dcmpeq>
 80040a4:	4680      	mov	r8, r0
 80040a6:	b318      	cbz	r0, 80040f0 <pow+0x100>
 80040a8:	2301      	movs	r3, #1
 80040aa:	9302      	str	r3, [sp, #8]
 80040ac:	4b80      	ldr	r3, [pc, #512]	; (80042b0 <pow+0x2c0>)
 80040ae:	9303      	str	r3, [sp, #12]
 80040b0:	9b01      	ldr	r3, [sp, #4]
 80040b2:	930a      	str	r3, [sp, #40]	; 0x28
 80040b4:	9b00      	ldr	r3, [sp, #0]
 80040b6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80040ba:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80040be:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d0d5      	beq.n	8004072 <pow+0x82>
 80040c6:	4b7b      	ldr	r3, [pc, #492]	; (80042b4 <pow+0x2c4>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80040ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040d0:	b11b      	cbz	r3, 80040da <pow+0xea>
 80040d2:	f7ff fd6f 	bl	8003bb4 <__errno>
 80040d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040d8:	6003      	str	r3, [r0, #0]
 80040da:	ed9d 8b08 	vldr	d8, [sp, #32]
 80040de:	eeb0 0a48 	vmov.f32	s0, s16
 80040e2:	eef0 0a68 	vmov.f32	s1, s17
 80040e6:	b00d      	add	sp, #52	; 0x34
 80040e8:	ecbd 8b04 	vpop	{d8-d9}
 80040ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040f0:	ec45 4b10 	vmov	d0, r4, r5
 80040f4:	f000 feaa 	bl	8004e4c <finite>
 80040f8:	2800      	cmp	r0, #0
 80040fa:	d0f0      	beq.n	80040de <pow+0xee>
 80040fc:	4652      	mov	r2, sl
 80040fe:	465b      	mov	r3, fp
 8004100:	4620      	mov	r0, r4
 8004102:	4629      	mov	r1, r5
 8004104:	f7fc fc8e 	bl	8000a24 <__aeabi_dcmplt>
 8004108:	2800      	cmp	r0, #0
 800410a:	d0e8      	beq.n	80040de <pow+0xee>
 800410c:	2301      	movs	r3, #1
 800410e:	9302      	str	r3, [sp, #8]
 8004110:	4b67      	ldr	r3, [pc, #412]	; (80042b0 <pow+0x2c0>)
 8004112:	9303      	str	r3, [sp, #12]
 8004114:	f999 3000 	ldrsb.w	r3, [r9]
 8004118:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800411c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004120:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004124:	b913      	cbnz	r3, 800412c <pow+0x13c>
 8004126:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800412a:	e7a2      	b.n	8004072 <pow+0x82>
 800412c:	4962      	ldr	r1, [pc, #392]	; (80042b8 <pow+0x2c8>)
 800412e:	2000      	movs	r0, #0
 8004130:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004134:	2b02      	cmp	r3, #2
 8004136:	d19c      	bne.n	8004072 <pow+0x82>
 8004138:	f7ff fd3c 	bl	8003bb4 <__errno>
 800413c:	2321      	movs	r3, #33	; 0x21
 800413e:	6003      	str	r3, [r0, #0]
 8004140:	e7c5      	b.n	80040ce <pow+0xde>
 8004142:	eeb0 0a48 	vmov.f32	s0, s16
 8004146:	eef0 0a68 	vmov.f32	s1, s17
 800414a:	f000 fe7f 	bl	8004e4c <finite>
 800414e:	9000      	str	r0, [sp, #0]
 8004150:	2800      	cmp	r0, #0
 8004152:	f040 8081 	bne.w	8004258 <pow+0x268>
 8004156:	ec47 6b10 	vmov	d0, r6, r7
 800415a:	f000 fe77 	bl	8004e4c <finite>
 800415e:	2800      	cmp	r0, #0
 8004160:	d07a      	beq.n	8004258 <pow+0x268>
 8004162:	ec45 4b10 	vmov	d0, r4, r5
 8004166:	f000 fe71 	bl	8004e4c <finite>
 800416a:	2800      	cmp	r0, #0
 800416c:	d074      	beq.n	8004258 <pow+0x268>
 800416e:	ec53 2b18 	vmov	r2, r3, d8
 8004172:	ee18 0a10 	vmov	r0, s16
 8004176:	4619      	mov	r1, r3
 8004178:	f7fc fc7c 	bl	8000a74 <__aeabi_dcmpun>
 800417c:	f999 9000 	ldrsb.w	r9, [r9]
 8004180:	4b4b      	ldr	r3, [pc, #300]	; (80042b0 <pow+0x2c0>)
 8004182:	b1b0      	cbz	r0, 80041b2 <pow+0x1c2>
 8004184:	2201      	movs	r2, #1
 8004186:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800418a:	9b00      	ldr	r3, [sp, #0]
 800418c:	930a      	str	r3, [sp, #40]	; 0x28
 800418e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004192:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004196:	f1b9 0f00 	cmp.w	r9, #0
 800419a:	d0c4      	beq.n	8004126 <pow+0x136>
 800419c:	4652      	mov	r2, sl
 800419e:	465b      	mov	r3, fp
 80041a0:	4650      	mov	r0, sl
 80041a2:	4659      	mov	r1, fp
 80041a4:	f7fc faf6 	bl	8000794 <__aeabi_ddiv>
 80041a8:	f1b9 0f02 	cmp.w	r9, #2
 80041ac:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80041b0:	e7c1      	b.n	8004136 <pow+0x146>
 80041b2:	2203      	movs	r2, #3
 80041b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80041b8:	900a      	str	r0, [sp, #40]	; 0x28
 80041ba:	4629      	mov	r1, r5
 80041bc:	4620      	mov	r0, r4
 80041be:	2200      	movs	r2, #0
 80041c0:	4b3e      	ldr	r3, [pc, #248]	; (80042bc <pow+0x2cc>)
 80041c2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80041c6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80041ca:	f7fc f9b9 	bl	8000540 <__aeabi_dmul>
 80041ce:	4604      	mov	r4, r0
 80041d0:	460d      	mov	r5, r1
 80041d2:	f1b9 0f00 	cmp.w	r9, #0
 80041d6:	d124      	bne.n	8004222 <pow+0x232>
 80041d8:	4b39      	ldr	r3, [pc, #228]	; (80042c0 <pow+0x2d0>)
 80041da:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80041de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80041e2:	4630      	mov	r0, r6
 80041e4:	4652      	mov	r2, sl
 80041e6:	465b      	mov	r3, fp
 80041e8:	4639      	mov	r1, r7
 80041ea:	f7fc fc1b 	bl	8000a24 <__aeabi_dcmplt>
 80041ee:	2800      	cmp	r0, #0
 80041f0:	d056      	beq.n	80042a0 <pow+0x2b0>
 80041f2:	ec45 4b10 	vmov	d0, r4, r5
 80041f6:	f000 fe3b 	bl	8004e70 <rint>
 80041fa:	4622      	mov	r2, r4
 80041fc:	462b      	mov	r3, r5
 80041fe:	ec51 0b10 	vmov	r0, r1, d0
 8004202:	f7fc fc05 	bl	8000a10 <__aeabi_dcmpeq>
 8004206:	b920      	cbnz	r0, 8004212 <pow+0x222>
 8004208:	4b2e      	ldr	r3, [pc, #184]	; (80042c4 <pow+0x2d4>)
 800420a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800420e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004212:	f998 3000 	ldrsb.w	r3, [r8]
 8004216:	2b02      	cmp	r3, #2
 8004218:	d142      	bne.n	80042a0 <pow+0x2b0>
 800421a:	f7ff fccb 	bl	8003bb4 <__errno>
 800421e:	2322      	movs	r3, #34	; 0x22
 8004220:	e78d      	b.n	800413e <pow+0x14e>
 8004222:	4b29      	ldr	r3, [pc, #164]	; (80042c8 <pow+0x2d8>)
 8004224:	2200      	movs	r2, #0
 8004226:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800422a:	4630      	mov	r0, r6
 800422c:	4652      	mov	r2, sl
 800422e:	465b      	mov	r3, fp
 8004230:	4639      	mov	r1, r7
 8004232:	f7fc fbf7 	bl	8000a24 <__aeabi_dcmplt>
 8004236:	2800      	cmp	r0, #0
 8004238:	d0eb      	beq.n	8004212 <pow+0x222>
 800423a:	ec45 4b10 	vmov	d0, r4, r5
 800423e:	f000 fe17 	bl	8004e70 <rint>
 8004242:	4622      	mov	r2, r4
 8004244:	462b      	mov	r3, r5
 8004246:	ec51 0b10 	vmov	r0, r1, d0
 800424a:	f7fc fbe1 	bl	8000a10 <__aeabi_dcmpeq>
 800424e:	2800      	cmp	r0, #0
 8004250:	d1df      	bne.n	8004212 <pow+0x222>
 8004252:	2200      	movs	r2, #0
 8004254:	4b18      	ldr	r3, [pc, #96]	; (80042b8 <pow+0x2c8>)
 8004256:	e7da      	b.n	800420e <pow+0x21e>
 8004258:	2200      	movs	r2, #0
 800425a:	2300      	movs	r3, #0
 800425c:	ec51 0b18 	vmov	r0, r1, d8
 8004260:	f7fc fbd6 	bl	8000a10 <__aeabi_dcmpeq>
 8004264:	2800      	cmp	r0, #0
 8004266:	f43f af3a 	beq.w	80040de <pow+0xee>
 800426a:	ec47 6b10 	vmov	d0, r6, r7
 800426e:	f000 fded 	bl	8004e4c <finite>
 8004272:	2800      	cmp	r0, #0
 8004274:	f43f af33 	beq.w	80040de <pow+0xee>
 8004278:	ec45 4b10 	vmov	d0, r4, r5
 800427c:	f000 fde6 	bl	8004e4c <finite>
 8004280:	2800      	cmp	r0, #0
 8004282:	f43f af2c 	beq.w	80040de <pow+0xee>
 8004286:	2304      	movs	r3, #4
 8004288:	9302      	str	r3, [sp, #8]
 800428a:	4b09      	ldr	r3, [pc, #36]	; (80042b0 <pow+0x2c0>)
 800428c:	9303      	str	r3, [sp, #12]
 800428e:	2300      	movs	r3, #0
 8004290:	930a      	str	r3, [sp, #40]	; 0x28
 8004292:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004296:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800429a:	ed8d 9b08 	vstr	d9, [sp, #32]
 800429e:	e7b8      	b.n	8004212 <pow+0x222>
 80042a0:	a802      	add	r0, sp, #8
 80042a2:	f000 fddb 	bl	8004e5c <matherr>
 80042a6:	2800      	cmp	r0, #0
 80042a8:	f47f af11 	bne.w	80040ce <pow+0xde>
 80042ac:	e7b5      	b.n	800421a <pow+0x22a>
 80042ae:	bf00      	nop
 80042b0:	08005120 	.word	0x08005120
 80042b4:	3ff00000 	.word	0x3ff00000
 80042b8:	fff00000 	.word	0xfff00000
 80042bc:	3fe00000 	.word	0x3fe00000
 80042c0:	47efffff 	.word	0x47efffff
 80042c4:	c7efffff 	.word	0xc7efffff
 80042c8:	7ff00000 	.word	0x7ff00000
 80042cc:	2000006c 	.word	0x2000006c

080042d0 <__ieee754_pow>:
 80042d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042d4:	b091      	sub	sp, #68	; 0x44
 80042d6:	ed8d 1b00 	vstr	d1, [sp]
 80042da:	e9dd 2900 	ldrd	r2, r9, [sp]
 80042de:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80042e2:	ea58 0302 	orrs.w	r3, r8, r2
 80042e6:	ec57 6b10 	vmov	r6, r7, d0
 80042ea:	f000 84be 	beq.w	8004c6a <__ieee754_pow+0x99a>
 80042ee:	4b7a      	ldr	r3, [pc, #488]	; (80044d8 <__ieee754_pow+0x208>)
 80042f0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80042f4:	429c      	cmp	r4, r3
 80042f6:	463d      	mov	r5, r7
 80042f8:	ee10 aa10 	vmov	sl, s0
 80042fc:	dc09      	bgt.n	8004312 <__ieee754_pow+0x42>
 80042fe:	d103      	bne.n	8004308 <__ieee754_pow+0x38>
 8004300:	b93e      	cbnz	r6, 8004312 <__ieee754_pow+0x42>
 8004302:	45a0      	cmp	r8, r4
 8004304:	dc0d      	bgt.n	8004322 <__ieee754_pow+0x52>
 8004306:	e001      	b.n	800430c <__ieee754_pow+0x3c>
 8004308:	4598      	cmp	r8, r3
 800430a:	dc02      	bgt.n	8004312 <__ieee754_pow+0x42>
 800430c:	4598      	cmp	r8, r3
 800430e:	d10e      	bne.n	800432e <__ieee754_pow+0x5e>
 8004310:	b16a      	cbz	r2, 800432e <__ieee754_pow+0x5e>
 8004312:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004316:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800431a:	ea54 030a 	orrs.w	r3, r4, sl
 800431e:	f000 84a4 	beq.w	8004c6a <__ieee754_pow+0x99a>
 8004322:	486e      	ldr	r0, [pc, #440]	; (80044dc <__ieee754_pow+0x20c>)
 8004324:	b011      	add	sp, #68	; 0x44
 8004326:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800432a:	f000 bd99 	b.w	8004e60 <nan>
 800432e:	2d00      	cmp	r5, #0
 8004330:	da53      	bge.n	80043da <__ieee754_pow+0x10a>
 8004332:	4b6b      	ldr	r3, [pc, #428]	; (80044e0 <__ieee754_pow+0x210>)
 8004334:	4598      	cmp	r8, r3
 8004336:	dc4d      	bgt.n	80043d4 <__ieee754_pow+0x104>
 8004338:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800433c:	4598      	cmp	r8, r3
 800433e:	dd4c      	ble.n	80043da <__ieee754_pow+0x10a>
 8004340:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004344:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004348:	2b14      	cmp	r3, #20
 800434a:	dd26      	ble.n	800439a <__ieee754_pow+0xca>
 800434c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004350:	fa22 f103 	lsr.w	r1, r2, r3
 8004354:	fa01 f303 	lsl.w	r3, r1, r3
 8004358:	4293      	cmp	r3, r2
 800435a:	d13e      	bne.n	80043da <__ieee754_pow+0x10a>
 800435c:	f001 0101 	and.w	r1, r1, #1
 8004360:	f1c1 0b02 	rsb	fp, r1, #2
 8004364:	2a00      	cmp	r2, #0
 8004366:	d15b      	bne.n	8004420 <__ieee754_pow+0x150>
 8004368:	4b5b      	ldr	r3, [pc, #364]	; (80044d8 <__ieee754_pow+0x208>)
 800436a:	4598      	cmp	r8, r3
 800436c:	d124      	bne.n	80043b8 <__ieee754_pow+0xe8>
 800436e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8004372:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8004376:	ea53 030a 	orrs.w	r3, r3, sl
 800437a:	f000 8476 	beq.w	8004c6a <__ieee754_pow+0x99a>
 800437e:	4b59      	ldr	r3, [pc, #356]	; (80044e4 <__ieee754_pow+0x214>)
 8004380:	429c      	cmp	r4, r3
 8004382:	dd2d      	ble.n	80043e0 <__ieee754_pow+0x110>
 8004384:	f1b9 0f00 	cmp.w	r9, #0
 8004388:	f280 8473 	bge.w	8004c72 <__ieee754_pow+0x9a2>
 800438c:	2000      	movs	r0, #0
 800438e:	2100      	movs	r1, #0
 8004390:	ec41 0b10 	vmov	d0, r0, r1
 8004394:	b011      	add	sp, #68	; 0x44
 8004396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800439a:	2a00      	cmp	r2, #0
 800439c:	d13e      	bne.n	800441c <__ieee754_pow+0x14c>
 800439e:	f1c3 0314 	rsb	r3, r3, #20
 80043a2:	fa48 f103 	asr.w	r1, r8, r3
 80043a6:	fa01 f303 	lsl.w	r3, r1, r3
 80043aa:	4543      	cmp	r3, r8
 80043ac:	f040 8469 	bne.w	8004c82 <__ieee754_pow+0x9b2>
 80043b0:	f001 0101 	and.w	r1, r1, #1
 80043b4:	f1c1 0b02 	rsb	fp, r1, #2
 80043b8:	4b4b      	ldr	r3, [pc, #300]	; (80044e8 <__ieee754_pow+0x218>)
 80043ba:	4598      	cmp	r8, r3
 80043bc:	d118      	bne.n	80043f0 <__ieee754_pow+0x120>
 80043be:	f1b9 0f00 	cmp.w	r9, #0
 80043c2:	f280 845a 	bge.w	8004c7a <__ieee754_pow+0x9aa>
 80043c6:	4948      	ldr	r1, [pc, #288]	; (80044e8 <__ieee754_pow+0x218>)
 80043c8:	4632      	mov	r2, r6
 80043ca:	463b      	mov	r3, r7
 80043cc:	2000      	movs	r0, #0
 80043ce:	f7fc f9e1 	bl	8000794 <__aeabi_ddiv>
 80043d2:	e7dd      	b.n	8004390 <__ieee754_pow+0xc0>
 80043d4:	f04f 0b02 	mov.w	fp, #2
 80043d8:	e7c4      	b.n	8004364 <__ieee754_pow+0x94>
 80043da:	f04f 0b00 	mov.w	fp, #0
 80043de:	e7c1      	b.n	8004364 <__ieee754_pow+0x94>
 80043e0:	f1b9 0f00 	cmp.w	r9, #0
 80043e4:	dad2      	bge.n	800438c <__ieee754_pow+0xbc>
 80043e6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80043ea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80043ee:	e7cf      	b.n	8004390 <__ieee754_pow+0xc0>
 80043f0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80043f4:	d106      	bne.n	8004404 <__ieee754_pow+0x134>
 80043f6:	4632      	mov	r2, r6
 80043f8:	463b      	mov	r3, r7
 80043fa:	4610      	mov	r0, r2
 80043fc:	4619      	mov	r1, r3
 80043fe:	f7fc f89f 	bl	8000540 <__aeabi_dmul>
 8004402:	e7c5      	b.n	8004390 <__ieee754_pow+0xc0>
 8004404:	4b39      	ldr	r3, [pc, #228]	; (80044ec <__ieee754_pow+0x21c>)
 8004406:	4599      	cmp	r9, r3
 8004408:	d10a      	bne.n	8004420 <__ieee754_pow+0x150>
 800440a:	2d00      	cmp	r5, #0
 800440c:	db08      	blt.n	8004420 <__ieee754_pow+0x150>
 800440e:	ec47 6b10 	vmov	d0, r6, r7
 8004412:	b011      	add	sp, #68	; 0x44
 8004414:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004418:	f000 bc68 	b.w	8004cec <__ieee754_sqrt>
 800441c:	f04f 0b00 	mov.w	fp, #0
 8004420:	ec47 6b10 	vmov	d0, r6, r7
 8004424:	f7ff fd90 	bl	8003f48 <fabs>
 8004428:	ec51 0b10 	vmov	r0, r1, d0
 800442c:	f1ba 0f00 	cmp.w	sl, #0
 8004430:	d127      	bne.n	8004482 <__ieee754_pow+0x1b2>
 8004432:	b124      	cbz	r4, 800443e <__ieee754_pow+0x16e>
 8004434:	4b2c      	ldr	r3, [pc, #176]	; (80044e8 <__ieee754_pow+0x218>)
 8004436:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800443a:	429a      	cmp	r2, r3
 800443c:	d121      	bne.n	8004482 <__ieee754_pow+0x1b2>
 800443e:	f1b9 0f00 	cmp.w	r9, #0
 8004442:	da05      	bge.n	8004450 <__ieee754_pow+0x180>
 8004444:	4602      	mov	r2, r0
 8004446:	460b      	mov	r3, r1
 8004448:	2000      	movs	r0, #0
 800444a:	4927      	ldr	r1, [pc, #156]	; (80044e8 <__ieee754_pow+0x218>)
 800444c:	f7fc f9a2 	bl	8000794 <__aeabi_ddiv>
 8004450:	2d00      	cmp	r5, #0
 8004452:	da9d      	bge.n	8004390 <__ieee754_pow+0xc0>
 8004454:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004458:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800445c:	ea54 030b 	orrs.w	r3, r4, fp
 8004460:	d108      	bne.n	8004474 <__ieee754_pow+0x1a4>
 8004462:	4602      	mov	r2, r0
 8004464:	460b      	mov	r3, r1
 8004466:	4610      	mov	r0, r2
 8004468:	4619      	mov	r1, r3
 800446a:	f7fb feb1 	bl	80001d0 <__aeabi_dsub>
 800446e:	4602      	mov	r2, r0
 8004470:	460b      	mov	r3, r1
 8004472:	e7ac      	b.n	80043ce <__ieee754_pow+0xfe>
 8004474:	f1bb 0f01 	cmp.w	fp, #1
 8004478:	d18a      	bne.n	8004390 <__ieee754_pow+0xc0>
 800447a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800447e:	4619      	mov	r1, r3
 8004480:	e786      	b.n	8004390 <__ieee754_pow+0xc0>
 8004482:	0fed      	lsrs	r5, r5, #31
 8004484:	1e6b      	subs	r3, r5, #1
 8004486:	930d      	str	r3, [sp, #52]	; 0x34
 8004488:	ea5b 0303 	orrs.w	r3, fp, r3
 800448c:	d102      	bne.n	8004494 <__ieee754_pow+0x1c4>
 800448e:	4632      	mov	r2, r6
 8004490:	463b      	mov	r3, r7
 8004492:	e7e8      	b.n	8004466 <__ieee754_pow+0x196>
 8004494:	4b16      	ldr	r3, [pc, #88]	; (80044f0 <__ieee754_pow+0x220>)
 8004496:	4598      	cmp	r8, r3
 8004498:	f340 80fe 	ble.w	8004698 <__ieee754_pow+0x3c8>
 800449c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80044a0:	4598      	cmp	r8, r3
 80044a2:	dd0a      	ble.n	80044ba <__ieee754_pow+0x1ea>
 80044a4:	4b0f      	ldr	r3, [pc, #60]	; (80044e4 <__ieee754_pow+0x214>)
 80044a6:	429c      	cmp	r4, r3
 80044a8:	dc0d      	bgt.n	80044c6 <__ieee754_pow+0x1f6>
 80044aa:	f1b9 0f00 	cmp.w	r9, #0
 80044ae:	f6bf af6d 	bge.w	800438c <__ieee754_pow+0xbc>
 80044b2:	a307      	add	r3, pc, #28	; (adr r3, 80044d0 <__ieee754_pow+0x200>)
 80044b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b8:	e79f      	b.n	80043fa <__ieee754_pow+0x12a>
 80044ba:	4b0e      	ldr	r3, [pc, #56]	; (80044f4 <__ieee754_pow+0x224>)
 80044bc:	429c      	cmp	r4, r3
 80044be:	ddf4      	ble.n	80044aa <__ieee754_pow+0x1da>
 80044c0:	4b09      	ldr	r3, [pc, #36]	; (80044e8 <__ieee754_pow+0x218>)
 80044c2:	429c      	cmp	r4, r3
 80044c4:	dd18      	ble.n	80044f8 <__ieee754_pow+0x228>
 80044c6:	f1b9 0f00 	cmp.w	r9, #0
 80044ca:	dcf2      	bgt.n	80044b2 <__ieee754_pow+0x1e2>
 80044cc:	e75e      	b.n	800438c <__ieee754_pow+0xbc>
 80044ce:	bf00      	nop
 80044d0:	8800759c 	.word	0x8800759c
 80044d4:	7e37e43c 	.word	0x7e37e43c
 80044d8:	7ff00000 	.word	0x7ff00000
 80044dc:	08005123 	.word	0x08005123
 80044e0:	433fffff 	.word	0x433fffff
 80044e4:	3fefffff 	.word	0x3fefffff
 80044e8:	3ff00000 	.word	0x3ff00000
 80044ec:	3fe00000 	.word	0x3fe00000
 80044f0:	41e00000 	.word	0x41e00000
 80044f4:	3feffffe 	.word	0x3feffffe
 80044f8:	2200      	movs	r2, #0
 80044fa:	4b63      	ldr	r3, [pc, #396]	; (8004688 <__ieee754_pow+0x3b8>)
 80044fc:	f7fb fe68 	bl	80001d0 <__aeabi_dsub>
 8004500:	a355      	add	r3, pc, #340	; (adr r3, 8004658 <__ieee754_pow+0x388>)
 8004502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004506:	4604      	mov	r4, r0
 8004508:	460d      	mov	r5, r1
 800450a:	f7fc f819 	bl	8000540 <__aeabi_dmul>
 800450e:	a354      	add	r3, pc, #336	; (adr r3, 8004660 <__ieee754_pow+0x390>)
 8004510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004514:	4606      	mov	r6, r0
 8004516:	460f      	mov	r7, r1
 8004518:	4620      	mov	r0, r4
 800451a:	4629      	mov	r1, r5
 800451c:	f7fc f810 	bl	8000540 <__aeabi_dmul>
 8004520:	2200      	movs	r2, #0
 8004522:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004526:	4b59      	ldr	r3, [pc, #356]	; (800468c <__ieee754_pow+0x3bc>)
 8004528:	4620      	mov	r0, r4
 800452a:	4629      	mov	r1, r5
 800452c:	f7fc f808 	bl	8000540 <__aeabi_dmul>
 8004530:	4602      	mov	r2, r0
 8004532:	460b      	mov	r3, r1
 8004534:	a14c      	add	r1, pc, #304	; (adr r1, 8004668 <__ieee754_pow+0x398>)
 8004536:	e9d1 0100 	ldrd	r0, r1, [r1]
 800453a:	f7fb fe49 	bl	80001d0 <__aeabi_dsub>
 800453e:	4622      	mov	r2, r4
 8004540:	462b      	mov	r3, r5
 8004542:	f7fb fffd 	bl	8000540 <__aeabi_dmul>
 8004546:	4602      	mov	r2, r0
 8004548:	460b      	mov	r3, r1
 800454a:	2000      	movs	r0, #0
 800454c:	4950      	ldr	r1, [pc, #320]	; (8004690 <__ieee754_pow+0x3c0>)
 800454e:	f7fb fe3f 	bl	80001d0 <__aeabi_dsub>
 8004552:	4622      	mov	r2, r4
 8004554:	462b      	mov	r3, r5
 8004556:	4680      	mov	r8, r0
 8004558:	4689      	mov	r9, r1
 800455a:	4620      	mov	r0, r4
 800455c:	4629      	mov	r1, r5
 800455e:	f7fb ffef 	bl	8000540 <__aeabi_dmul>
 8004562:	4602      	mov	r2, r0
 8004564:	460b      	mov	r3, r1
 8004566:	4640      	mov	r0, r8
 8004568:	4649      	mov	r1, r9
 800456a:	f7fb ffe9 	bl	8000540 <__aeabi_dmul>
 800456e:	a340      	add	r3, pc, #256	; (adr r3, 8004670 <__ieee754_pow+0x3a0>)
 8004570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004574:	f7fb ffe4 	bl	8000540 <__aeabi_dmul>
 8004578:	4602      	mov	r2, r0
 800457a:	460b      	mov	r3, r1
 800457c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004580:	f7fb fe26 	bl	80001d0 <__aeabi_dsub>
 8004584:	4602      	mov	r2, r0
 8004586:	460b      	mov	r3, r1
 8004588:	4604      	mov	r4, r0
 800458a:	460d      	mov	r5, r1
 800458c:	4630      	mov	r0, r6
 800458e:	4639      	mov	r1, r7
 8004590:	f7fb fe20 	bl	80001d4 <__adddf3>
 8004594:	2000      	movs	r0, #0
 8004596:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800459a:	4632      	mov	r2, r6
 800459c:	463b      	mov	r3, r7
 800459e:	f7fb fe17 	bl	80001d0 <__aeabi_dsub>
 80045a2:	4602      	mov	r2, r0
 80045a4:	460b      	mov	r3, r1
 80045a6:	4620      	mov	r0, r4
 80045a8:	4629      	mov	r1, r5
 80045aa:	f7fb fe11 	bl	80001d0 <__aeabi_dsub>
 80045ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80045b0:	f10b 33ff 	add.w	r3, fp, #4294967295
 80045b4:	4313      	orrs	r3, r2
 80045b6:	4606      	mov	r6, r0
 80045b8:	460f      	mov	r7, r1
 80045ba:	f040 81eb 	bne.w	8004994 <__ieee754_pow+0x6c4>
 80045be:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8004678 <__ieee754_pow+0x3a8>
 80045c2:	e9dd 4500 	ldrd	r4, r5, [sp]
 80045c6:	2400      	movs	r4, #0
 80045c8:	4622      	mov	r2, r4
 80045ca:	462b      	mov	r3, r5
 80045cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80045d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80045d4:	f7fb fdfc 	bl	80001d0 <__aeabi_dsub>
 80045d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045dc:	f7fb ffb0 	bl	8000540 <__aeabi_dmul>
 80045e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80045e4:	4680      	mov	r8, r0
 80045e6:	4689      	mov	r9, r1
 80045e8:	4630      	mov	r0, r6
 80045ea:	4639      	mov	r1, r7
 80045ec:	f7fb ffa8 	bl	8000540 <__aeabi_dmul>
 80045f0:	4602      	mov	r2, r0
 80045f2:	460b      	mov	r3, r1
 80045f4:	4640      	mov	r0, r8
 80045f6:	4649      	mov	r1, r9
 80045f8:	f7fb fdec 	bl	80001d4 <__adddf3>
 80045fc:	4622      	mov	r2, r4
 80045fe:	462b      	mov	r3, r5
 8004600:	4680      	mov	r8, r0
 8004602:	4689      	mov	r9, r1
 8004604:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004608:	f7fb ff9a 	bl	8000540 <__aeabi_dmul>
 800460c:	460b      	mov	r3, r1
 800460e:	4604      	mov	r4, r0
 8004610:	460d      	mov	r5, r1
 8004612:	4602      	mov	r2, r0
 8004614:	4649      	mov	r1, r9
 8004616:	4640      	mov	r0, r8
 8004618:	e9cd 4500 	strd	r4, r5, [sp]
 800461c:	f7fb fdda 	bl	80001d4 <__adddf3>
 8004620:	4b1c      	ldr	r3, [pc, #112]	; (8004694 <__ieee754_pow+0x3c4>)
 8004622:	4299      	cmp	r1, r3
 8004624:	4606      	mov	r6, r0
 8004626:	460f      	mov	r7, r1
 8004628:	468b      	mov	fp, r1
 800462a:	f340 82f7 	ble.w	8004c1c <__ieee754_pow+0x94c>
 800462e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8004632:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8004636:	4303      	orrs	r3, r0
 8004638:	f000 81ea 	beq.w	8004a10 <__ieee754_pow+0x740>
 800463c:	a310      	add	r3, pc, #64	; (adr r3, 8004680 <__ieee754_pow+0x3b0>)
 800463e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004642:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004646:	f7fb ff7b 	bl	8000540 <__aeabi_dmul>
 800464a:	a30d      	add	r3, pc, #52	; (adr r3, 8004680 <__ieee754_pow+0x3b0>)
 800464c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004650:	e6d5      	b.n	80043fe <__ieee754_pow+0x12e>
 8004652:	bf00      	nop
 8004654:	f3af 8000 	nop.w
 8004658:	60000000 	.word	0x60000000
 800465c:	3ff71547 	.word	0x3ff71547
 8004660:	f85ddf44 	.word	0xf85ddf44
 8004664:	3e54ae0b 	.word	0x3e54ae0b
 8004668:	55555555 	.word	0x55555555
 800466c:	3fd55555 	.word	0x3fd55555
 8004670:	652b82fe 	.word	0x652b82fe
 8004674:	3ff71547 	.word	0x3ff71547
 8004678:	00000000 	.word	0x00000000
 800467c:	bff00000 	.word	0xbff00000
 8004680:	8800759c 	.word	0x8800759c
 8004684:	7e37e43c 	.word	0x7e37e43c
 8004688:	3ff00000 	.word	0x3ff00000
 800468c:	3fd00000 	.word	0x3fd00000
 8004690:	3fe00000 	.word	0x3fe00000
 8004694:	408fffff 	.word	0x408fffff
 8004698:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800469c:	f04f 0200 	mov.w	r2, #0
 80046a0:	da05      	bge.n	80046ae <__ieee754_pow+0x3de>
 80046a2:	4bd3      	ldr	r3, [pc, #844]	; (80049f0 <__ieee754_pow+0x720>)
 80046a4:	f7fb ff4c 	bl	8000540 <__aeabi_dmul>
 80046a8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80046ac:	460c      	mov	r4, r1
 80046ae:	1523      	asrs	r3, r4, #20
 80046b0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80046b4:	4413      	add	r3, r2
 80046b6:	9309      	str	r3, [sp, #36]	; 0x24
 80046b8:	4bce      	ldr	r3, [pc, #824]	; (80049f4 <__ieee754_pow+0x724>)
 80046ba:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80046be:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80046c2:	429c      	cmp	r4, r3
 80046c4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80046c8:	dd08      	ble.n	80046dc <__ieee754_pow+0x40c>
 80046ca:	4bcb      	ldr	r3, [pc, #812]	; (80049f8 <__ieee754_pow+0x728>)
 80046cc:	429c      	cmp	r4, r3
 80046ce:	f340 815e 	ble.w	800498e <__ieee754_pow+0x6be>
 80046d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046d4:	3301      	adds	r3, #1
 80046d6:	9309      	str	r3, [sp, #36]	; 0x24
 80046d8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80046dc:	f04f 0a00 	mov.w	sl, #0
 80046e0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80046e4:	930c      	str	r3, [sp, #48]	; 0x30
 80046e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80046e8:	4bc4      	ldr	r3, [pc, #784]	; (80049fc <__ieee754_pow+0x72c>)
 80046ea:	4413      	add	r3, r2
 80046ec:	ed93 7b00 	vldr	d7, [r3]
 80046f0:	4629      	mov	r1, r5
 80046f2:	ec53 2b17 	vmov	r2, r3, d7
 80046f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80046fa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80046fe:	f7fb fd67 	bl	80001d0 <__aeabi_dsub>
 8004702:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004706:	4606      	mov	r6, r0
 8004708:	460f      	mov	r7, r1
 800470a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800470e:	f7fb fd61 	bl	80001d4 <__adddf3>
 8004712:	4602      	mov	r2, r0
 8004714:	460b      	mov	r3, r1
 8004716:	2000      	movs	r0, #0
 8004718:	49b9      	ldr	r1, [pc, #740]	; (8004a00 <__ieee754_pow+0x730>)
 800471a:	f7fc f83b 	bl	8000794 <__aeabi_ddiv>
 800471e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8004722:	4602      	mov	r2, r0
 8004724:	460b      	mov	r3, r1
 8004726:	4630      	mov	r0, r6
 8004728:	4639      	mov	r1, r7
 800472a:	f7fb ff09 	bl	8000540 <__aeabi_dmul>
 800472e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004732:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004736:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800473a:	2300      	movs	r3, #0
 800473c:	9302      	str	r3, [sp, #8]
 800473e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004742:	106d      	asrs	r5, r5, #1
 8004744:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8004748:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800474c:	2200      	movs	r2, #0
 800474e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8004752:	4640      	mov	r0, r8
 8004754:	4649      	mov	r1, r9
 8004756:	4614      	mov	r4, r2
 8004758:	461d      	mov	r5, r3
 800475a:	f7fb fef1 	bl	8000540 <__aeabi_dmul>
 800475e:	4602      	mov	r2, r0
 8004760:	460b      	mov	r3, r1
 8004762:	4630      	mov	r0, r6
 8004764:	4639      	mov	r1, r7
 8004766:	f7fb fd33 	bl	80001d0 <__aeabi_dsub>
 800476a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800476e:	4606      	mov	r6, r0
 8004770:	460f      	mov	r7, r1
 8004772:	4620      	mov	r0, r4
 8004774:	4629      	mov	r1, r5
 8004776:	f7fb fd2b 	bl	80001d0 <__aeabi_dsub>
 800477a:	4602      	mov	r2, r0
 800477c:	460b      	mov	r3, r1
 800477e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004782:	f7fb fd25 	bl	80001d0 <__aeabi_dsub>
 8004786:	4642      	mov	r2, r8
 8004788:	464b      	mov	r3, r9
 800478a:	f7fb fed9 	bl	8000540 <__aeabi_dmul>
 800478e:	4602      	mov	r2, r0
 8004790:	460b      	mov	r3, r1
 8004792:	4630      	mov	r0, r6
 8004794:	4639      	mov	r1, r7
 8004796:	f7fb fd1b 	bl	80001d0 <__aeabi_dsub>
 800479a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800479e:	f7fb fecf 	bl	8000540 <__aeabi_dmul>
 80047a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80047aa:	4610      	mov	r0, r2
 80047ac:	4619      	mov	r1, r3
 80047ae:	f7fb fec7 	bl	8000540 <__aeabi_dmul>
 80047b2:	a37b      	add	r3, pc, #492	; (adr r3, 80049a0 <__ieee754_pow+0x6d0>)
 80047b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047b8:	4604      	mov	r4, r0
 80047ba:	460d      	mov	r5, r1
 80047bc:	f7fb fec0 	bl	8000540 <__aeabi_dmul>
 80047c0:	a379      	add	r3, pc, #484	; (adr r3, 80049a8 <__ieee754_pow+0x6d8>)
 80047c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c6:	f7fb fd05 	bl	80001d4 <__adddf3>
 80047ca:	4622      	mov	r2, r4
 80047cc:	462b      	mov	r3, r5
 80047ce:	f7fb feb7 	bl	8000540 <__aeabi_dmul>
 80047d2:	a377      	add	r3, pc, #476	; (adr r3, 80049b0 <__ieee754_pow+0x6e0>)
 80047d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d8:	f7fb fcfc 	bl	80001d4 <__adddf3>
 80047dc:	4622      	mov	r2, r4
 80047de:	462b      	mov	r3, r5
 80047e0:	f7fb feae 	bl	8000540 <__aeabi_dmul>
 80047e4:	a374      	add	r3, pc, #464	; (adr r3, 80049b8 <__ieee754_pow+0x6e8>)
 80047e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ea:	f7fb fcf3 	bl	80001d4 <__adddf3>
 80047ee:	4622      	mov	r2, r4
 80047f0:	462b      	mov	r3, r5
 80047f2:	f7fb fea5 	bl	8000540 <__aeabi_dmul>
 80047f6:	a372      	add	r3, pc, #456	; (adr r3, 80049c0 <__ieee754_pow+0x6f0>)
 80047f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047fc:	f7fb fcea 	bl	80001d4 <__adddf3>
 8004800:	4622      	mov	r2, r4
 8004802:	462b      	mov	r3, r5
 8004804:	f7fb fe9c 	bl	8000540 <__aeabi_dmul>
 8004808:	a36f      	add	r3, pc, #444	; (adr r3, 80049c8 <__ieee754_pow+0x6f8>)
 800480a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480e:	f7fb fce1 	bl	80001d4 <__adddf3>
 8004812:	4622      	mov	r2, r4
 8004814:	4606      	mov	r6, r0
 8004816:	460f      	mov	r7, r1
 8004818:	462b      	mov	r3, r5
 800481a:	4620      	mov	r0, r4
 800481c:	4629      	mov	r1, r5
 800481e:	f7fb fe8f 	bl	8000540 <__aeabi_dmul>
 8004822:	4602      	mov	r2, r0
 8004824:	460b      	mov	r3, r1
 8004826:	4630      	mov	r0, r6
 8004828:	4639      	mov	r1, r7
 800482a:	f7fb fe89 	bl	8000540 <__aeabi_dmul>
 800482e:	4642      	mov	r2, r8
 8004830:	4604      	mov	r4, r0
 8004832:	460d      	mov	r5, r1
 8004834:	464b      	mov	r3, r9
 8004836:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800483a:	f7fb fccb 	bl	80001d4 <__adddf3>
 800483e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004842:	f7fb fe7d 	bl	8000540 <__aeabi_dmul>
 8004846:	4622      	mov	r2, r4
 8004848:	462b      	mov	r3, r5
 800484a:	f7fb fcc3 	bl	80001d4 <__adddf3>
 800484e:	4642      	mov	r2, r8
 8004850:	4606      	mov	r6, r0
 8004852:	460f      	mov	r7, r1
 8004854:	464b      	mov	r3, r9
 8004856:	4640      	mov	r0, r8
 8004858:	4649      	mov	r1, r9
 800485a:	f7fb fe71 	bl	8000540 <__aeabi_dmul>
 800485e:	2200      	movs	r2, #0
 8004860:	4b68      	ldr	r3, [pc, #416]	; (8004a04 <__ieee754_pow+0x734>)
 8004862:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004866:	f7fb fcb5 	bl	80001d4 <__adddf3>
 800486a:	4632      	mov	r2, r6
 800486c:	463b      	mov	r3, r7
 800486e:	f7fb fcb1 	bl	80001d4 <__adddf3>
 8004872:	9802      	ldr	r0, [sp, #8]
 8004874:	460d      	mov	r5, r1
 8004876:	4604      	mov	r4, r0
 8004878:	4602      	mov	r2, r0
 800487a:	460b      	mov	r3, r1
 800487c:	4640      	mov	r0, r8
 800487e:	4649      	mov	r1, r9
 8004880:	f7fb fe5e 	bl	8000540 <__aeabi_dmul>
 8004884:	2200      	movs	r2, #0
 8004886:	4680      	mov	r8, r0
 8004888:	4689      	mov	r9, r1
 800488a:	4b5e      	ldr	r3, [pc, #376]	; (8004a04 <__ieee754_pow+0x734>)
 800488c:	4620      	mov	r0, r4
 800488e:	4629      	mov	r1, r5
 8004890:	f7fb fc9e 	bl	80001d0 <__aeabi_dsub>
 8004894:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004898:	f7fb fc9a 	bl	80001d0 <__aeabi_dsub>
 800489c:	4602      	mov	r2, r0
 800489e:	460b      	mov	r3, r1
 80048a0:	4630      	mov	r0, r6
 80048a2:	4639      	mov	r1, r7
 80048a4:	f7fb fc94 	bl	80001d0 <__aeabi_dsub>
 80048a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80048ac:	f7fb fe48 	bl	8000540 <__aeabi_dmul>
 80048b0:	4622      	mov	r2, r4
 80048b2:	4606      	mov	r6, r0
 80048b4:	460f      	mov	r7, r1
 80048b6:	462b      	mov	r3, r5
 80048b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80048bc:	f7fb fe40 	bl	8000540 <__aeabi_dmul>
 80048c0:	4602      	mov	r2, r0
 80048c2:	460b      	mov	r3, r1
 80048c4:	4630      	mov	r0, r6
 80048c6:	4639      	mov	r1, r7
 80048c8:	f7fb fc84 	bl	80001d4 <__adddf3>
 80048cc:	4606      	mov	r6, r0
 80048ce:	460f      	mov	r7, r1
 80048d0:	4602      	mov	r2, r0
 80048d2:	460b      	mov	r3, r1
 80048d4:	4640      	mov	r0, r8
 80048d6:	4649      	mov	r1, r9
 80048d8:	f7fb fc7c 	bl	80001d4 <__adddf3>
 80048dc:	9802      	ldr	r0, [sp, #8]
 80048de:	a33c      	add	r3, pc, #240	; (adr r3, 80049d0 <__ieee754_pow+0x700>)
 80048e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e4:	4604      	mov	r4, r0
 80048e6:	460d      	mov	r5, r1
 80048e8:	f7fb fe2a 	bl	8000540 <__aeabi_dmul>
 80048ec:	4642      	mov	r2, r8
 80048ee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80048f2:	464b      	mov	r3, r9
 80048f4:	4620      	mov	r0, r4
 80048f6:	4629      	mov	r1, r5
 80048f8:	f7fb fc6a 	bl	80001d0 <__aeabi_dsub>
 80048fc:	4602      	mov	r2, r0
 80048fe:	460b      	mov	r3, r1
 8004900:	4630      	mov	r0, r6
 8004902:	4639      	mov	r1, r7
 8004904:	f7fb fc64 	bl	80001d0 <__aeabi_dsub>
 8004908:	a333      	add	r3, pc, #204	; (adr r3, 80049d8 <__ieee754_pow+0x708>)
 800490a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800490e:	f7fb fe17 	bl	8000540 <__aeabi_dmul>
 8004912:	a333      	add	r3, pc, #204	; (adr r3, 80049e0 <__ieee754_pow+0x710>)
 8004914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004918:	4606      	mov	r6, r0
 800491a:	460f      	mov	r7, r1
 800491c:	4620      	mov	r0, r4
 800491e:	4629      	mov	r1, r5
 8004920:	f7fb fe0e 	bl	8000540 <__aeabi_dmul>
 8004924:	4602      	mov	r2, r0
 8004926:	460b      	mov	r3, r1
 8004928:	4630      	mov	r0, r6
 800492a:	4639      	mov	r1, r7
 800492c:	f7fb fc52 	bl	80001d4 <__adddf3>
 8004930:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004932:	4b35      	ldr	r3, [pc, #212]	; (8004a08 <__ieee754_pow+0x738>)
 8004934:	4413      	add	r3, r2
 8004936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493a:	f7fb fc4b 	bl	80001d4 <__adddf3>
 800493e:	4604      	mov	r4, r0
 8004940:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004942:	460d      	mov	r5, r1
 8004944:	f7fb fd92 	bl	800046c <__aeabi_i2d>
 8004948:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800494a:	4b30      	ldr	r3, [pc, #192]	; (8004a0c <__ieee754_pow+0x73c>)
 800494c:	4413      	add	r3, r2
 800494e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004952:	4606      	mov	r6, r0
 8004954:	460f      	mov	r7, r1
 8004956:	4622      	mov	r2, r4
 8004958:	462b      	mov	r3, r5
 800495a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800495e:	f7fb fc39 	bl	80001d4 <__adddf3>
 8004962:	4642      	mov	r2, r8
 8004964:	464b      	mov	r3, r9
 8004966:	f7fb fc35 	bl	80001d4 <__adddf3>
 800496a:	4632      	mov	r2, r6
 800496c:	463b      	mov	r3, r7
 800496e:	f7fb fc31 	bl	80001d4 <__adddf3>
 8004972:	9802      	ldr	r0, [sp, #8]
 8004974:	4632      	mov	r2, r6
 8004976:	463b      	mov	r3, r7
 8004978:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800497c:	f7fb fc28 	bl	80001d0 <__aeabi_dsub>
 8004980:	4642      	mov	r2, r8
 8004982:	464b      	mov	r3, r9
 8004984:	f7fb fc24 	bl	80001d0 <__aeabi_dsub>
 8004988:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800498c:	e607      	b.n	800459e <__ieee754_pow+0x2ce>
 800498e:	f04f 0a01 	mov.w	sl, #1
 8004992:	e6a5      	b.n	80046e0 <__ieee754_pow+0x410>
 8004994:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80049e8 <__ieee754_pow+0x718>
 8004998:	e613      	b.n	80045c2 <__ieee754_pow+0x2f2>
 800499a:	bf00      	nop
 800499c:	f3af 8000 	nop.w
 80049a0:	4a454eef 	.word	0x4a454eef
 80049a4:	3fca7e28 	.word	0x3fca7e28
 80049a8:	93c9db65 	.word	0x93c9db65
 80049ac:	3fcd864a 	.word	0x3fcd864a
 80049b0:	a91d4101 	.word	0xa91d4101
 80049b4:	3fd17460 	.word	0x3fd17460
 80049b8:	518f264d 	.word	0x518f264d
 80049bc:	3fd55555 	.word	0x3fd55555
 80049c0:	db6fabff 	.word	0xdb6fabff
 80049c4:	3fdb6db6 	.word	0x3fdb6db6
 80049c8:	33333303 	.word	0x33333303
 80049cc:	3fe33333 	.word	0x3fe33333
 80049d0:	e0000000 	.word	0xe0000000
 80049d4:	3feec709 	.word	0x3feec709
 80049d8:	dc3a03fd 	.word	0xdc3a03fd
 80049dc:	3feec709 	.word	0x3feec709
 80049e0:	145b01f5 	.word	0x145b01f5
 80049e4:	be3e2fe0 	.word	0xbe3e2fe0
 80049e8:	00000000 	.word	0x00000000
 80049ec:	3ff00000 	.word	0x3ff00000
 80049f0:	43400000 	.word	0x43400000
 80049f4:	0003988e 	.word	0x0003988e
 80049f8:	000bb679 	.word	0x000bb679
 80049fc:	08005128 	.word	0x08005128
 8004a00:	3ff00000 	.word	0x3ff00000
 8004a04:	40080000 	.word	0x40080000
 8004a08:	08005148 	.word	0x08005148
 8004a0c:	08005138 	.word	0x08005138
 8004a10:	a3b4      	add	r3, pc, #720	; (adr r3, 8004ce4 <__ieee754_pow+0xa14>)
 8004a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a16:	4640      	mov	r0, r8
 8004a18:	4649      	mov	r1, r9
 8004a1a:	f7fb fbdb 	bl	80001d4 <__adddf3>
 8004a1e:	4622      	mov	r2, r4
 8004a20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a24:	462b      	mov	r3, r5
 8004a26:	4630      	mov	r0, r6
 8004a28:	4639      	mov	r1, r7
 8004a2a:	f7fb fbd1 	bl	80001d0 <__aeabi_dsub>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	460b      	mov	r3, r1
 8004a32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a36:	f7fc f813 	bl	8000a60 <__aeabi_dcmpgt>
 8004a3a:	2800      	cmp	r0, #0
 8004a3c:	f47f adfe 	bne.w	800463c <__ieee754_pow+0x36c>
 8004a40:	4aa3      	ldr	r2, [pc, #652]	; (8004cd0 <__ieee754_pow+0xa00>)
 8004a42:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004a46:	4293      	cmp	r3, r2
 8004a48:	f340 810a 	ble.w	8004c60 <__ieee754_pow+0x990>
 8004a4c:	151b      	asrs	r3, r3, #20
 8004a4e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8004a52:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8004a56:	fa4a f303 	asr.w	r3, sl, r3
 8004a5a:	445b      	add	r3, fp
 8004a5c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8004a60:	4e9c      	ldr	r6, [pc, #624]	; (8004cd4 <__ieee754_pow+0xa04>)
 8004a62:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8004a66:	4116      	asrs	r6, r2
 8004a68:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8004a6c:	2000      	movs	r0, #0
 8004a6e:	ea23 0106 	bic.w	r1, r3, r6
 8004a72:	f1c2 0214 	rsb	r2, r2, #20
 8004a76:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8004a7a:	fa4a fa02 	asr.w	sl, sl, r2
 8004a7e:	f1bb 0f00 	cmp.w	fp, #0
 8004a82:	4602      	mov	r2, r0
 8004a84:	460b      	mov	r3, r1
 8004a86:	4620      	mov	r0, r4
 8004a88:	4629      	mov	r1, r5
 8004a8a:	bfb8      	it	lt
 8004a8c:	f1ca 0a00 	rsblt	sl, sl, #0
 8004a90:	f7fb fb9e 	bl	80001d0 <__aeabi_dsub>
 8004a94:	e9cd 0100 	strd	r0, r1, [sp]
 8004a98:	4642      	mov	r2, r8
 8004a9a:	464b      	mov	r3, r9
 8004a9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004aa0:	f7fb fb98 	bl	80001d4 <__adddf3>
 8004aa4:	2000      	movs	r0, #0
 8004aa6:	a378      	add	r3, pc, #480	; (adr r3, 8004c88 <__ieee754_pow+0x9b8>)
 8004aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aac:	4604      	mov	r4, r0
 8004aae:	460d      	mov	r5, r1
 8004ab0:	f7fb fd46 	bl	8000540 <__aeabi_dmul>
 8004ab4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004ab8:	4606      	mov	r6, r0
 8004aba:	460f      	mov	r7, r1
 8004abc:	4620      	mov	r0, r4
 8004abe:	4629      	mov	r1, r5
 8004ac0:	f7fb fb86 	bl	80001d0 <__aeabi_dsub>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	460b      	mov	r3, r1
 8004ac8:	4640      	mov	r0, r8
 8004aca:	4649      	mov	r1, r9
 8004acc:	f7fb fb80 	bl	80001d0 <__aeabi_dsub>
 8004ad0:	a36f      	add	r3, pc, #444	; (adr r3, 8004c90 <__ieee754_pow+0x9c0>)
 8004ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad6:	f7fb fd33 	bl	8000540 <__aeabi_dmul>
 8004ada:	a36f      	add	r3, pc, #444	; (adr r3, 8004c98 <__ieee754_pow+0x9c8>)
 8004adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae0:	4680      	mov	r8, r0
 8004ae2:	4689      	mov	r9, r1
 8004ae4:	4620      	mov	r0, r4
 8004ae6:	4629      	mov	r1, r5
 8004ae8:	f7fb fd2a 	bl	8000540 <__aeabi_dmul>
 8004aec:	4602      	mov	r2, r0
 8004aee:	460b      	mov	r3, r1
 8004af0:	4640      	mov	r0, r8
 8004af2:	4649      	mov	r1, r9
 8004af4:	f7fb fb6e 	bl	80001d4 <__adddf3>
 8004af8:	4604      	mov	r4, r0
 8004afa:	460d      	mov	r5, r1
 8004afc:	4602      	mov	r2, r0
 8004afe:	460b      	mov	r3, r1
 8004b00:	4630      	mov	r0, r6
 8004b02:	4639      	mov	r1, r7
 8004b04:	f7fb fb66 	bl	80001d4 <__adddf3>
 8004b08:	4632      	mov	r2, r6
 8004b0a:	463b      	mov	r3, r7
 8004b0c:	4680      	mov	r8, r0
 8004b0e:	4689      	mov	r9, r1
 8004b10:	f7fb fb5e 	bl	80001d0 <__aeabi_dsub>
 8004b14:	4602      	mov	r2, r0
 8004b16:	460b      	mov	r3, r1
 8004b18:	4620      	mov	r0, r4
 8004b1a:	4629      	mov	r1, r5
 8004b1c:	f7fb fb58 	bl	80001d0 <__aeabi_dsub>
 8004b20:	4642      	mov	r2, r8
 8004b22:	4606      	mov	r6, r0
 8004b24:	460f      	mov	r7, r1
 8004b26:	464b      	mov	r3, r9
 8004b28:	4640      	mov	r0, r8
 8004b2a:	4649      	mov	r1, r9
 8004b2c:	f7fb fd08 	bl	8000540 <__aeabi_dmul>
 8004b30:	a35b      	add	r3, pc, #364	; (adr r3, 8004ca0 <__ieee754_pow+0x9d0>)
 8004b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b36:	4604      	mov	r4, r0
 8004b38:	460d      	mov	r5, r1
 8004b3a:	f7fb fd01 	bl	8000540 <__aeabi_dmul>
 8004b3e:	a35a      	add	r3, pc, #360	; (adr r3, 8004ca8 <__ieee754_pow+0x9d8>)
 8004b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b44:	f7fb fb44 	bl	80001d0 <__aeabi_dsub>
 8004b48:	4622      	mov	r2, r4
 8004b4a:	462b      	mov	r3, r5
 8004b4c:	f7fb fcf8 	bl	8000540 <__aeabi_dmul>
 8004b50:	a357      	add	r3, pc, #348	; (adr r3, 8004cb0 <__ieee754_pow+0x9e0>)
 8004b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b56:	f7fb fb3d 	bl	80001d4 <__adddf3>
 8004b5a:	4622      	mov	r2, r4
 8004b5c:	462b      	mov	r3, r5
 8004b5e:	f7fb fcef 	bl	8000540 <__aeabi_dmul>
 8004b62:	a355      	add	r3, pc, #340	; (adr r3, 8004cb8 <__ieee754_pow+0x9e8>)
 8004b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b68:	f7fb fb32 	bl	80001d0 <__aeabi_dsub>
 8004b6c:	4622      	mov	r2, r4
 8004b6e:	462b      	mov	r3, r5
 8004b70:	f7fb fce6 	bl	8000540 <__aeabi_dmul>
 8004b74:	a352      	add	r3, pc, #328	; (adr r3, 8004cc0 <__ieee754_pow+0x9f0>)
 8004b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b7a:	f7fb fb2b 	bl	80001d4 <__adddf3>
 8004b7e:	4622      	mov	r2, r4
 8004b80:	462b      	mov	r3, r5
 8004b82:	f7fb fcdd 	bl	8000540 <__aeabi_dmul>
 8004b86:	4602      	mov	r2, r0
 8004b88:	460b      	mov	r3, r1
 8004b8a:	4640      	mov	r0, r8
 8004b8c:	4649      	mov	r1, r9
 8004b8e:	f7fb fb1f 	bl	80001d0 <__aeabi_dsub>
 8004b92:	4604      	mov	r4, r0
 8004b94:	460d      	mov	r5, r1
 8004b96:	4602      	mov	r2, r0
 8004b98:	460b      	mov	r3, r1
 8004b9a:	4640      	mov	r0, r8
 8004b9c:	4649      	mov	r1, r9
 8004b9e:	f7fb fccf 	bl	8000540 <__aeabi_dmul>
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	e9cd 0100 	strd	r0, r1, [sp]
 8004ba8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004bac:	4620      	mov	r0, r4
 8004bae:	4629      	mov	r1, r5
 8004bb0:	f7fb fb0e 	bl	80001d0 <__aeabi_dsub>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004bbc:	f7fb fdea 	bl	8000794 <__aeabi_ddiv>
 8004bc0:	4632      	mov	r2, r6
 8004bc2:	4604      	mov	r4, r0
 8004bc4:	460d      	mov	r5, r1
 8004bc6:	463b      	mov	r3, r7
 8004bc8:	4640      	mov	r0, r8
 8004bca:	4649      	mov	r1, r9
 8004bcc:	f7fb fcb8 	bl	8000540 <__aeabi_dmul>
 8004bd0:	4632      	mov	r2, r6
 8004bd2:	463b      	mov	r3, r7
 8004bd4:	f7fb fafe 	bl	80001d4 <__adddf3>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	460b      	mov	r3, r1
 8004bdc:	4620      	mov	r0, r4
 8004bde:	4629      	mov	r1, r5
 8004be0:	f7fb faf6 	bl	80001d0 <__aeabi_dsub>
 8004be4:	4642      	mov	r2, r8
 8004be6:	464b      	mov	r3, r9
 8004be8:	f7fb faf2 	bl	80001d0 <__aeabi_dsub>
 8004bec:	4602      	mov	r2, r0
 8004bee:	460b      	mov	r3, r1
 8004bf0:	2000      	movs	r0, #0
 8004bf2:	4939      	ldr	r1, [pc, #228]	; (8004cd8 <__ieee754_pow+0xa08>)
 8004bf4:	f7fb faec 	bl	80001d0 <__aeabi_dsub>
 8004bf8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8004bfc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004c00:	4602      	mov	r2, r0
 8004c02:	460b      	mov	r3, r1
 8004c04:	da2f      	bge.n	8004c66 <__ieee754_pow+0x996>
 8004c06:	4650      	mov	r0, sl
 8004c08:	ec43 2b10 	vmov	d0, r2, r3
 8004c0c:	f000 f9b4 	bl	8004f78 <scalbn>
 8004c10:	ec51 0b10 	vmov	r0, r1, d0
 8004c14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c18:	f7ff bbf1 	b.w	80043fe <__ieee754_pow+0x12e>
 8004c1c:	4b2f      	ldr	r3, [pc, #188]	; (8004cdc <__ieee754_pow+0xa0c>)
 8004c1e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8004c22:	429e      	cmp	r6, r3
 8004c24:	f77f af0c 	ble.w	8004a40 <__ieee754_pow+0x770>
 8004c28:	4b2d      	ldr	r3, [pc, #180]	; (8004ce0 <__ieee754_pow+0xa10>)
 8004c2a:	440b      	add	r3, r1
 8004c2c:	4303      	orrs	r3, r0
 8004c2e:	d00b      	beq.n	8004c48 <__ieee754_pow+0x978>
 8004c30:	a325      	add	r3, pc, #148	; (adr r3, 8004cc8 <__ieee754_pow+0x9f8>)
 8004c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c3a:	f7fb fc81 	bl	8000540 <__aeabi_dmul>
 8004c3e:	a322      	add	r3, pc, #136	; (adr r3, 8004cc8 <__ieee754_pow+0x9f8>)
 8004c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c44:	f7ff bbdb 	b.w	80043fe <__ieee754_pow+0x12e>
 8004c48:	4622      	mov	r2, r4
 8004c4a:	462b      	mov	r3, r5
 8004c4c:	f7fb fac0 	bl	80001d0 <__aeabi_dsub>
 8004c50:	4642      	mov	r2, r8
 8004c52:	464b      	mov	r3, r9
 8004c54:	f7fb fefa 	bl	8000a4c <__aeabi_dcmpge>
 8004c58:	2800      	cmp	r0, #0
 8004c5a:	f43f aef1 	beq.w	8004a40 <__ieee754_pow+0x770>
 8004c5e:	e7e7      	b.n	8004c30 <__ieee754_pow+0x960>
 8004c60:	f04f 0a00 	mov.w	sl, #0
 8004c64:	e718      	b.n	8004a98 <__ieee754_pow+0x7c8>
 8004c66:	4621      	mov	r1, r4
 8004c68:	e7d4      	b.n	8004c14 <__ieee754_pow+0x944>
 8004c6a:	2000      	movs	r0, #0
 8004c6c:	491a      	ldr	r1, [pc, #104]	; (8004cd8 <__ieee754_pow+0xa08>)
 8004c6e:	f7ff bb8f 	b.w	8004390 <__ieee754_pow+0xc0>
 8004c72:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004c76:	f7ff bb8b 	b.w	8004390 <__ieee754_pow+0xc0>
 8004c7a:	4630      	mov	r0, r6
 8004c7c:	4639      	mov	r1, r7
 8004c7e:	f7ff bb87 	b.w	8004390 <__ieee754_pow+0xc0>
 8004c82:	4693      	mov	fp, r2
 8004c84:	f7ff bb98 	b.w	80043b8 <__ieee754_pow+0xe8>
 8004c88:	00000000 	.word	0x00000000
 8004c8c:	3fe62e43 	.word	0x3fe62e43
 8004c90:	fefa39ef 	.word	0xfefa39ef
 8004c94:	3fe62e42 	.word	0x3fe62e42
 8004c98:	0ca86c39 	.word	0x0ca86c39
 8004c9c:	be205c61 	.word	0xbe205c61
 8004ca0:	72bea4d0 	.word	0x72bea4d0
 8004ca4:	3e663769 	.word	0x3e663769
 8004ca8:	c5d26bf1 	.word	0xc5d26bf1
 8004cac:	3ebbbd41 	.word	0x3ebbbd41
 8004cb0:	af25de2c 	.word	0xaf25de2c
 8004cb4:	3f11566a 	.word	0x3f11566a
 8004cb8:	16bebd93 	.word	0x16bebd93
 8004cbc:	3f66c16c 	.word	0x3f66c16c
 8004cc0:	5555553e 	.word	0x5555553e
 8004cc4:	3fc55555 	.word	0x3fc55555
 8004cc8:	c2f8f359 	.word	0xc2f8f359
 8004ccc:	01a56e1f 	.word	0x01a56e1f
 8004cd0:	3fe00000 	.word	0x3fe00000
 8004cd4:	000fffff 	.word	0x000fffff
 8004cd8:	3ff00000 	.word	0x3ff00000
 8004cdc:	4090cbff 	.word	0x4090cbff
 8004ce0:	3f6f3400 	.word	0x3f6f3400
 8004ce4:	652b82fe 	.word	0x652b82fe
 8004ce8:	3c971547 	.word	0x3c971547

08004cec <__ieee754_sqrt>:
 8004cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cf0:	4955      	ldr	r1, [pc, #340]	; (8004e48 <__ieee754_sqrt+0x15c>)
 8004cf2:	ec55 4b10 	vmov	r4, r5, d0
 8004cf6:	43a9      	bics	r1, r5
 8004cf8:	462b      	mov	r3, r5
 8004cfa:	462a      	mov	r2, r5
 8004cfc:	d112      	bne.n	8004d24 <__ieee754_sqrt+0x38>
 8004cfe:	ee10 2a10 	vmov	r2, s0
 8004d02:	ee10 0a10 	vmov	r0, s0
 8004d06:	4629      	mov	r1, r5
 8004d08:	f7fb fc1a 	bl	8000540 <__aeabi_dmul>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	460b      	mov	r3, r1
 8004d10:	4620      	mov	r0, r4
 8004d12:	4629      	mov	r1, r5
 8004d14:	f7fb fa5e 	bl	80001d4 <__adddf3>
 8004d18:	4604      	mov	r4, r0
 8004d1a:	460d      	mov	r5, r1
 8004d1c:	ec45 4b10 	vmov	d0, r4, r5
 8004d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d24:	2d00      	cmp	r5, #0
 8004d26:	ee10 0a10 	vmov	r0, s0
 8004d2a:	4621      	mov	r1, r4
 8004d2c:	dc0f      	bgt.n	8004d4e <__ieee754_sqrt+0x62>
 8004d2e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8004d32:	4330      	orrs	r0, r6
 8004d34:	d0f2      	beq.n	8004d1c <__ieee754_sqrt+0x30>
 8004d36:	b155      	cbz	r5, 8004d4e <__ieee754_sqrt+0x62>
 8004d38:	ee10 2a10 	vmov	r2, s0
 8004d3c:	4620      	mov	r0, r4
 8004d3e:	4629      	mov	r1, r5
 8004d40:	f7fb fa46 	bl	80001d0 <__aeabi_dsub>
 8004d44:	4602      	mov	r2, r0
 8004d46:	460b      	mov	r3, r1
 8004d48:	f7fb fd24 	bl	8000794 <__aeabi_ddiv>
 8004d4c:	e7e4      	b.n	8004d18 <__ieee754_sqrt+0x2c>
 8004d4e:	151b      	asrs	r3, r3, #20
 8004d50:	d073      	beq.n	8004e3a <__ieee754_sqrt+0x14e>
 8004d52:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004d56:	07dd      	lsls	r5, r3, #31
 8004d58:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8004d5c:	bf48      	it	mi
 8004d5e:	0fc8      	lsrmi	r0, r1, #31
 8004d60:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004d64:	bf44      	itt	mi
 8004d66:	0049      	lslmi	r1, r1, #1
 8004d68:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8004d6c:	2500      	movs	r5, #0
 8004d6e:	1058      	asrs	r0, r3, #1
 8004d70:	0fcb      	lsrs	r3, r1, #31
 8004d72:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8004d76:	0049      	lsls	r1, r1, #1
 8004d78:	2316      	movs	r3, #22
 8004d7a:	462c      	mov	r4, r5
 8004d7c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8004d80:	19a7      	adds	r7, r4, r6
 8004d82:	4297      	cmp	r7, r2
 8004d84:	bfde      	ittt	le
 8004d86:	19bc      	addle	r4, r7, r6
 8004d88:	1bd2      	suble	r2, r2, r7
 8004d8a:	19ad      	addle	r5, r5, r6
 8004d8c:	0fcf      	lsrs	r7, r1, #31
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8004d94:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004d98:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004d9c:	d1f0      	bne.n	8004d80 <__ieee754_sqrt+0x94>
 8004d9e:	f04f 0c20 	mov.w	ip, #32
 8004da2:	469e      	mov	lr, r3
 8004da4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004da8:	42a2      	cmp	r2, r4
 8004daa:	eb06 070e 	add.w	r7, r6, lr
 8004dae:	dc02      	bgt.n	8004db6 <__ieee754_sqrt+0xca>
 8004db0:	d112      	bne.n	8004dd8 <__ieee754_sqrt+0xec>
 8004db2:	428f      	cmp	r7, r1
 8004db4:	d810      	bhi.n	8004dd8 <__ieee754_sqrt+0xec>
 8004db6:	2f00      	cmp	r7, #0
 8004db8:	eb07 0e06 	add.w	lr, r7, r6
 8004dbc:	da42      	bge.n	8004e44 <__ieee754_sqrt+0x158>
 8004dbe:	f1be 0f00 	cmp.w	lr, #0
 8004dc2:	db3f      	blt.n	8004e44 <__ieee754_sqrt+0x158>
 8004dc4:	f104 0801 	add.w	r8, r4, #1
 8004dc8:	1b12      	subs	r2, r2, r4
 8004dca:	428f      	cmp	r7, r1
 8004dcc:	bf88      	it	hi
 8004dce:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8004dd2:	1bc9      	subs	r1, r1, r7
 8004dd4:	4433      	add	r3, r6
 8004dd6:	4644      	mov	r4, r8
 8004dd8:	0052      	lsls	r2, r2, #1
 8004dda:	f1bc 0c01 	subs.w	ip, ip, #1
 8004dde:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8004de2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004de6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004dea:	d1dd      	bne.n	8004da8 <__ieee754_sqrt+0xbc>
 8004dec:	430a      	orrs	r2, r1
 8004dee:	d006      	beq.n	8004dfe <__ieee754_sqrt+0x112>
 8004df0:	1c5c      	adds	r4, r3, #1
 8004df2:	bf13      	iteet	ne
 8004df4:	3301      	addne	r3, #1
 8004df6:	3501      	addeq	r5, #1
 8004df8:	4663      	moveq	r3, ip
 8004dfa:	f023 0301 	bicne.w	r3, r3, #1
 8004dfe:	106a      	asrs	r2, r5, #1
 8004e00:	085b      	lsrs	r3, r3, #1
 8004e02:	07e9      	lsls	r1, r5, #31
 8004e04:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8004e08:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8004e0c:	bf48      	it	mi
 8004e0e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8004e12:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8004e16:	461c      	mov	r4, r3
 8004e18:	e780      	b.n	8004d1c <__ieee754_sqrt+0x30>
 8004e1a:	0aca      	lsrs	r2, r1, #11
 8004e1c:	3815      	subs	r0, #21
 8004e1e:	0549      	lsls	r1, r1, #21
 8004e20:	2a00      	cmp	r2, #0
 8004e22:	d0fa      	beq.n	8004e1a <__ieee754_sqrt+0x12e>
 8004e24:	02d6      	lsls	r6, r2, #11
 8004e26:	d50a      	bpl.n	8004e3e <__ieee754_sqrt+0x152>
 8004e28:	f1c3 0420 	rsb	r4, r3, #32
 8004e2c:	fa21 f404 	lsr.w	r4, r1, r4
 8004e30:	1e5d      	subs	r5, r3, #1
 8004e32:	4099      	lsls	r1, r3
 8004e34:	4322      	orrs	r2, r4
 8004e36:	1b43      	subs	r3, r0, r5
 8004e38:	e78b      	b.n	8004d52 <__ieee754_sqrt+0x66>
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	e7f0      	b.n	8004e20 <__ieee754_sqrt+0x134>
 8004e3e:	0052      	lsls	r2, r2, #1
 8004e40:	3301      	adds	r3, #1
 8004e42:	e7ef      	b.n	8004e24 <__ieee754_sqrt+0x138>
 8004e44:	46a0      	mov	r8, r4
 8004e46:	e7bf      	b.n	8004dc8 <__ieee754_sqrt+0xdc>
 8004e48:	7ff00000 	.word	0x7ff00000

08004e4c <finite>:
 8004e4c:	ee10 3a90 	vmov	r3, s1
 8004e50:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8004e54:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8004e58:	0fc0      	lsrs	r0, r0, #31
 8004e5a:	4770      	bx	lr

08004e5c <matherr>:
 8004e5c:	2000      	movs	r0, #0
 8004e5e:	4770      	bx	lr

08004e60 <nan>:
 8004e60:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8004e68 <nan+0x8>
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
 8004e68:	00000000 	.word	0x00000000
 8004e6c:	7ff80000 	.word	0x7ff80000

08004e70 <rint>:
 8004e70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e72:	ec51 0b10 	vmov	r0, r1, d0
 8004e76:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004e7a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8004e7e:	2e13      	cmp	r6, #19
 8004e80:	460b      	mov	r3, r1
 8004e82:	ee10 4a10 	vmov	r4, s0
 8004e86:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8004e8a:	dc56      	bgt.n	8004f3a <rint+0xca>
 8004e8c:	2e00      	cmp	r6, #0
 8004e8e:	da2b      	bge.n	8004ee8 <rint+0x78>
 8004e90:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8004e94:	4302      	orrs	r2, r0
 8004e96:	d023      	beq.n	8004ee0 <rint+0x70>
 8004e98:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8004e9c:	4302      	orrs	r2, r0
 8004e9e:	4254      	negs	r4, r2
 8004ea0:	4314      	orrs	r4, r2
 8004ea2:	0c4b      	lsrs	r3, r1, #17
 8004ea4:	0b24      	lsrs	r4, r4, #12
 8004ea6:	045b      	lsls	r3, r3, #17
 8004ea8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8004eac:	ea44 0103 	orr.w	r1, r4, r3
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	492f      	ldr	r1, [pc, #188]	; (8004f70 <rint+0x100>)
 8004eb4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8004eb8:	e9d1 6700 	ldrd	r6, r7, [r1]
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	4639      	mov	r1, r7
 8004ec0:	4630      	mov	r0, r6
 8004ec2:	f7fb f987 	bl	80001d4 <__adddf3>
 8004ec6:	e9cd 0100 	strd	r0, r1, [sp]
 8004eca:	463b      	mov	r3, r7
 8004ecc:	4632      	mov	r2, r6
 8004ece:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004ed2:	f7fb f97d 	bl	80001d0 <__aeabi_dsub>
 8004ed6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004eda:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8004ede:	4639      	mov	r1, r7
 8004ee0:	ec41 0b10 	vmov	d0, r0, r1
 8004ee4:	b003      	add	sp, #12
 8004ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ee8:	4a22      	ldr	r2, [pc, #136]	; (8004f74 <rint+0x104>)
 8004eea:	4132      	asrs	r2, r6
 8004eec:	ea01 0702 	and.w	r7, r1, r2
 8004ef0:	4307      	orrs	r7, r0
 8004ef2:	d0f5      	beq.n	8004ee0 <rint+0x70>
 8004ef4:	0852      	lsrs	r2, r2, #1
 8004ef6:	4011      	ands	r1, r2
 8004ef8:	430c      	orrs	r4, r1
 8004efa:	d00b      	beq.n	8004f14 <rint+0xa4>
 8004efc:	ea23 0202 	bic.w	r2, r3, r2
 8004f00:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f04:	2e13      	cmp	r6, #19
 8004f06:	fa43 f306 	asr.w	r3, r3, r6
 8004f0a:	bf0c      	ite	eq
 8004f0c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8004f10:	2400      	movne	r4, #0
 8004f12:	4313      	orrs	r3, r2
 8004f14:	4916      	ldr	r1, [pc, #88]	; (8004f70 <rint+0x100>)
 8004f16:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8004f1a:	4622      	mov	r2, r4
 8004f1c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8004f20:	4620      	mov	r0, r4
 8004f22:	4629      	mov	r1, r5
 8004f24:	f7fb f956 	bl	80001d4 <__adddf3>
 8004f28:	e9cd 0100 	strd	r0, r1, [sp]
 8004f2c:	4622      	mov	r2, r4
 8004f2e:	462b      	mov	r3, r5
 8004f30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004f34:	f7fb f94c 	bl	80001d0 <__aeabi_dsub>
 8004f38:	e7d2      	b.n	8004ee0 <rint+0x70>
 8004f3a:	2e33      	cmp	r6, #51	; 0x33
 8004f3c:	dd07      	ble.n	8004f4e <rint+0xde>
 8004f3e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8004f42:	d1cd      	bne.n	8004ee0 <rint+0x70>
 8004f44:	ee10 2a10 	vmov	r2, s0
 8004f48:	f7fb f944 	bl	80001d4 <__adddf3>
 8004f4c:	e7c8      	b.n	8004ee0 <rint+0x70>
 8004f4e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8004f52:	f04f 32ff 	mov.w	r2, #4294967295
 8004f56:	40f2      	lsrs	r2, r6
 8004f58:	4210      	tst	r0, r2
 8004f5a:	d0c1      	beq.n	8004ee0 <rint+0x70>
 8004f5c:	0852      	lsrs	r2, r2, #1
 8004f5e:	4210      	tst	r0, r2
 8004f60:	bf1f      	itttt	ne
 8004f62:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8004f66:	ea20 0202 	bicne.w	r2, r0, r2
 8004f6a:	4134      	asrne	r4, r6
 8004f6c:	4314      	orrne	r4, r2
 8004f6e:	e7d1      	b.n	8004f14 <rint+0xa4>
 8004f70:	08005158 	.word	0x08005158
 8004f74:	000fffff 	.word	0x000fffff

08004f78 <scalbn>:
 8004f78:	b570      	push	{r4, r5, r6, lr}
 8004f7a:	ec55 4b10 	vmov	r4, r5, d0
 8004f7e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8004f82:	4606      	mov	r6, r0
 8004f84:	462b      	mov	r3, r5
 8004f86:	b9aa      	cbnz	r2, 8004fb4 <scalbn+0x3c>
 8004f88:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8004f8c:	4323      	orrs	r3, r4
 8004f8e:	d03b      	beq.n	8005008 <scalbn+0x90>
 8004f90:	4b31      	ldr	r3, [pc, #196]	; (8005058 <scalbn+0xe0>)
 8004f92:	4629      	mov	r1, r5
 8004f94:	2200      	movs	r2, #0
 8004f96:	ee10 0a10 	vmov	r0, s0
 8004f9a:	f7fb fad1 	bl	8000540 <__aeabi_dmul>
 8004f9e:	4b2f      	ldr	r3, [pc, #188]	; (800505c <scalbn+0xe4>)
 8004fa0:	429e      	cmp	r6, r3
 8004fa2:	4604      	mov	r4, r0
 8004fa4:	460d      	mov	r5, r1
 8004fa6:	da12      	bge.n	8004fce <scalbn+0x56>
 8004fa8:	a327      	add	r3, pc, #156	; (adr r3, 8005048 <scalbn+0xd0>)
 8004faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fae:	f7fb fac7 	bl	8000540 <__aeabi_dmul>
 8004fb2:	e009      	b.n	8004fc8 <scalbn+0x50>
 8004fb4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8004fb8:	428a      	cmp	r2, r1
 8004fba:	d10c      	bne.n	8004fd6 <scalbn+0x5e>
 8004fbc:	ee10 2a10 	vmov	r2, s0
 8004fc0:	4620      	mov	r0, r4
 8004fc2:	4629      	mov	r1, r5
 8004fc4:	f7fb f906 	bl	80001d4 <__adddf3>
 8004fc8:	4604      	mov	r4, r0
 8004fca:	460d      	mov	r5, r1
 8004fcc:	e01c      	b.n	8005008 <scalbn+0x90>
 8004fce:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	3a36      	subs	r2, #54	; 0x36
 8004fd6:	4432      	add	r2, r6
 8004fd8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8004fdc:	428a      	cmp	r2, r1
 8004fde:	dd0b      	ble.n	8004ff8 <scalbn+0x80>
 8004fe0:	ec45 4b11 	vmov	d1, r4, r5
 8004fe4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8005050 <scalbn+0xd8>
 8004fe8:	f000 f83c 	bl	8005064 <copysign>
 8004fec:	a318      	add	r3, pc, #96	; (adr r3, 8005050 <scalbn+0xd8>)
 8004fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff2:	ec51 0b10 	vmov	r0, r1, d0
 8004ff6:	e7da      	b.n	8004fae <scalbn+0x36>
 8004ff8:	2a00      	cmp	r2, #0
 8004ffa:	dd08      	ble.n	800500e <scalbn+0x96>
 8004ffc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005000:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005004:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005008:	ec45 4b10 	vmov	d0, r4, r5
 800500c:	bd70      	pop	{r4, r5, r6, pc}
 800500e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005012:	da0d      	bge.n	8005030 <scalbn+0xb8>
 8005014:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005018:	429e      	cmp	r6, r3
 800501a:	ec45 4b11 	vmov	d1, r4, r5
 800501e:	dce1      	bgt.n	8004fe4 <scalbn+0x6c>
 8005020:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8005048 <scalbn+0xd0>
 8005024:	f000 f81e 	bl	8005064 <copysign>
 8005028:	a307      	add	r3, pc, #28	; (adr r3, 8005048 <scalbn+0xd0>)
 800502a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502e:	e7e0      	b.n	8004ff2 <scalbn+0x7a>
 8005030:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005034:	3236      	adds	r2, #54	; 0x36
 8005036:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800503a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800503e:	4620      	mov	r0, r4
 8005040:	4629      	mov	r1, r5
 8005042:	2200      	movs	r2, #0
 8005044:	4b06      	ldr	r3, [pc, #24]	; (8005060 <scalbn+0xe8>)
 8005046:	e7b2      	b.n	8004fae <scalbn+0x36>
 8005048:	c2f8f359 	.word	0xc2f8f359
 800504c:	01a56e1f 	.word	0x01a56e1f
 8005050:	8800759c 	.word	0x8800759c
 8005054:	7e37e43c 	.word	0x7e37e43c
 8005058:	43500000 	.word	0x43500000
 800505c:	ffff3cb0 	.word	0xffff3cb0
 8005060:	3c900000 	.word	0x3c900000

08005064 <copysign>:
 8005064:	ec51 0b10 	vmov	r0, r1, d0
 8005068:	ee11 0a90 	vmov	r0, s3
 800506c:	ee10 2a10 	vmov	r2, s0
 8005070:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005074:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8005078:	ea41 0300 	orr.w	r3, r1, r0
 800507c:	ec43 2b10 	vmov	d0, r2, r3
 8005080:	4770      	bx	lr
	...

08005084 <_init>:
 8005084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005086:	bf00      	nop
 8005088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800508a:	bc08      	pop	{r3}
 800508c:	469e      	mov	lr, r3
 800508e:	4770      	bx	lr

08005090 <_fini>:
 8005090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005092:	bf00      	nop
 8005094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005096:	bc08      	pop	{r3}
 8005098:	469e      	mov	lr, r3
 800509a:	4770      	bx	lr
