Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/alfaquillo/tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 99950cfc254e48ed950a5362ccaf5f68 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BufINOUT_tb_behav xil_defaultlib.BufINOUT_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexor2a1de8bits
Compiling module xil_defaultlib.Registro8Ena
Compiling module xil_defaultlib.BufferTri8bits
Compiling module xil_defaultlib.BufINOUT
Compiling module xil_defaultlib.BufINOUT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BufINOUT_tb_behav
