(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param8 = {(!((^(8'h9c)) ~^ (+(8'ha1))))})
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire3;
  input wire signed [(4'h8):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire7;
  wire [(4'h8):(1'h0)] wire5;
  wire signed [(3'h4):(1'h0)] wire4;
  reg signed [(2'h3):(1'h0)] reg6 = (1'h0);
  assign y = {wire7, wire5, wire4, reg6, (1'h0)};
  assign wire4 = (($signed((wire0 & (8'hab))) ?
                         $unsigned($unsigned(wire1)) : (wire1 <= $unsigned(wire2))) ?
                     wire0 : $unsigned($unsigned(wire0)));
  assign wire5 = $unsigned($signed($signed((wire0 ? wire1 : (8'haa)))));
  always
    @(posedge clk) begin
      reg6 <= wire1;
    end
  assign wire7 = ($signed(((wire1 ? (8'ha7) : wire1) ?
                     $unsigned(wire3) : (&reg6))) ^ $signed($signed($unsigned(wire5))));
endmodule