Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1a557b9e0609439d8fe22541703c5594 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot WB_StageTB_behav xil_defaultlib.WB_StageTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
