/*
 * defines for each channel
 */
#define DMAC_CH_DISABLE                0
#define DMAC_CH_ENABLE                 1

#define DMAC_CH_DST_SEL_M0             0
#define DMAC_CH_DST_SEL_M1             1

#define DMAC_CH_SRC_SEL_M0             0
#define DMAC_CH_SRC_SEL_M1             1

#define DMAC_CH_DSTAD_CTL_INC          0
#define DMAC_CH_DSTAD_CTL_DEC          1
#define DMAC_CH_DSTAD_CTL_FIX          2

#define DMAC_CH_SRCAD_CTL_INC          0
#define DMAC_CH_SRCAD_CTL_DEC          1
#define DMAC_CH_SRCAD_CTL_FIX          2

#define DMAC_CH_MODE_HW_HANDSHAKE      1

#define DMAC_CH_SRC_WIDTH_8_BITS       0
#define DMAC_CH_SRC_WIDTH_16_BITS      1
#define DMAC_CH_SRC_WIDTH_32_BITS      2

#define DMAC_CH_DST_WIDTH_8_BITS       0
#define DMAC_CH_DST_WIDTH_16_BITS      1
#define DMAC_CH_DST_WIDTH_32_BITS      2

#define DMAC_CH_ABT_TRANSFER           1

#define DMAC_CH_PROT1_PRIVILEGED_MODE  1
#define DMAC_CH_PROT1_USER_MODE        0

#define DMAC_CH_PROT2_BUFFERABLE       1
#define DMAC_CH_PROT2_NON_BUFFERABLE   0

#define DMAC_CH_PROT3_CACHEABLE        1
#define DMAC_CH_PROT3_NON_CACHEABLE    0

#define DMAC_CH_PRI_LEVEL_0            0
#define DMAC_CH_PRI_LEVEL_1            1
#define DMAC_CH_PRI_LEVEL_2            2
#define DMAC_CH_PRI_LEVEL_3            3

#define DMAC_CH_TC_MASK_DISABLE        0
#define DMAC_CH_TC_MASK_ENABLE         1

#define DMAC_MAX_CHANNEL_NUM           (8)


#define DMAC_CH0_ID                    (1 << 0)
#define DMAC_CH1_ID                    (1 << 1)
#define DMAC_CH2_ID                    (1 << 2)
#define DMAC_CH3_ID                    (1 << 3)
#define DMAC_CH4_ID                    (1 << 4)
#define DMAC_CH5_ID                    (1 << 5)
#define DMAC_CH6_ID                    (1 << 6)
#define DMAC_CH7_ID                    (1 << 7)
#define DMAC_CH_ID(idx)                (1 << idx) 

#define DMAC_LITTLE_ENDIAN             (0)
#define DMAC_BIG_ENDIAN                (1)



#include <linux/config.h>
#include <linux/module.h>
#include <linux/moduleparam.h>
#include <linux/init.h>
#include <linux/delay.h>

#include <linux/kernel.h>	/* printk() */
#include <linux/errno.h>	/* error codes */
#include <linux/types.h>	/* size_t */
#include <linux/proc_fs.h>
#include <linux/interrupt.h>
#include <linux/pci.h>

#include <asm/system.h>		/* cli(), *_flags */
#include <asm/uaccess.h>	/* copy_*_user */

#include <asm/arch/star_powermgt.h>
#include <asm/arch/star_misc.h>
#include <asm/arch/star_i2s.h>
#include <asm/arch/star_dmac.h>

MODULE_AUTHOR("Mac Lin");
MODULE_LICENSE("Dual BSD/GPL");


#define CONFIG_I2S_USE_DMA
//Debug = left only
#define DEBUG	

static struct proc_dir_entry *star_i2s_proc_entry=NULL;
static u32 sampling_rate=32000;
static u32 sample_size=16;

#define DMA_TRANSFER_MAX_BYTE    (0xfff<<(sample_size>>4)) 
#define BUFSIZE (0xfff<<4) //twice the 32-bit DMA transfer byte size

static u8* lbuffer;
static u8* lbuffer_p;
static u32 llen=0;
static u32 lpos=0;
static u32 i2s_err_lur=0;

static u32 debug=0;
#define DEBUG_PRINT(arg...) if(debug) printk(arg);

//=================================================================================
//
#ifdef CONFIG_I2S_USE_DMA
typedef struct _DMAC_HARDWARE_HANDSHAKE_OBJ_    DMAC_HARDWARE_HANDSHAKE_OBJ_T;

struct _DMAC_HARDWARE_HANDSHAKE_OBJ_
{
    unsigned int    src_addr;                     //Src address
    unsigned int    dst_addr;                     //Dst address
    unsigned int    src_master;                   //0:AHB0, 1:AHB1
    unsigned int    dst_master;                   //0:AHB0, 1:AHB1
    unsigned int    dstad_ctl;                    //0:Incr, 1:Decr, 2:Fix
    unsigned int    srcad_ctl;                    //0:Incr, 1:Decr, 2:Fix
    unsigned int    src_width;                    //0:8bits, 1:16bits, 2:32bits
    unsigned int    dst_width;                    //0:8bits, 1:16bits, 2:32bits
    unsigned int    transfer_bytes;               //Byte Count to be transferred
    unsigned int    channel_id;                   //0~7 for Channel0-7 selection
    unsigned int    channel_num;                   //0~7
    unsigned int    target_select;                //target ID
    unsigned int    src_burst_size;               //number of transfer 
}; 

static DMAC_HARDWARE_HANDSHAKE_OBJ_T    i2s_wm8759_dma_handshake_left_tx;
static DMAC_HARDWARE_HANDSHAKE_OBJ_T    i2s_wm8759_dma_handshake_right_tx;

static u32                          i2s_wm8759_dma_right_tx_channel = 1;




void Hal_Dmac_Configure_DMA_Handshake(DMAC_HARDWARE_HANDSHAKE_OBJ_T *dmac_obj)
{
    u32    channel_control,interrupt_mask_config,ch;

    
    /*
     * Configure DMA controller for UART's hardware DMA handshake mode
     */    
    HAL_DMAC_DISABLE();
    
//#if (ENDIAN_MODE == BIG_ENDIAN)
#if 0
    /*Set Master0 and Master 1 endianness as Big Endian*/
    HAL_DMAC_SET_MASTER0_BIG_ENDIAN();
    HAL_DMAC_SET_MASTER1_BIG_ENDIAN();
#else
    /*Set Master0 and Master 1 endianness as Little Endian*/
    HAL_DMAC_SET_MASTER0_LITTLE_ENDIAN();
    HAL_DMAC_SET_MASTER1_LITTLE_ENDIAN();
#endif

    //Clear TC interrupt status    
    HAL_DMAC_CLEAR_TERMINAL_COUNT_INTERRUPT_STATUS(0xFF);        // 8 channels

    //Clear Errot/Abort interrupt status    
    HAL_DMAC_CLEAR_ERROR_ABORT_INTERRUPT_STATUS(0x00FF00FF);    // 8 channels

    /*
     * Configure DMA's channel control
     */   
    channel_control = ((DMAC_CH_TC_MASK_DISABLE << 31) | \
                       ((dmac_obj->target_select&0xf) << 25) | \
                       (DMAC_CH_PRI_LEVEL_3 << 22) | \
                       (DMAC_CH_PROT3_NON_CACHEABLE << 21) | \
                       (DMAC_CH_PROT2_NON_BUFFERABLE << 20) | \
                       (DMAC_CH_PROT1_PRIVILEGED_MODE << 19) | \
                       ((dmac_obj->src_burst_size&0x7) << 16) | \
                       ((dmac_obj->src_width&0x7) << 11) | \
                       ((dmac_obj->dst_width&0x7) << 8) | \
                       (DMAC_CH_MODE_HW_HANDSHAKE << 7) | \
                       ((dmac_obj->srcad_ctl&0x3) << 5) | \
                       ((dmac_obj->dstad_ctl&0x3) << 3) | \
                       (dmac_obj->src_master << 2) | \
                       (dmac_obj->dst_master << 1) | \
                       (DMAC_CH_DISABLE));

    for (ch = 0; ch < DMAC_MAX_CHANNEL_NUM; ch++)
    {
        if (dmac_obj->channel_id & DMAC_CH_ID(ch))
        {  
            // 1. Set CSR
            DMAC_CH_CSR_REG(ch) = channel_control & 0xFFFFFFFE; //Disable CH(n) DMA
                
            // 2.1 Reset Abort/Error/Terminal Count INT 
            DMAC_CH_CFG_REG(ch) &= ~(0x07);
            
            // 2.2 Disable  Abort Count INT        
            interrupt_mask_config = (1 << 2);
            
            DMAC_CH_CFG_REG(ch) |= (interrupt_mask_config & 0x07);
        }                               	
    }

    for (ch = 0; ch < DMAC_MAX_CHANNEL_NUM; ch++)
    {
        if (dmac_obj->channel_id & DMAC_CH_ID(ch))
        {  
            //Set Src address register
            DMAC_CH_SRC_ADDR_REG(ch)= dmac_obj->src_addr;

            //Set Dst address register
            DMAC_CH_DST_ADDR_REG(ch)= dmac_obj->dst_addr;    

            //Set Transfer Number
            if (dmac_obj->src_width == DMAC_CH_SRC_WIDTH_8_BITS)
            {
                DMAC_CH_SIZE_REG(ch) = (dmac_obj->transfer_bytes & 0x0FFF);
                DEBUG_PRINT("%s: 8-bits transfer_bytes=%d, DMAC_CH_SIZE_REG(%d)=%.8x\n",__FUNCTION__,dmac_obj->transfer_bytes,ch,DMAC_CH_SIZE_REG(ch));
            }
            else if (dmac_obj->src_width == DMAC_CH_SRC_WIDTH_16_BITS)
            {                                  
                DMAC_CH_SIZE_REG(ch) = ((dmac_obj->transfer_bytes >> 1) + (dmac_obj->transfer_bytes % 2)) & 0x0FFF;
                DEBUG_PRINT("%s: 16-bits transfer_bytes=%d, DMAC_CH_SIZE_REG(%d)=%.8x\n",__FUNCTION__,dmac_obj->transfer_bytes,ch,DMAC_CH_SIZE_REG(ch));
            }
            else if (dmac_obj->src_width == DMAC_CH_SRC_WIDTH_32_BITS)
            {
                DMAC_CH_SIZE_REG(ch) = ((dmac_obj->transfer_bytes >> 2) + ((dmac_obj->transfer_bytes % 4) ? 1 : 0)) & 0x0FFF;
                DEBUG_PRINT("%s: 32-bits transfer_bytes=%d, DMAC_CH_SIZE_REG(%d)=%.8x\n",__FUNCTION__,dmac_obj->transfer_bytes,ch,DMAC_CH_SIZE_REG(ch));
            }
            else
            {
            	DEBUG_PRINT("%s: dead\n",__FUNCTION__);
                while (1);
            }

            //Enable Channel DMA transfer 
            HAL_DMAC_ENABLE_CHANNEL(ch);
             
            //Set Channel's Sync logic
            DMAC_SYNC_REG |= (1 << ch);

            //For NON Chain Transfer, clear LLP registers
            DMAC_CH_LLP_REG(ch) = 0;
        }
    }
}

void I2s_WM8759_Configure_DMA_Hardware_Handshake(void)
{
    /*
     * Configure DMA's channel setting for I2S's Left Channel Tx
     * Specially pay attention to the settings of src_width, dst_width, and src_burst_size
     */
    i2s_wm8759_dma_handshake_left_tx.channel_num = 0;
    i2s_wm8759_dma_handshake_left_tx.channel_id = DMAC_CH_ID(i2s_wm8759_dma_handshake_left_tx.channel_num);
    i2s_wm8759_dma_handshake_left_tx.target_select = DMAC_HW_HAND_SHAKE_I2S_TX_LEFT_ID;
    i2s_wm8759_dma_handshake_left_tx.src_addr = (u32)lbuffer_p;
    i2s_wm8759_dma_handshake_left_tx.src_master = DMAC_CH_SRC_SEL_M1;
    i2s_wm8759_dma_handshake_left_tx.dst_master = DMAC_CH_DST_SEL_M0;
    i2s_wm8759_dma_handshake_left_tx.srcad_ctl = DMAC_CH_SRCAD_CTL_INC;
    i2s_wm8759_dma_handshake_left_tx.dstad_ctl = DMAC_CH_DSTAD_CTL_FIX;
    
	switch(sample_size){
	case 16:
		i2s_wm8759_dma_handshake_left_tx.dst_addr = (SYSPA_I2S_BASE_ADDR + 0xCA);
		i2s_wm8759_dma_handshake_left_tx.src_width = DMAC_CH_SRC_WIDTH_16_BITS;
		i2s_wm8759_dma_handshake_left_tx.dst_width = DMAC_CH_DST_WIDTH_16_BITS;
		break;
	case 32:
		i2s_wm8759_dma_handshake_left_tx.dst_addr = (SYSPA_I2S_BASE_ADDR + 0xC8);
		i2s_wm8759_dma_handshake_left_tx.src_width = DMAC_CH_SRC_WIDTH_32_BITS;
		i2s_wm8759_dma_handshake_left_tx.dst_width = DMAC_CH_DST_WIDTH_32_BITS;
		break;
	}

//    i2s_wm8759_dma_handshake_left_tx.dst_width = DMAC_CH_DST_WIDTH_16_BITS;

    /*
     * Note here the total number of bytes for each DMA transfer is specified!!
     */
//    i2s_wm8759_dma_handshake_left_tx.transfer_bytes = DMA_TRANSFER_MAX_BYTE;
    i2s_wm8759_dma_handshake_left_tx.transfer_bytes = (llen<DMA_TRANSFER_MAX_BYTE)?llen:DMA_TRANSFER_MAX_BYTE;

    i2s_wm8759_dma_handshake_left_tx.src_burst_size = DMAC_CH_SRC_BURST_SIZE_1;   

    Hal_Dmac_Configure_DMA_Handshake(&i2s_wm8759_dma_handshake_left_tx);

#ifndef DEBUG 
    /*
     * Configure DMA's channel setting for I2S's Right Channel Tx
     * Specially pay attention to the settings of src_width, dst_width, and src_burst_size
     */
    i2s_wm8759_dma_handshake_right_tx.channel_id = DMAC_CH_ID(i2s_wm8759_dma_right_tx_channel);
    
    i2s_wm8759_dma_handshake_right_tx.target_select = DMAC_HW_HAND_SHAKE_I2S_TX_RIGHT_ID;

    i2s_wm8759_dma_handshake_right_tx.src_addr = (u32)rbuffer_p;

    i2s_wm8759_dma_handshake_right_tx.dst_addr = (SYSPA_I2S_BASE_ADDR + 0xC4);

    i2s_wm8759_dma_handshake_right_tx.src_master = DMAC_CH_SRC_SEL_M1;
    
    i2s_wm8759_dma_handshake_right_tx.dst_master = DMAC_CH_DST_SEL_M0;

    i2s_wm8759_dma_handshake_right_tx.srcad_ctl = DMAC_CH_SRCAD_CTL_INC;
    
    i2s_wm8759_dma_handshake_right_tx.dstad_ctl = DMAC_CH_DSTAD_CTL_FIX;

    i2s_wm8759_dma_handshake_right_tx.src_width = DMAC_CH_SRC_WIDTH_32_BITS;
    
    i2s_wm8759_dma_handshake_right_tx.dst_width = DMAC_CH_DST_WIDTH_32_BITS;

    /*
     * Note here the total number of bytes for each DMA transfer is specified!!
     */
    i2s_wm8759_dma_handshake_right_tx.transfer_bytes = DMA_TRANSFER_MAX_BYTE;

    i2s_wm8759_dma_handshake_right_tx.src_burst_size = DMAC_CH_SRC_BURST_SIZE_1;   

    Hal_Dmac_Configure_DMA_Handshake(&i2s_wm8759_dma_handshake_right_tx);
#endif
    return;
}
#endif //CONFIG_I2S_USE_DMA


//=================================================================================
//

extern void str8131_set_interrupt_trigger(unsigned int, unsigned int, unsigned int);

#ifdef CONFIG_I2S_USE_DMA
static irqreturn_t str8131_dma_tc_irq_handler(int this_irq, void *dev_id, struct pt_regs *regs)
{
	u32 dma_tc_status,tot_size;
	u32 len;
//printk("%s: this_irq=%d\n",__FUNCTION__,this_irq);

	HAL_INTC_DISABLE_INTERRUPT_SOURCE(this_irq);
	//todo:

    HAL_DMAC_READ_TERMINAL_COUNT_INTERRUPT_STATUS(dma_tc_status);

    /*
     * For DMA's Tx for I2S Left Channel
     */
	if (dma_tc_status & DMAC_CH_ID(i2s_wm8759_dma_handshake_left_tx.channel_num))
	{                      
		HAL_DMAC_DISABLE_CHANNEL(i2s_wm8759_dma_handshake_left_tx.channel_num);
		HAL_DMAC_CLEAR_TERMINAL_COUNT_INTERRUPT_STATUS(DMAC_CH_ID(i2s_wm8759_dma_handshake_left_tx.channel_num));
		lpos+=i2s_wm8759_dma_handshake_left_tx.transfer_bytes;
		if(lpos<llen){
			/*
			 * Re-initialize DMA's channel for Left_Tx
			 */
			DMAC_CH_SRC_ADDR_REG(i2s_wm8759_dma_handshake_left_tx.channel_num) = (u32)lbuffer_p+lpos;
			DMAC_CH_DST_ADDR_REG(i2s_wm8759_dma_handshake_left_tx.channel_num) = (SYSPA_I2S_BASE_ADDR + 0xC8);        
			
			/*
			 * Note this macro DMAC_CH_SIZE is to configure TOT_SIZE field which is the total transfer
			 * number of source transfer width!
			 */        
			len=(llen - lpos);
			i2s_wm8759_dma_handshake_left_tx.transfer_bytes= (len<DMA_TRANSFER_MAX_BYTE)?len:DMA_TRANSFER_MAX_BYTE;

			if (i2s_wm8759_dma_handshake_left_tx.src_width == DMAC_CH_SRC_WIDTH_16_BITS)
			{
			    tot_size = (i2s_wm8759_dma_handshake_left_tx.transfer_bytes >> 1) + ((i2s_wm8759_dma_handshake_left_tx.transfer_bytes % 2) ? 1 : 0);
			}
			else if (i2s_wm8759_dma_handshake_left_tx.src_width == DMAC_CH_SRC_WIDTH_32_BITS)
			{
			    tot_size = (i2s_wm8759_dma_handshake_left_tx.transfer_bytes >> 2) + ((i2s_wm8759_dma_handshake_left_tx.transfer_bytes % 4) ? 1 : 0);
			}
			else
			{
			    tot_size = i2s_wm8759_dma_handshake_left_tx.transfer_bytes;
			}
			
			DMAC_CH_SIZE_REG(i2s_wm8759_dma_handshake_left_tx.channel_num) = tot_size & 0x0FFF;
			HAL_DMAC_ENABLE_CHANNEL(i2s_wm8759_dma_handshake_left_tx.channel_num);
//printk("%s: 32-bits transfer_bytes=%d, DMAC_CH_SIZE_REG(%d)=%.8x\n",__FUNCTION__,i2s_wm8759_dma_handshake_left_tx.transfer_bytes,i2s_wm8759_dma_handshake_left_tx.channel_num,DMAC_CH_SIZE_REG(i2s_wm8759_dma_handshake_left_tx.channel_num));

	}else{
		llen=lpos=0;
	}
	}


	HAL_INTC_CLEAR_EDGE_TRIGGER_INTERRUPT(this_irq);
	HAL_INTC_ENABLE_INTERRUPT_SOURCE(this_irq);

    return IRQ_HANDLED;
}

static irqreturn_t str8131_dma_err_irq_handler(int this_irq, void *dev_id, struct pt_regs *regs)
{
	u32 dma_error_status,dma_ch;
printk("%s: this_irq=%d\n",__FUNCTION__,this_irq);

	HAL_INTC_DISABLE_INTERRUPT_SOURCE(this_irq);
	//todo:

	HAL_DMAC_READ_ERROR_ABORT_INTERRUPT_STATUS(dma_error_status);
	for (dma_ch = 0; dma_ch < DMAC_MAX_CHANNEL_NUM; dma_ch++)
	{
		if (dma_error_status & DMAC_CH_ID(dma_ch))
		{
			printk("%s: this_irq=%d, DMA channel error on ch %d\n",__FUNCTION__,this_irq,dma_ch);
			HAL_DMAC_DISABLE_CHANNEL(dma_ch);
			HAL_DMAC_CLEAR_ERROR_ABORT_INTERRUPT_STATUS(DMAC_CH_ID(dma_ch));
		}
	}	
	
	HAL_INTC_CLEAR_EDGE_TRIGGER_INTERRUPT(this_irq);
	HAL_INTC_ENABLE_INTERRUPT_SOURCE(this_irq);

	return IRQ_HANDLED;
}
#endif //CONFIG_I2S_USE_DMA

static irqreturn_t str8131_i2s_irq_handler(int this_irq, void *dev_id, struct pt_regs *regs)
{
	u32 interrupt_status;
	DEBUG_PRINT("%s: this_irq=%d, I2S_INTERRUPT_STATUS_REG=0x%.8x,llen=%d,lpos=%d\n",__FUNCTION__,this_irq,I2S_INTERRUPT_STATUS_REG,llen,lpos);

	HAL_INTC_DISABLE_INTERRUPT_SOURCE(this_irq);
	//todo:
	interrupt_status = I2S_INTERRUPT_STATUS_REG;   
if((llen<lpos)||llen==0)     HAL_I2S_DISABLE_I2S();

#ifndef CONFIG_I2S_USE_DMA
		I2S_RIGHT_TRANSMIT_DATA_REG=0;

	if ((lpos<=llen) && (interrupt_status & I2S_TXBF_L_EMPTY_FLAG)){
		switch(sample_size){
			case 16:
				I2S_LEFT_TRANSMIT_DATA_REG=(*((u16*)(&lbuffer[lpos])))<<16;lpos+=2;
				break;
			case 32:
				I2S_LEFT_TRANSMIT_DATA_REG=*((u32*)(&lbuffer[lpos]));lpos+=4;
				break;
		}
		
		if(lpos>llen){
			// Disable Left Channel's Transmit Buffer Interrupt Sources
			I2S_INTERRUPT_ENABLE_REG &= ~(I2S_TXBF_L_EMPTY_FLAG | I2S_TXBF_L_UR_FLAG);
			lpos=llen=0;
		}
	}
#endif //!CONFIG_I2S_USE_DMA


	if (llen>=lpos && (interrupt_status & I2S_TXBF_L_UR_FLAG)){
		// Clear I2S interrupt status
		i2s_err_lur++;
		if(i2s_err_lur>10)
			I2S_INTERRUPT_ENABLE_REG &= ~(I2S_TXBF_L_UR_FLAG);
//			HAL_I2S_DISABLE_I2S();
		
		printk("%s: Left Channel Tx Underrun!,llen=%d, lpos=%d, interrupt_status=%.8x,i2s_err_lur=%d\n",__FUNCTION__,llen,lpos,interrupt_status,i2s_err_lur);
	}
	I2S_INTERRUPT_STATUS_REG &= 0xf0;

	
	HAL_INTC_CLEAR_EDGE_TRIGGER_INTERRUPT(this_irq);
	HAL_INTC_ENABLE_INTERRUPT_SOURCE(this_irq);

    return IRQ_HANDLED;
}

static int str8131_i2s_init(void){
	DEBUG_PRINT("%s: \n",__FUNCTION__);
	int ret;
	u32 tmp;
	

	/*
	 * Select I2S clock source; here we use 48K sampling rate for the target file.
	 */
	 
	switch(sampling_rate){
	case 48000: 
		HAL_PWRMGT_I2S_CLOCK_SOURCE_12288000HZ(); 
		break; 
	case 44100:
		HAL_PWRMGT_I2S_CLOCK_SOURCE_11289600HZ(); 
		break;
	case 32000: 
		HAL_PWRMGT_I2S_CLOCK_SOURCE_8192000HZ(); 
		break; 
	}
	HAL_PWRMGT_CONFIGURE_CLOCK_OUT_PIN(11,0);
	
	// Enable I2S pins
	HAL_MISC_ENABLE_I2S_PINS();
	
	// Enable I2S clock
	HAL_PWRMGT_ENABLE_I2S_CLOCK(); 

	//Hal_Pwrmgt_Software_Reset(PWRMGT_P2S_SOFTWARE_RESET_BIT_INDEX);

    /*
     * Configure I2S to be Master & Transmitter
     * Note the I2S's WS Clock is derived from Clock & Power Management Functional
     * Block!!
     */
	I2S_CONFIGURATION_REG = /*(I2S_DATA_16_BIT << 0) |*/
												(I2S_DATA_32_BIT << 0) |
                        (0x0 << 4) |
                        (0x0 << 12) |   /* Disable loopback */
                        (0x0 << 15) |   /* Disable clock phase invert */
                        (0x0 << 24) |   /* Disable I2S data swap */
                        (I2S_CLOCK_256S_MODE << 25) |
                        (I2S_I2S_MODE << 26) |
                        (0x0 << 29) |   /* Enable I2S Transmitter */
												(I2S_MASTER_MODE << 30) |
												(0x0 << 31);	/* Disable I2S */

	//Enable none while initializing
	I2S_INTERRUPT_ENABLE_REG = 0x0;
//	I2S_INTERRUPT_ENABLE_REG |= (I2S_TXBF_R_UR_FLAG | I2S_TXBF_L_UR_FLAG | I2S_TXBF_R_EMPTY_FLAG | I2S_TXBF_L_EMPTY_FLAG);

    // Clear spurious interrupt sources
    I2S_INTERRUPT_STATUS_REG = 0xF0;

    tmp = I2S_LEFT_RECEIVE_DATA_REG;
    tmp = I2S_RIGHT_RECEIVE_DATA_REG;

    // Disable I2S
    HAL_I2S_DISABLE_I2S();

	return 0;
}


//=================================================================================
static int proc_read_i2s(char *buf, char **start, off_t offset,
                   int count, int *eof, void *data)
{
	int len=0;
	DEBUG_PRINT("%s:\n",__FUNCTION__);
	len += sprintf(buf,	"sampling_rate=%d\n"
				"sample_size=%d\n"
			,sampling_rate,sample_size); 
	*eof = 1;
	return len;
}

static proc_write_i2s(struct file *file, const char *buffer, unsigned long count, void *data){
	int len=0;
	DEBUG_PRINT("%s: sample size %d, sampling rate %d, count=%d\n",__FUNCTION__,sample_size,sampling_rate,count);
	
	//is buffer free?
	if(lpos!=llen){
		printk("%s: buffer not free\n");
		return -EBUSY;
	}
	if(sampling_rate!=32000&&sampling_rate!=44100&&sampling_rate!=48000){
		printk("%s: invalid sampling rate(%d)\n",sampling_rate);
		return -EFAULT;
	}
	if(sample_size!=16&&sample_size!=32){
		printk("%s: invalid sample size(%d)\n",sample_size);
		return -EFAULT;
	}

	//copy the raw data to local buffer	
	if(count>BUFSIZE) len=BUFSIZE;
	else len=count;
	
	if(copy_from_user(lbuffer,buffer,len)){
		return -EFAULT;	
	}
	llen=len;
	lpos=0;
	i2s_err_lur=0;
	
	str8131_i2s_init();

#ifdef CONFIG_I2S_USE_DMA
    /*
     * Configure DMA for hardware handshake for I2S
     * Note the DMA is NOT enabled after invoking the following function, but the specified
     * DMA channels are enabled!!
     */
    i2s_wm8759_dma_right_tx_channel = 1;   

    I2s_WM8759_Configure_DMA_Hardware_Handshake();  

#endif //CONFIG_I2S_USE_DMA
	//fill the tx left/right registers

		switch(sample_size){
			case 16:
				I2S_LEFT_TRANSMIT_DATA_REG=(*((u16*)(&lbuffer[lpos])))<<16;lpos+=2;
				break;
			case 32:
				I2S_LEFT_TRANSMIT_DATA_REG=*((u32*)(&lbuffer[lpos]));lpos+=4;
				break;
		}

	I2S_RIGHT_TRANSMIT_DATA_REG=0;

#ifdef CONFIG_I2S_USE_DMA
	/*
	 * Enable I2S's interrupt sources
	 * Note for DMA hardware handshake, we only need to enable Left/Right Channel's 
	 * Transmit Buffer Underrun.
	 */
#ifdef DEBUG	
	I2S_INTERRUPT_ENABLE_REG |= (I2S_TXBF_L_UR_FLAG);
#else
	I2S_INTERRUPT_ENABLE_REG |= (I2S_TXBF_R_UR_FLAG | I2S_TXBF_L_UR_FLAG);
#endif
#else //CONFIG_I2S_USE_DMA
#ifdef DEBUG	
	I2S_INTERRUPT_ENABLE_REG |= (I2S_TXBF_L_UR_FLAG | I2S_TXBF_L_EMPTY_FLAG);
#else
	I2S_INTERRUPT_ENABLE_REG |= (I2S_TXBF_R_UR_FLAG | I2S_TXBF_L_UR_FLAG | I2S_TXBF_R_EMPTY_FLAG | I2S_TXBF_L_EMPTY_FLAG);
#endif
#endif //CONFIG_I2S_USE_DMA

	// Enable CPU interrupt
	local_irq_enable();
	
#ifdef CONFIG_I2S_USE_DMA
	/*
	 * Note DMA must be enabled first before I2S is enabled
	 */
	HAL_DMAC_ENABLE();
#endif //CONFIG_I2S_USE_DMA
	HAL_I2S_ENABLE_I2S();


	while (1){
		local_irq_disable();
		if (lpos>llen||llen==0){
			// Disable I2S
			HAL_I2S_DISABLE_I2S();
			break;
		}
		local_irq_enable();
	}
	DEBUG_PRINT("%s: exit. i2s_err_lur=%d\n",__FUNCTION__,i2s_err_lur);

	local_irq_enable();

	return len;

debug:
	HAL_I2S_DISABLE_I2S();
	return count;
}

static void __exit i2s_exit_module(void){
	printk("%s:\n",__FUNCTION__);
	remove_proc_entry("str8131/i2s", NULL);
	free_irq(INTC_I2S_BIT_INDEX, NULL);
#ifdef CONFIG_I2S_USE_DMA
	free_irq(INTC_GDMAC_TC_BIT_INDEX, NULL);
	free_irq(INTC_GDMAC_ERROR_BIT_INDEX, NULL);
#endif //CONFIG_I2S_USE_DMA
	if(lbuffer) {
		pci_free_consistent(NULL, BUFSIZE, lbuffer, lbuffer_p);
		lbuffer=lbuffer_p=NULL;
	}
}

static int __init i2s_init_module(void)
{
	
	u32 ret;
	
	printk("%s:\n",__FUNCTION__);
#ifdef CONFIG_I2S_USE_DMA
	printk("%s: DMA Enabled...\n",__FUNCTION__);
#endif //CONFIG_I2S_USE_DMA

	star_i2s_proc_entry = create_proc_entry("str8131/i2s", S_IFREG | S_IRUGO, NULL);
	if(!star_i2s_proc_entry){
		return -EBUSY;
	}
	star_i2s_proc_entry->read_proc=proc_read_i2s;
	star_i2s_proc_entry->write_proc=proc_write_i2s;
	
	lbuffer = pci_alloc_consistent(NULL, BUFSIZE, &lbuffer_p);
	if(!lbuffer){
		printk("%s: alloc lbuffer failed.\n",__FUNCTION__);
		goto exit1;
	}

	str8131_set_interrupt_trigger (INTC_I2S_BIT_INDEX,INTC_LEVEL_TRIGGER,INTC_ACTIVE_LOW);
	if ((ret=request_irq(INTC_I2S_BIT_INDEX, str8131_i2s_irq_handler, 0, "i2s", NULL))){
		printk("%s: request_irq %d failed(ret=0x%x)(-EBUSY=0x%x)\n",__FUNCTION__,INTC_I2S_BIT_INDEX,ret,-EBUSY);
		goto exit1;
	}

#ifdef CONFIG_I2S_USE_DMA
	str8131_set_interrupt_trigger (INTC_GDMAC_TC_BIT_INDEX,INTC_LEVEL_TRIGGER,INTC_ACTIVE_HIGH);
	if ((ret=request_irq(INTC_GDMAC_TC_BIT_INDEX, str8131_dma_tc_irq_handler, 0, "dma tc", NULL))){
		printk("%s: request_irq %d failed(ret=0x%x)(-EBUSY=0x%x)\n",__FUNCTION__,INTC_GDMAC_TC_BIT_INDEX,ret,-EBUSY);
		goto exit1;
	}
	str8131_set_interrupt_trigger (INTC_GDMAC_ERROR_BIT_INDEX,INTC_LEVEL_TRIGGER,INTC_ACTIVE_HIGH);
	if ((ret=request_irq(INTC_GDMAC_ERROR_BIT_INDEX, str8131_dma_err_irq_handler, 0, "dma error", NULL))){
		printk("%s: request_irq %d failed(ret=0x%x)(-EBUSY=0x%x)\n",__FUNCTION__,INTC_GDMAC_ERROR_BIT_INDEX,ret,-EBUSY);
		goto exit1;
	}
#endif //CONFIG_I2S_USE_DMA

	return 0;
exit1:
	i2s_exit_module();
	return -EBUSY;
}

module_init(i2s_init_module);
module_exit(i2s_exit_module);
