============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  04:09:10 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-41 ps) Setup Check with Pin out_q_reg[12]/CK->D
          Group: clock
     Startpoint: (R) in1_q_reg[5]/CK
          Clock: (R) clock
       Endpoint: (F) out_q_reg[12]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=     144                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=     -41                  

#------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  in1_q_reg[5]/CK            -       -     R     (arrival)        56    -     0     0       0    (-,-) 
  in1_q_reg[5]/Q             -       CK->Q R     DFFRHQX4LVT       5 10.5    18    46      46    (-,-) 
  fopt16931/Y                -       A->Y  F     INVX3LVT          1  3.7     9     8      54    (-,-) 
  sub_103_37_g10478__1705/Y  -       B->Y  R     NAND2X4LVT        4 10.6    19    12      66    (-,-) 
  sub_103_37_g10425__16916/Y -       A0->Y F     AOI21X4LVT        2  4.8    19    16      82    (-,-) 
  sub_103_37_g10408__1881/Y  -       A2->Y R     OAI31X4LVT        1  6.3    34    23     105    (-,-) 
  sub_103_37_g10395__6260/Y  -       B->Y  F     NOR2X8LVT         8 16.5    16    12     117    (-,-) 
  sub_103_37_g10382__7482/Y  -       A1->Y R     OAI21X2LVT        1  2.3    19    15     132    (-,-) 
  sub_103_37_g10526__16968/Y -       B->Y  F     CLKXOR2X2LVT      1  3.7    14    33     165    (-,-) 
  g16653__6131/Y             -       B->Y  R     NAND2X4LVT        1  3.7    12     8     173    (-,-) 
  g16491__7482/Y             -       C->Y  F     NAND3X4LVT        1  2.0    20    12     184    (-,-) 
  out_q_reg[12]/D            <<<     -     F     DFFRHQX1LVT       1    -     -     0     184    (-,-) 
#------------------------------------------------------------------------------------------------------

