# 16 bit RISC Processor
Based on the rules and architecture shown here --> [Specification and Design](https://www.fpga4student.com/2017/04/verilog-code-for-16-bit-risc-processor.html).
Credit to FPGA4Students for the project idea.
