
*** Running vivado
    with args -log nexys_alu.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source nexys_alu.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source nexys_alu.tcl -notrace
Command: link_design -top nexys_alu -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1623.527 ; gain = 0.000 ; free physical = 119398 ; free virtual = 130132
INFO: [Netlist 29-17] Analyzing 1351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'nexys_alu' is not ideal for floorplanning, since the cellview 'nexys_alu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.srcs/constrs_1/imports/Downloads/nexys_a7_100t.xdc]
Finished Parsing XDC File [/home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.srcs/constrs_1/imports/Downloads/nexys_a7_100t.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1785.949 ; gain = 0.000 ; free physical = 119300 ; free virtual = 130034
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1791.887 ; gain = 339.746 ; free physical = 119300 ; free virtual = 130034
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 1883.668 ; gain = 91.781 ; free physical = 119295 ; free virtual = 130029

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f4d7fe3c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2330.527 ; gain = 446.859 ; free physical = 118886 ; free virtual = 129637

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f4d7fe3c

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2488.465 ; gain = 0.000 ; free physical = 118721 ; free virtual = 129472
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11e60e94a

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2488.465 ; gain = 0.000 ; free physical = 118730 ; free virtual = 129481
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19ed43a3c

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2488.465 ; gain = 0.000 ; free physical = 118728 ; free virtual = 129479
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 19ed43a3c

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2488.465 ; gain = 0.000 ; free physical = 118736 ; free virtual = 129487
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19ed43a3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2488.465 ; gain = 0.000 ; free physical = 118736 ; free virtual = 129487
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19ed43a3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2488.465 ; gain = 0.000 ; free physical = 118736 ; free virtual = 129487
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               6  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2488.465 ; gain = 0.000 ; free physical = 118735 ; free virtual = 129486
Ending Logic Optimization Task | Checksum: f6779c51

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2488.465 ; gain = 0.000 ; free physical = 118735 ; free virtual = 129486

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f6779c51

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2488.465 ; gain = 0.000 ; free physical = 118735 ; free virtual = 129486

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f6779c51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.465 ; gain = 0.000 ; free physical = 118735 ; free virtual = 129486

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.465 ; gain = 0.000 ; free physical = 118735 ; free virtual = 129486
Ending Netlist Obfuscation Task | Checksum: f6779c51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.465 ; gain = 0.000 ; free physical = 118735 ; free virtual = 129486
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2488.465 ; gain = 696.578 ; free physical = 118735 ; free virtual = 129487
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.465 ; gain = 0.000 ; free physical = 118736 ; free virtual = 129487
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2520.480 ; gain = 0.000 ; free physical = 118726 ; free virtual = 129479
INFO: [Common 17-1381] The checkpoint '/home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.runs/impl_1/nexys_alu_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nexys_alu_drc_opted.rpt -pb nexys_alu_drc_opted.pb -rpx nexys_alu_drc_opted.rpx
Command: report_drc -file nexys_alu_drc_opted.rpt -pb nexys_alu_drc_opted.pb -rpx nexys_alu_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.runs/impl_1/nexys_alu_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118714 ; free virtual = 129468
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e34a40ac

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118714 ; free virtual = 129468
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118714 ; free virtual = 129468

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 129047436

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118676 ; free virtual = 129432

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b90a8950

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118688 ; free virtual = 129446

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b90a8950

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118686 ; free virtual = 129444
Phase 1 Placer Initialization | Checksum: 1b90a8950

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118682 ; free virtual = 129440

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d7612d92

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118664 ; free virtual = 129422

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 777 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 298 nets or cells. Created 0 new cell, deleted 298 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118655 ; free virtual = 129415

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            298  |                   298  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            298  |                   298  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 169616f5f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118663 ; free virtual = 129424
Phase 2.2 Global Placement Core | Checksum: 24cc06857

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118646 ; free virtual = 129408
Phase 2 Global Placement | Checksum: 24cc06857

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118658 ; free virtual = 129419

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20fc20378

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118661 ; free virtual = 129422

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 208a09290

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118664 ; free virtual = 129425

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 187d54329

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118664 ; free virtual = 129425

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 229a5b624

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118664 ; free virtual = 129425

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17e156f6d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118659 ; free virtual = 129421

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11c165314

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118660 ; free virtual = 129422

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17a06c61f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118660 ; free virtual = 129422
Phase 3 Detail Placement | Checksum: 17a06c61f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118660 ; free virtual = 129422

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a232ecf7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: a232ecf7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118658 ; free virtual = 129420
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.303. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a23b40af

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118652 ; free virtual = 129415
Phase 4.1 Post Commit Optimization | Checksum: a23b40af

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118647 ; free virtual = 129410

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a23b40af

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118640 ; free virtual = 129402

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a23b40af

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118654 ; free virtual = 129416

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118653 ; free virtual = 129415
Phase 4.4 Final Placement Cleanup | Checksum: cb6d0417

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118648 ; free virtual = 129410
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cb6d0417

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118643 ; free virtual = 129405
Ending Placer Task | Checksum: 5ab68bf0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118649 ; free virtual = 129411
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118675 ; free virtual = 129437
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118673 ; free virtual = 129436
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118638 ; free virtual = 129411
INFO: [Common 17-1381] The checkpoint '/home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.runs/impl_1/nexys_alu_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file nexys_alu_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118669 ; free virtual = 129434
INFO: [runtcl-4] Executing : report_utilization -file nexys_alu_utilization_placed.rpt -pb nexys_alu_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nexys_alu_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118676 ; free virtual = 129441
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118644 ; free virtual = 129409
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2630.336 ; gain = 0.000 ; free physical = 118624 ; free virtual = 129400
INFO: [Common 17-1381] The checkpoint '/home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.runs/impl_1/nexys_alu_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a37128b ConstDB: 0 ShapeSum: 507f7965 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d1daffd6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2710.242 ; gain = 0.000 ; free physical = 118493 ; free virtual = 129261
Post Restoration Checksum: NetGraph: 2fad8baf NumContArr: a22d7427 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d1daffd6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2710.242 ; gain = 0.000 ; free physical = 118492 ; free virtual = 129261

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d1daffd6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.898 ; gain = 20.656 ; free physical = 118457 ; free virtual = 129226

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d1daffd6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.898 ; gain = 20.656 ; free physical = 118457 ; free virtual = 129226
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e1cfaf7e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2746.414 ; gain = 36.172 ; free physical = 118443 ; free virtual = 129212
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.291  | TNS=0.000  | WHS=-0.075 | THS=-0.439 |

Phase 2 Router Initialization | Checksum: 1f4a123a1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2747.414 ; gain = 37.172 ; free physical = 118441 ; free virtual = 129210

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7278
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7278
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fa2833e0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118439 ; free virtual = 129208

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1222
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.368  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f04ce409

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118427 ; free virtual = 129196
Phase 4 Rip-up And Reroute | Checksum: 1f04ce409

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118425 ; free virtual = 129194

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21ce4b70e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118436 ; free virtual = 129205
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.447  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 21ce4b70e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118433 ; free virtual = 129202

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21ce4b70e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118431 ; free virtual = 129200
Phase 5 Delay and Skew Optimization | Checksum: 21ce4b70e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118429 ; free virtual = 129198

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f49b6aa0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118417 ; free virtual = 129186
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.447  | TNS=0.000  | WHS=0.172  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c93e8c90

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118437 ; free virtual = 129206
Phase 6 Post Hold Fix | Checksum: 1c93e8c90

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118437 ; free virtual = 129206

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.24594 %
  Global Horizontal Routing Utilization  = 1.59641 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c10438df

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118437 ; free virtual = 129206

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c10438df

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118436 ; free virtual = 129205

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a4a3223e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118435 ; free virtual = 129204

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.447  | TNS=0.000  | WHS=0.172  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a4a3223e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118437 ; free virtual = 129206
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2758.684 ; gain = 48.441 ; free physical = 118474 ; free virtual = 129243

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2758.727 ; gain = 128.391 ; free physical = 118469 ; free virtual = 129238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.727 ; gain = 0.000 ; free physical = 118469 ; free virtual = 129238
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2761.652 ; gain = 2.926 ; free physical = 118449 ; free virtual = 129231
INFO: [Common 17-1381] The checkpoint '/home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.runs/impl_1/nexys_alu_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nexys_alu_drc_routed.rpt -pb nexys_alu_drc_routed.pb -rpx nexys_alu_drc_routed.rpx
Command: report_drc -file nexys_alu_drc_routed.rpt -pb nexys_alu_drc_routed.pb -rpx nexys_alu_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.runs/impl_1/nexys_alu_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file nexys_alu_methodology_drc_routed.rpt -pb nexys_alu_methodology_drc_routed.pb -rpx nexys_alu_methodology_drc_routed.rpx
Command: report_methodology -file nexys_alu_methodology_drc_routed.rpt -pb nexys_alu_methodology_drc_routed.pb -rpx nexys_alu_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pin_34_13/MPSIS/MPSIS_RISC_V_KOPO/MPSIS_KOPO/MPSIS_KOPO.runs/impl_1/nexys_alu_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file nexys_alu_power_routed.rpt -pb nexys_alu_power_summary_routed.pb -rpx nexys_alu_power_routed.rpx
Command: report_power -file nexys_alu_power_routed.rpt -pb nexys_alu_power_summary_routed.pb -rpx nexys_alu_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file nexys_alu_route_status.rpt -pb nexys_alu_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file nexys_alu_timing_summary_routed.rpt -pb nexys_alu_timing_summary_routed.pb -rpx nexys_alu_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file nexys_alu_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file nexys_alu_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nexys_alu_bus_skew_routed.rpt -pb nexys_alu_bus_skew_routed.pb -rpx nexys_alu_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force nexys_alu.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nexys_alu.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 3396.004 ; gain = 247.309 ; free physical = 118383 ; free virtual = 129169
INFO: [Common 17-206] Exiting Vivado at Thu Feb 15 20:23:33 2024...
