{
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "default disable iff (~resetn)",
    "logical expression": "~v_f_q | (v_f_q & din_f_q[0] == dout)",
    "Signals": ["v_f_q", "din_f_q[0]", "dout"],
    "Signal Explanations": {
      "v_f_q": "valid flag register indicating that the input data is valid",
      "din_f_q[0]": "the least significant bit of the register that captures and shifts the input data",
      "dout": "the serial output of the shift register"
    },
    "Logical Operators": ["~", "|", "&", "=="],
    "Logical Operators Explanation": {
      "~": "the value of a signal is reset (0)",
      "|": "or",
      "&": "and",
      "==": "equal"
    },
    "Assertion Explaination": "if valid flag register is reset (0), or if valid flag register is set (1) and the least significant bit of the register that captures and shifts the input data equals the serial output of the shift register"
  }
}