{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751554947286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751554947286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  3 10:02:27 2025 " "Processing started: Thu Jul  3 10:02:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751554947286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751554947286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_sum_res -c top_sum_res " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_sum_res -c top_sum_res" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751554947287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751554947472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751554947472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/top_sum_res.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/top_sum_res.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sum_res " "Found entity 1: top_sum_res" {  } { { "../src/top_sum_res.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/top_sum_res.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554955500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751554955500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_sum_res " "Elaborating entity \"top_sum_res\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751554955552 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/sum_res_4b.v 1 1 " "Using design file /home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/sum_res_4b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sum_res_4b " "Found entity 1: sum_res_4b" {  } { { "sum_res_4b.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/sum_res_4b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554955556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751554955556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_res_4b sum_res_4b:sr " "Elaborating entity \"sum_res_4b\" for hierarchy \"sum_res_4b:sr\"" {  } { { "../src/top_sum_res.v" "sr" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/top_sum_res.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751554955556 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/sum4b_estruc.v 1 1 " "Using design file /home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/sum4b_estruc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sum4b_estruc " "Found entity 1: sum4b_estruc" {  } { { "sum4b_estruc.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/sum4b_estruc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554955560 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751554955560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4b_estruc sum_res_4b:sr\|sum4b_estruc:UUT " "Elaborating entity \"sum4b_estruc\" for hierarchy \"sum_res_4b:sr\|sum4b_estruc:UUT\"" {  } { { "sum_res_4b.v" "UUT" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/sum_res_4b.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751554955560 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/sum1b_estruc.v 1 1 " "Using design file /home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/sum1b_estruc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sum1b_estruc " "Found entity 1: sum1b_estruc" {  } { { "sum1b_estruc.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/sum1b_estruc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554955563 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751554955563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1b_estruc sum_res_4b:sr\|sum4b_estruc:UUT\|sum1b_estruc:S0 " "Elaborating entity \"sum1b_estruc\" for hierarchy \"sum_res_4b:sr\|sum4b_estruc:UUT\|sum1b_estruc:S0\"" {  } { { "sum4b_estruc.v" "S0" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/sum4b_estruc.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751554955564 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/top.v 1 1 " "Using design file /home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554955569 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751554955569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdivider top.v(22) " "Verilog HDL Implicit Net warning at top.v(22): created implicit net for \"fdivider\"" {  } { { "top.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751554955570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:u_top " "Elaborating entity \"top\" for hierarchy \"top:u_top\"" {  } { { "../src/top_sum_res.v" "u_top" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/top_sum_res.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751554955570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCD.v 1 1 " "Using design file /home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554955574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751554955574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD top:u_top\|BCD:BCD " "Elaborating entity \"BCD\" for hierarchy \"top:u_top\|BCD:BCD\"" {  } { { "top.v" "BCD" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751554955574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(20) " "Verilog HDL assignment warning at BCD.v(20): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCD.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751554955575 "|top_sum_res|top:u_top|BCD:BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(25) " "Verilog HDL assignment warning at BCD.v(25): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCD.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751554955575 "|top_sum_res|top:u_top|BCD:BCD"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/CF_Div.v 1 1 " "Using design file /home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/CF_Div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CF_Div " "Found entity 1: CF_Div" {  } { { "CF_Div.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/CF_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554955578 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751554955578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CF_Div top:u_top\|CF_Div:fdiv " "Elaborating entity \"CF_Div\" for hierarchy \"top:u_top\|CF_Div:fdiv\"" {  } { { "top.v" "fdiv" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751554955579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CF_Div.v(21) " "Verilog HDL assignment warning at CF_Div.v(21): truncated value with size 32 to match size of target (24)" {  } { { "CF_Div.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/CF_Div.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751554955580 "|top_sum_res|top:u_top|CF_Div:fdiv"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCDtoSSeg.v 1 1 " "Using design file /home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCDtoSSeg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554955589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751554955589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg top:u_top\|BCDtoSSeg:BCDtoSSeg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"top:u_top\|BCDtoSSeg:BCDtoSSeg\"" {  } { { "top.v" "BCDtoSSeg" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751554955590 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top:u_top\|BCD:BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top:u_top\|BCD:BCD\|Mod0\"" {  } { { "BCD.v" "Mod0" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCD.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751554955882 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top:u_top\|BCD:BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top:u_top\|BCD:BCD\|Div0\"" {  } { { "BCD.v" "Div0" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCD.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751554955882 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751554955882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u_top\|BCD:BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"top:u_top\|BCD:BCD\|lpm_divide:Mod0\"" {  } { { "BCD.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCD.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751554955925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u_top\|BCD:BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"top:u_top\|BCD:BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751554955925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751554955925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751554955925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751554955925 ""}  } { { "BCD.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCD.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751554955925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/Quartus_1/db/lpm_divide_j9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554955964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751554955964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/Quartus_1/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554955969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751554955969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/Quartus_1/db/alt_u_div_44f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554955975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751554955975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/Quartus_1/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554956015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751554956015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/Quartus_1/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554956054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751554956054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u_top\|BCD:BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"top:u_top\|BCD:BCD\|lpm_divide:Div0\"" {  } { { "BCD.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCD.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751554956058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u_top\|BCD:BCD\|lpm_divide:Div0 " "Instantiated megafunction \"top:u_top\|BCD:BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751554956058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751554956058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751554956058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751554956058 ""}  } { { "BCD.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/BCD.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751554956058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/Quartus_1/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554956098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751554956098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/Quartus_1/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554956102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751554956102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/Quartus_1/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751554956133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751554956133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751554956650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751554957309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751554957309 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../src/top_sum_res.v" "" { Text "/home/aquira/Documents/GitHub/lab03-decodificador-bcd-7seg-2025-i-g6-e5/src/top_sum_res.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751554957343 "|top_sum_res|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751554957343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751554957344 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751554957344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751554957344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751554957344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751554957351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  3 10:02:37 2025 " "Processing ended: Thu Jul  3 10:02:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751554957351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751554957351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751554957351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751554957351 ""}
