ModuleName bit4shfit3
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b1
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 80 ,Y1: 160 ,X2: 288 ,Y2: 160
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 504 ,Y1: 80 ,X2: 512 ,Y2: 80
Edge X1: 504 ,Y1: 80 ,X2: 504 ,Y2: 144
Edge X1: 472 ,Y1: 144 ,X2: 504 ,Y2: 144
Edge X1: 504 ,Y1: 144 ,X2: 552 ,Y2: 144
End
Branches
End
Wire Name: b6
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 968 ,Y1: 112 ,X2: 1016 ,Y2: 112
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 88 ,X2: 288 ,Y2: 88
Edge X1: 288 ,Y1: 88 ,X2: 288 ,Y2: 112
Edge X1: 288 ,Y1: 112 ,X2: 288 ,Y2: 128
Edge X1: 288 ,Y1: 112 ,X2: 784 ,Y2: 112
Edge X1: 288 ,Y1: 128 ,X2: 288 ,Y2: 144
Edge X1: 288 ,Y1: 128 ,X2: 552 ,Y2: 128
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 744 ,Y1: 144 ,X2: 784 ,Y2: 144
Edge X1: 744 ,Y1: 144 ,X2: 744 ,Y2: 248
Edge X1: 40 ,Y1: 248 ,X2: 744 ,Y2: 248
Edge X1: 40 ,Y1: 176 ,X2: 40 ,Y2: 248
Edge X1: 40 ,Y1: 248 ,X2: 40 ,Y2: 296
Edge X1: 40 ,Y1: 96 ,X2: 40 ,Y2: 176
Edge X1: 40 ,Y1: 176 ,X2: 288 ,Y2: 176
Edge X1: 32 ,Y1: 96 ,X2: 40 ,Y2: 96
Edge X1: 40 ,Y1: 296 ,X2: 488 ,Y2: 296
Edge X1: 40 ,Y1: 296 ,X2: 40 ,Y2: 336
Edge X1: 488 ,Y1: 160 ,X2: 488 ,Y2: 296
Edge X1: 488 ,Y1: 160 ,X2: 552 ,Y2: 160
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 240 ,Y1: 408 ,X2: 288 ,Y2: 408
Edge X1: 288 ,Y1: 192 ,X2: 288 ,Y2: 408
Edge X1: 288 ,Y1: 408 ,X2: 552 ,Y2: 408
Edge X1: 552 ,Y1: 176 ,X2: 552 ,Y2: 408
Edge X1: 552 ,Y1: 408 ,X2: 784 ,Y2: 408
Edge X1: 784 ,Y1: 408 ,X2: 928 ,Y2: 408
Edge X1: 784 ,Y1: 160 ,X2: 784 ,Y2: 408
End
Branches
End
Wire Name: b7
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 736 ,Y1: 128 ,X2: 768 ,Y2: 128
Edge X1: 768 ,Y1: 128 ,X2: 784 ,Y2: 128
Edge X1: 768 ,Y1: 72 ,X2: 768 ,Y2: 128
End
Branches
End
End
Ports
Port Left: 80 Top: 160 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 1016 Top: 112 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 32 Top: 96 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 240 Top: 408 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 216 Top: 88 ,Orientation: 0
Portname: Ce ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 512 Top: 80 ,Orientation: 0
Portname: Dout2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 768 Top: 72 ,Orientation: 0
Portname: Dout1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 312 Top: 136
Name: s0
LibraryName: (NoLibraryName)
IpName: week04fourth
SymbolParameters
End
Symbol Left: 576 Top: 120
Name: s1
LibraryName: (NoLibraryName)
IpName: week04fourth
SymbolParameters
End
Symbol Left: 808 Top: 104
Name: s2
LibraryName: (NoLibraryName)
IpName: week04fourth
SymbolParameters
End
End
Texts
End
Links
End
