==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.298 seconds; current allocated memory: 158.729 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.04 seconds; current allocated memory: 158.729 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.194 seconds; current allocated memory: 158.729 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.169 seconds; current allocated memory: 158.729 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.692 seconds; current allocated memory: 158.687 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.73 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.816 seconds; current allocated memory: 158.678 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.735 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.397 seconds; current allocated memory: 158.678 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.39 seconds; current allocated memory: 158.745 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.46 seconds; current allocated memory: 158.745 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.02 seconds; current allocated memory: 158.729 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.968 seconds; current allocated memory: 158.729 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.001 seconds; current allocated memory: 158.745 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.302 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.544 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.228 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 13.45 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 13.385 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.069 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.331 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.707 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.454 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.513 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.184 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.167 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.53 seconds; current allocated memory: 158.663 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.126 seconds; current allocated memory: 158.647 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 13.135 seconds; current allocated memory: 158.647 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.752 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.835 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.949 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.934 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.023 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.615 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.286 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.195 seconds; current allocated memory: 158.729 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.795 seconds; current allocated memory: 158.729 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.026 seconds; current allocated memory: 158.729 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.137 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.453 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.343 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.661 seconds; current allocated memory: 158.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 938.226 MB.
INFO: [HLS 200-10] Analyzing design file 'cordic_hls/sources/cordic.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.015 seconds; current allocated memory: 160.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:556:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:599:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1369:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1371:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<88, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<88, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<88, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<88, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<88, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<88, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1496:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator>=<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:11183)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator>=<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:11171)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<64, 8, true>::minus ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<64, 8, true>::minus ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<64, 8, true>::minus ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<64, 8, true>::plus ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<64, 8, true>::plus ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<64, 8, true>::plus ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:13:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:14:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:34:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<64, 8, true>::plus ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:34:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:33:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<64, 8, true>::minus ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:33:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:32:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<64, 8, true>::plus ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:32:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:28:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<64, 8, true>::minus ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:28:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:27:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<64, 8, true>::plus ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:27:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:26:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<64, 8, true>::minus ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:26:33)
INFO: [HLS 214-131] Inlining function 'bool operator>=<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:24:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:22:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:22:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:21:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:21:30)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<64, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:11:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_fixeds' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:38:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_fixeds' into 'cordic(ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<64, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:39:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.739 seconds; current allocated memory: 161.880 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 161.880 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 171.007 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 183.786 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_1' in function 'cordic' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 218.196 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 216.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
WARNING: [HLS 200-880] The II Violation in module 'cordic' (loop 'VITIS_LOOP_19_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('sub_ln703') and 'ashr' operation ('r.V').
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 216.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 217.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/sine' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/cosine' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 217.511 MB.
INFO: [RTMG 210-279] Implementing memory 'cordic_cordic_angles_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 224.017 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 19.742 seconds; current allocated memory: 224.101 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.412 seconds; peak allocated memory: 938.226 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.317 seconds; current allocated memory: 158.650 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.528 seconds; current allocated memory: 158.650 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.49 seconds; current allocated memory: 158.649 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name cordic cordic 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 938.241 MB.
INFO: [HLS 200-10] Analyzing design file 'cordic_hls/sources/cordic.cpp' ... 
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: D:\VitisHLSProjects\cordic_hls\sources\cordic.cpp:9
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.202 seconds; current allocated memory: 159.996 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.551 seconds; peak allocated memory: 938.241 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name cordic cordic 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 938.241 MB.
INFO: [HLS 200-10] Analyzing design file 'cordic_hls/sources/cordic.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.697 seconds; current allocated memory: 160.034 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:556:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:599:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1369:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1371:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1496:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator>=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:11183)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator>=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:11171)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<29, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<29, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:19:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:20:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:41:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:41:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:40:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:40:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:39:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:35:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:35:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:34:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:34:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:33:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:33:33)
INFO: [HLS 214-131] Inlining function 'bool operator>=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:31:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:29:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:29:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:28:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:28:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (cordic_hls/sources/cordic.cpp:25:22) in function 'cordic' completely with a factor of 15 (cordic_hls/sources/cordic.cpp:25:22)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:11:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i28.s_struct.ap_fixeds' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:45:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i28.s_struct.ap_fixeds' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:46:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.247 seconds; current allocated memory: 161.288 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 161.289 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 170.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 184.958 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'sine' (cordic_hls/sources/cordic.cpp:10) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'cosine' (cordic_hls/sources/cordic.cpp:10) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cordic_hls/sources/cordic.cpp:47:1) in function 'cordic'... converting 40 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 218.952 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 218.306 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 219.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 219.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/sine' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/cosine' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'theta', 'sine', 'cosine' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 221.521 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.805 seconds; current allocated memory: 231.412 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-789] **** Estimated Fmax: 137.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 17.003 seconds; current allocated memory: 231.614 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.51 seconds; peak allocated memory: 938.241 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name cordic cordic 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 37.015 seconds; current allocated memory: 164.351 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name cordic cordic 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cordic_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.45 seconds; current allocated memory: 166.374 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cordic cordic 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.412 seconds; current allocated memory: 158.779 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cordic cordic 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 938.293 MB.
INFO: [HLS 200-10] Analyzing design file 'cordic_hls/sources/cordic.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.646 seconds; current allocated memory: 160.143 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:556:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:599:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1369:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1371:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1496:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator>=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:11183)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator>=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:11171)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<29, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<29, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:19:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:20:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:41:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:41:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:40:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:40:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:39:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:35:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:35:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:34:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:34:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:33:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:33:33)
INFO: [HLS 214-131] Inlining function 'bool operator>=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:31:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:29:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:29:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:28:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:28:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (cordic_hls/sources/cordic.cpp:25:22) in function 'cordic' completely with a factor of 15 (cordic_hls/sources/cordic.cpp:25:22)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:11:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i28.s_struct.ap_fixeds' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:45:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i28.s_struct.ap_fixeds' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:46:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.472 seconds; current allocated memory: 161.367 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 161.368 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 170.942 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 185.037 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'sine' (cordic_hls/sources/cordic.cpp:10) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'cosine' (cordic_hls/sources/cordic.cpp:10) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cordic_hls/sources/cordic.cpp:47:1) in function 'cordic'... converting 40 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 219.031 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 218.387 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 219.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 219.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/sine' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/cosine' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'theta', 'sine' and 'cosine' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 221.590 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.815 seconds; current allocated memory: 231.288 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-789] **** Estimated Fmax: 137.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 17.387 seconds; current allocated memory: 231.404 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.518 seconds; peak allocated memory: 938.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cordic cordic 
INFO: [HLS 200-1510] Running: cosim_design 
ERROR: [COSIM 212-345] Cosim only supports the following 'ap_ctrl_none' designs: (1) combinational designs; (2) pipelined design with II of 1; (3) designs with array streaming or hls_stream or AXI4 stream ports.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 940.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cordic cordic 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 938.322 MB.
INFO: [HLS 200-10] Analyzing design file 'cordic_hls/sources/cordic.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.458 seconds; current allocated memory: 160.096 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:541:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:183:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1463:1546)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:746:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:556:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:599:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:570:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:563:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:5:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:6:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into '__cxx_global_var_init' (cordic_hls/sources/cordic.cpp:7:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1369:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1371:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<52, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'bool ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1496:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator>=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:11183)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator>=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:2221:11171)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:332)
INFO: [HLS 214-131] Inlining function 'ap_fixed<29, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:384)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1193:344)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:698:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:431:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<29, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_fixed_base.h:1192:342)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:19:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:20:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:41:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:41:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:40:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:40:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:39:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:35:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:35:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:34:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::plus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:34:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<29, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:33:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<28, 8, true>::minus ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator-<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:33:33)
INFO: [HLS 214-131] Inlining function 'bool operator>=<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&, int)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:31:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:29:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:29:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:28:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator>>(int) const' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:28:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (cordic_hls/sources/cordic.cpp:25:22) in function 'cordic' completely with a factor of 15 (cordic_hls/sources/cordic.cpp:25:22)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<28, 8, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:11:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i28.s_struct.ap_fixeds' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:45:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i28.s_struct.ap_fixeds' into 'cordic(ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&, ap_fixed<28, 8, (ap_q_mode)0, (ap_o_mode)3, 0>&)' (cordic_hls/sources/cordic.cpp:46:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.376 seconds; current allocated memory: 161.412 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 161.413 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 170.987 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 185.082 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'sine' (cordic_hls/sources/cordic.cpp:10) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'cosine' (cordic_hls/sources/cordic.cpp:10) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cordic_hls/sources/cordic.cpp:47:1) in function 'cordic'... converting 40 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 219.076 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 218.401 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 219.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 220.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/sine' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/cosine' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'theta', 'sine', 'cosine' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 221.616 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.851 seconds; current allocated memory: 231.539 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [HLS 200-789] **** Estimated Fmax: 137.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 16.891 seconds; current allocated memory: 231.787 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.429 seconds; peak allocated memory: 938.322 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cordic cordic 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 41.058 seconds; current allocated memory: 164.425 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cordic cordic 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/VitisHLSProjects/fir_hls_prj/cordic.zip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file fir_hls_prj/cordic.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 12.969 seconds; current allocated memory: 166.460 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/VitisHLSProjects/fir_hls_prj/cordic.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/VitisHLSProjects/fir_hls_prj/cordic.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cordic cordic 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.649 seconds; current allocated memory: 158.812 MB.
