{"name":"IOMUXC_GPR","description":"IOMUXC_GPR","groupName":"IOMUXC_GPR","baseAddress":"0x400AC000","registers":[{"name":"GPR0","description":"GPR0 General Purpose Register","addressOffset":0,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[]},{"name":"GPR1","description":"GPR1 General Purpose Register","addressOffset":4,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"SAI1_MCLK1_SEL","description":"SAI1 MCLK1 source select","bitOffset":0,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"SAI1_MCLK1_SEL_0","description":"ccm.ssi1_clk_root","value":0},{"name":"SAI1_MCLK1_SEL_1","description":"ccm.ssi2_clk_root","value":1},{"name":"SAI1_MCLK1_SEL_2","description":"ccm.ssi3_clk_root","value":2},{"name":"SAI1_MCLK1_SEL_3","description":"iomux.sai1_ipg_clk_sai_mclk","value":3},{"name":"SAI1_MCLK1_SEL_4","description":"iomux.sai2_ipg_clk_sai_mclk","value":4},{"name":"SAI1_MCLK1_SEL_5","description":"iomux.sai3_ipg_clk_sai_mclk","value":5}]},{"name":"SAI1_MCLK2_SEL","description":"SAI1 MCLK2 source select","bitOffset":3,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"SAI1_MCLK2_SEL_0","description":"ccm.ssi1_clk_root","value":0},{"name":"SAI1_MCLK2_SEL_1","description":"ccm.ssi2_clk_root","value":1},{"name":"SAI1_MCLK2_SEL_2","description":"ccm.ssi3_clk_root","value":2},{"name":"SAI1_MCLK2_SEL_3","description":"iomux.sai1_ipg_clk_sai_mclk","value":3},{"name":"SAI1_MCLK2_SEL_4","description":"iomux.sai2_ipg_clk_sai_mclk","value":4},{"name":"SAI1_MCLK2_SEL_5","description":"iomux.sai3_ipg_clk_sai_mclk","value":5}]},{"name":"SAI1_MCLK3_SEL","description":"SAI1 MCLK3 source select","bitOffset":6,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SAI1_MCLK3_SEL_0","description":"ccm.spdif0_clk_root","value":0},{"name":"SAI1_MCLK3_SEL_1","description":"iomux.spdif_tx_clk2","value":1},{"name":"SAI1_MCLK3_SEL_2","description":"spdif.spdif_srclk","value":2},{"name":"SAI1_MCLK3_SEL_3","description":"spdif.spdif_outclock","value":3}]},{"name":"SAI2_MCLK3_SEL","description":"SAI2 MCLK3 source select","bitOffset":8,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SAI2_MCLK3_SEL_0","description":"ccm.spdif0_clk_root","value":0},{"name":"SAI2_MCLK3_SEL_1","description":"iomux.spdif_tx_clk2","value":1},{"name":"SAI2_MCLK3_SEL_2","description":"spdif.spdif_srclk","value":2},{"name":"SAI2_MCLK3_SEL_3","description":"spdif.spdif_outclock","value":3}]},{"name":"SAI3_MCLK3_SEL","description":"SAI3 MCLK3 source select","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SAI3_MCLK3_SEL_0","description":"ccm.spdif0_clk_root","value":0},{"name":"SAI3_MCLK3_SEL_1","description":"iomux.spdif_tx_clk2","value":1},{"name":"SAI3_MCLK3_SEL_2","description":"spdif.spdif_srclk","value":2},{"name":"SAI3_MCLK3_SEL_3","description":"spdif.spdif_outclock","value":3}]},{"name":"GINT","description":"Global Interrupt","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"GINT_0","description":"Global interrupt request is not asserted.","value":0},{"name":"GINT_1","description":"Global interrupt request is asserted.","value":1}]},{"name":"ENET1_CLK_SEL","description":"ENET1 reference clock mode select.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENET1_CLK_SEL_0","description":"ENET1 TX reference clock driven by ref_enetpll. This clock is also output to pins via the IOMUX. ENET_REF_CLK1 function.","value":0},{"name":"ENET1_CLK_SEL_1","description":"Gets ENET1 TX reference clock from the ENET1_TX_CLK pin. In this use case, an external OSC provides the clock for both the external PHY and the internal controller.","value":1}]},{"name":"ENET2_CLK_SEL","description":"ENET2 reference clock mode select.","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENET2_CLK_SEL_0","description":"ENET2 TX reference clock driven by ref_enetpll. This clock is also output to pins via the IOMUX. ENET2_REF_CLK function.","value":0},{"name":"ENET2_CLK_SEL_1","description":"Gets ENET2 TX reference clock from the ENET2_TX_CLK pin. In this use case, an external OSC provides the clock for both the external PHY and the internal controller.","value":1}]},{"name":"ENET1_TX_CLK_DIR","description":"ENET1_TX_CLK data direction control","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENET1_TX_CLK_DIR_0","description":"ENET1_TX_CLK output driver is disabled","value":0},{"name":"ENET1_TX_CLK_DIR_1","description":"ENET1_TX_CLK output driver is enabled","value":1}]},{"name":"ENET2_TX_CLK_DIR","description":"ENET2_TX_CLK data direction control","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENET2_TX_CLK_DIR_0","description":"ENET2_TX_CLK output driver is disabled","value":0},{"name":"ENET2_TX_CLK_DIR_1","description":"ENET2_TX_CLK output driver is enabled","value":1}]},{"name":"SAI1_MCLK_DIR","description":"sai1.MCLK signal direction control","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SAI1_MCLK_DIR_0","description":"sai1.MCLK is input signal","value":0},{"name":"SAI1_MCLK_DIR_1","description":"sai1.MCLK is output signal","value":1}]},{"name":"SAI2_MCLK_DIR","description":"sai2.MCLK signal direction control","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SAI2_MCLK_DIR_0","description":"sai2.MCLK is input signal","value":0},{"name":"SAI2_MCLK_DIR_1","description":"sai2.MCLK is output signal","value":1}]},{"name":"SAI3_MCLK_DIR","description":"sai3.MCLK signal direction control","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SAI3_MCLK_DIR_0","description":"sai3.MCLK is input signal","value":0},{"name":"SAI3_MCLK_DIR_1","description":"sai3.MCLK is output signal","value":1}]},{"name":"EXC_MON","description":"Exclusive monitor response select of illegal command","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EXC_MON_0","description":"OKAY response","value":0},{"name":"EXC_MON_1","description":"SLVError response (default)","value":1}]},{"name":"ENET_IPG_CLK_S_EN","description":"ENET and ENET2 ipg_clk_s clock gating enable","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENET_IPG_CLK_S_EN_0","description":"ipg_clk_s is gated when there is no IPS access","value":0},{"name":"ENET_IPG_CLK_S_EN_1","description":"ipg_clk_s is always on","value":1}]},{"name":"CM7_FORCE_HCLK_EN","description":"Arm CM7 platform AHB clock enable","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CM7_FORCE_HCLK_EN_0","description":"AHB clock is not running (gated) when CM7 is sleeping and TCM is not accessible.","value":0},{"name":"CM7_FORCE_HCLK_EN_1","description":"AHB clock is running (enabled) when CM7 is sleeping and TCM is accessible.","value":1}]}]},{"name":"GPR2","description":"GPR2 General Purpose Register","addressOffset":8,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"AXBS_L_AHBXL_HIGH_PRIORITY","description":"AXBS_L AHBXL master has higher priority.Do not set both DMA and AHBXL to high priority.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AXBS_L_AHBXL_HIGH_PRIORITY_0","description":"AXBS_L AHBXL master does not have high priority","value":0},{"name":"AXBS_L_AHBXL_HIGH_PRIORITY_1","description":"AXBS_P AHBXL master has high priority","value":1}]},{"name":"AXBS_L_DMA_HIGH_PRIORITY","description":"AXBS_L DMA master has higher priority.Do not set both DMA and AHBXL to high priority.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AXBS_L_DMA_HIGH_PRIORITY_0","description":"AXBS_L DMA master does not have high priority","value":0},{"name":"AXBS_L_DMA_HIGH_PRIORITY_1","description":"AXBS_L DMA master has high priority","value":1}]},{"name":"AXBS_L_FORCE_ROUND_ROBIN","description":"Force Round Robin in AXBS_L","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AXBS_L_FORCE_ROUND_ROBIN_0","description":"AXBS_L masters are not arbitored in round robin, depending on DMA and AHBXL master priority settings.","value":0},{"name":"AXBS_L_FORCE_ROUND_ROBIN_1","description":"AXBS_L masters are arbitored in round robin","value":1}]},{"name":"AXBS_P_M0_HIGH_PRIORITY","description":"AXBS_P M0 master has higher priority.Do not set both M1 and M0 to high priority.","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AXBS_P_M0_HIGH_PRIORITY_0","description":"AXBS_P M0 master doesn't have high priority","value":0},{"name":"AXBS_P_M0_HIGH_PRIORITY_1","description":"AXBS_P M0 master has high priority","value":1}]},{"name":"AXBS_P_M1_HIGH_PRIORITY","description":"AXBS_P M1 master has higher priority.Do not set both M1 and M0 to high priority.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AXBS_P_M1_HIGH_PRIORITY_0","description":"AXBS_P M1 master does not have high priority","value":0},{"name":"AXBS_P_M1_HIGH_PRIORITY_1","description":"AXBS_P M1 master has high priority","value":1}]},{"name":"AXBS_P_FORCE_ROUND_ROBIN","description":"Force Round Robin in AXBS_P. This bit can override master M0 M1 high priority configuration.","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AXBS_P_FORCE_ROUND_ROBIN_0","description":"AXBS_P masters are not arbitored in round robin, depending on M0/M1 master priority settings.","value":0},{"name":"AXBS_P_FORCE_ROUND_ROBIN_1","description":"AXBS_P masters are arbitored in round robin","value":1}]},{"name":"CANFD_FILTER_BYPASS","description":"Disable CANFD filter","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CANFD_FILTER_BYPASS_0","description":"enable CANFD filter","value":0},{"name":"CANFD_FILTER_BYPASS_1","description":"disable CANFD filter","value":1}]},{"name":"L2_MEM_EN_POWERSAVING","description":"enable power saving features on L2 memory","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"L2_MEM_EN_POWERSAVING_0","description":"none memory power saving features enabled, SHUTDOWN/DEEPSLEEP/LIGHTSLEEP will have no effect","value":0},{"name":"L2_MEM_EN_POWERSAVING_1","description":"memory power saving features enabled, set SHUTDOWN/DEEPSLEEP/LIGHTSLEEP (priority high to low) to enable power saving levels","value":1}]},{"name":"RAM_AUTO_CLK_GATING_EN","description":"Automatically gate off RAM clock when RAM is not accessed.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RAM_AUTO_CLK_GATING_EN_0","description":"disable automatically gate off RAM clock","value":0},{"name":"RAM_AUTO_CLK_GATING_EN_1","description":"enable automatically gate off RAM clock","value":1}]},{"name":"L2_MEM_DEEPSLEEP","description":"control how memory enter Deep Sleep mode (shutdown periphery power, but maintain memory contents, outputs of memory are pulled low)","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"L2_MEM_DEEPSLEEP_0","description":"no force sleep control supported, memory deep sleep mode only entered when whole system in stop mode","value":0},{"name":"L2_MEM_DEEPSLEEP_1","description":"force memory into deep sleep mode","value":1}]},{"name":"MQS_CLK_DIV","description":"Divider ratio control for mclk from hmclk. mclk frequency = 1/(n+1) * hmclk frequency.","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[{"name":"DIVIDE_1","description":"mclk frequency = 1/1 * hmclk frequency","value":0},{"name":"DIVIDE_2","description":"mclk frequency = 1/2 * hmclk frequency","value":1},{"name":"DIVIDE_3","description":"mclk frequency = 1/3 * hmclk frequency","value":2},{"name":"DIVIDE_4","description":"mclk frequency = 1/4 * hmclk frequency","value":3},{"name":"DIVIDE_5","description":"mclk frequency = 1/5 * hmclk frequency","value":4},{"name":"DIVIDE_6","description":"mclk frequency = 1/6 * hmclk frequency","value":5},{"name":"DIVIDE_7","description":"mclk frequency = 1/7 * hmclk frequency","value":6},{"name":"DIVIDE_8","description":"mclk frequency = 1/8 * hmclk frequency","value":7},{"name":"DIVIDE_9","description":"mclk frequency = 1/9 * hmclk frequency","value":8},{"name":"DIVIDE_10","description":"mclk frequency = 1/10 * hmclk frequency","value":9},{"name":"DIVIDE_11","description":"mclk frequency = 1/11 * hmclk frequency","value":10},{"name":"DIVIDE_12","description":"mclk frequency = 1/12 * hmclk frequency","value":11},{"name":"DIVIDE_13","description":"mclk frequency = 1/13 * hmclk frequency","value":12},{"name":"DIVIDE_14","description":"mclk frequency = 1/14 * hmclk frequency","value":13},{"name":"DIVIDE_15","description":"mclk frequency = 1/15 * hmclk frequency","value":14},{"name":"DIVIDE_16","description":"mclk frequency = 1/16 * hmclk frequency","value":15},{"name":"DIVIDE_17","description":"mclk frequency = 1/17 * hmclk frequency","value":16},{"name":"DIVIDE_18","description":"mclk frequency = 1/18 * hmclk frequency","value":17},{"name":"DIVIDE_19","description":"mclk frequency = 1/19 * hmclk frequency","value":18},{"name":"DIVIDE_20","description":"mclk frequency = 1/20 * hmclk frequency","value":19},{"name":"DIVIDE_21","description":"mclk frequency = 1/21 * hmclk frequency","value":20},{"name":"DIVIDE_22","description":"mclk frequency = 1/22 * hmclk frequency","value":21},{"name":"DIVIDE_23","description":"mclk frequency = 1/23 * hmclk frequency","value":22},{"name":"DIVIDE_24","description":"mclk frequency = 1/24 * hmclk frequency","value":23},{"name":"DIVIDE_25","description":"mclk frequency = 1/25 * hmclk frequency","value":24},{"name":"DIVIDE_26","description":"mclk frequency = 1/26 * hmclk frequency","value":25},{"name":"DIVIDE_27","description":"mclk frequency = 1/27 * hmclk frequency","value":26},{"name":"DIVIDE_28","description":"mclk frequency = 1/28 * hmclk frequency","value":27},{"name":"DIVIDE_29","description":"mclk frequency = 1/29 * hmclk frequency","value":28},{"name":"DIVIDE_30","description":"mclk frequency = 1/30 * hmclk frequency","value":29},{"name":"DIVIDE_31","description":"mclk frequency = 1/31 * hmclk frequency","value":30},{"name":"DIVIDE_32","description":"mclk frequency = 1/32 * hmclk frequency","value":31},{"name":"DIVIDE_33","description":"mclk frequency = 1/33 * hmclk frequency","value":32},{"name":"DIVIDE_34","description":"mclk frequency = 1/34 * hmclk frequency","value":33},{"name":"DIVIDE_35","description":"mclk frequency = 1/35 * hmclk frequency","value":34},{"name":"DIVIDE_36","description":"mclk frequency = 1/36 * hmclk frequency","value":35},{"name":"DIVIDE_37","description":"mclk frequency = 1/37 * hmclk frequency","value":36},{"name":"DIVIDE_38","description":"mclk frequency = 1/38 * hmclk frequency","value":37},{"name":"DIVIDE_39","description":"mclk frequency = 1/39 * hmclk frequency","value":38},{"name":"DIVIDE_40","description":"mclk frequency = 1/40 * hmclk frequency","value":39},{"name":"DIVIDE_41","description":"mclk frequency = 1/41 * hmclk frequency","value":40},{"name":"DIVIDE_42","description":"mclk frequency = 1/42 * hmclk frequency","value":41},{"name":"DIVIDE_43","description":"mclk frequency = 1/43 * hmclk frequency","value":42},{"name":"DIVIDE_44","description":"mclk frequency = 1/44 * hmclk frequency","value":43},{"name":"DIVIDE_45","description":"mclk frequency = 1/45 * hmclk frequency","value":44},{"name":"DIVIDE_46","description":"mclk frequency = 1/46 * hmclk frequency","value":45},{"name":"DIVIDE_47","description":"mclk frequency = 1/47 * hmclk frequency","value":46},{"name":"DIVIDE_48","description":"mclk frequency = 1/48 * hmclk frequency","value":47},{"name":"DIVIDE_49","description":"mclk frequency = 1/49 * hmclk frequency","value":48},{"name":"DIVIDE_50","description":"mclk frequency = 1/50 * hmclk frequency","value":49},{"name":"DIVIDE_51","description":"mclk frequency = 1/51 * hmclk frequency","value":50},{"name":"DIVIDE_52","description":"mclk frequency = 1/52 * hmclk frequency","value":51},{"name":"DIVIDE_53","description":"mclk frequency = 1/53 * hmclk frequency","value":52},{"name":"DIVIDE_54","description":"mclk frequency = 1/54 * hmclk frequency","value":53},{"name":"DIVIDE_55","description":"mclk frequency = 1/55 * hmclk frequency","value":54},{"name":"DIVIDE_56","description":"mclk frequency = 1/56 * hmclk frequency","value":55},{"name":"DIVIDE_57","description":"mclk frequency = 1/57 * hmclk frequency","value":56},{"name":"DIVIDE_58","description":"mclk frequency = 1/58 * hmclk frequency","value":57},{"name":"DIVIDE_59","description":"mclk frequency = 1/59 * hmclk frequency","value":58},{"name":"DIVIDE_60","description":"mclk frequency = 1/60 * hmclk frequency","value":59},{"name":"DIVIDE_61","description":"mclk frequency = 1/61 * hmclk frequency","value":60},{"name":"DIVIDE_62","description":"mclk frequency = 1/62 * hmclk frequency","value":61},{"name":"DIVIDE_63","description":"mclk frequency = 1/63 * hmclk frequency","value":62},{"name":"DIVIDE_64","description":"mclk frequency = 1/64 * hmclk frequency","value":63},{"name":"DIVIDE_65","description":"mclk frequency = 1/65 * hmclk frequency","value":64},{"name":"DIVIDE_66","description":"mclk frequency = 1/66 * hmclk frequency","value":65},{"name":"DIVIDE_67","description":"mclk frequency = 1/67 * hmclk frequency","value":66},{"name":"DIVIDE_68","description":"mclk frequency = 1/68 * hmclk frequency","value":67},{"name":"DIVIDE_69","description":"mclk frequency = 1/69 * hmclk frequency","value":68},{"name":"DIVIDE_70","description":"mclk frequency = 1/70 * hmclk frequency","value":69},{"name":"DIVIDE_71","description":"mclk frequency = 1/71 * hmclk frequency","value":70},{"name":"DIVIDE_72","description":"mclk frequency = 1/72 * hmclk frequency","value":71},{"name":"DIVIDE_73","description":"mclk frequency = 1/73 * hmclk frequency","value":72},{"name":"DIVIDE_74","description":"mclk frequency = 1/74 * hmclk frequency","value":73},{"name":"DIVIDE_75","description":"mclk frequency = 1/75 * hmclk frequency","value":74},{"name":"DIVIDE_76","description":"mclk frequency = 1/76 * hmclk frequency","value":75},{"name":"DIVIDE_77","description":"mclk frequency = 1/77 * hmclk frequency","value":76},{"name":"DIVIDE_78","description":"mclk frequency = 1/78 * hmclk frequency","value":77},{"name":"DIVIDE_79","description":"mclk frequency = 1/79 * hmclk frequency","value":78},{"name":"DIVIDE_80","description":"mclk frequency = 1/80 * hmclk frequency","value":79},{"name":"DIVIDE_81","description":"mclk frequency = 1/81 * hmclk frequency","value":80},{"name":"DIVIDE_82","description":"mclk frequency = 1/82 * hmclk frequency","value":81},{"name":"DIVIDE_83","description":"mclk frequency = 1/83 * hmclk frequency","value":82},{"name":"DIVIDE_84","description":"mclk frequency = 1/84 * hmclk frequency","value":83},{"name":"DIVIDE_85","description":"mclk frequency = 1/85 * hmclk frequency","value":84},{"name":"DIVIDE_86","description":"mclk frequency = 1/86 * hmclk frequency","value":85},{"name":"DIVIDE_87","description":"mclk frequency = 1/87 * hmclk frequency","value":86},{"name":"DIVIDE_88","description":"mclk frequency = 1/88 * hmclk frequency","value":87},{"name":"DIVIDE_89","description":"mclk frequency = 1/89 * hmclk frequency","value":88},{"name":"DIVIDE_90","description":"mclk frequency = 1/90 * hmclk frequency","value":89},{"name":"DIVIDE_91","description":"mclk frequency = 1/91 * hmclk frequency","value":90},{"name":"DIVIDE_92","description":"mclk frequency = 1/92 * hmclk frequency","value":91},{"name":"DIVIDE_93","description":"mclk frequency = 1/93 * hmclk frequency","value":92},{"name":"DIVIDE_94","description":"mclk frequency = 1/94 * hmclk frequency","value":93},{"name":"DIVIDE_95","description":"mclk frequency = 1/95 * hmclk frequency","value":94},{"name":"DIVIDE_96","description":"mclk frequency = 1/96 * hmclk frequency","value":95},{"name":"DIVIDE_97","description":"mclk frequency = 1/97 * hmclk frequency","value":96},{"name":"DIVIDE_98","description":"mclk frequency = 1/98 * hmclk frequency","value":97},{"name":"DIVIDE_99","description":"mclk frequency = 1/99 * hmclk frequency","value":98},{"name":"DIVIDE_100","description":"mclk frequency = 1/100 * hmclk frequency","value":99},{"name":"DIVIDE_101","description":"mclk frequency = 1/101 * hmclk frequency","value":100},{"name":"DIVIDE_102","description":"mclk frequency = 1/102 * hmclk frequency","value":101},{"name":"DIVIDE_103","description":"mclk frequency = 1/103 * hmclk frequency","value":102},{"name":"DIVIDE_104","description":"mclk frequency = 1/104 * hmclk frequency","value":103},{"name":"DIVIDE_105","description":"mclk frequency = 1/105 * hmclk frequency","value":104},{"name":"DIVIDE_106","description":"mclk frequency = 1/106 * hmclk frequency","value":105},{"name":"DIVIDE_107","description":"mclk frequency = 1/107 * hmclk frequency","value":106},{"name":"DIVIDE_108","description":"mclk frequency = 1/108 * hmclk frequency","value":107},{"name":"DIVIDE_109","description":"mclk frequency = 1/109 * hmclk frequency","value":108},{"name":"DIVIDE_110","description":"mclk frequency = 1/110 * hmclk frequency","value":109},{"name":"DIVIDE_111","description":"mclk frequency = 1/111 * hmclk frequency","value":110},{"name":"DIVIDE_112","description":"mclk frequency = 1/112 * hmclk frequency","value":111},{"name":"DIVIDE_113","description":"mclk frequency = 1/113 * hmclk frequency","value":112},{"name":"DIVIDE_114","description":"mclk frequency = 1/114 * hmclk frequency","value":113},{"name":"DIVIDE_115","description":"mclk frequency = 1/115 * hmclk frequency","value":114},{"name":"DIVIDE_116","description":"mclk frequency = 1/116 * hmclk frequency","value":115},{"name":"DIVIDE_117","description":"mclk frequency = 1/117 * hmclk frequency","value":116},{"name":"DIVIDE_118","description":"mclk frequency = 1/118 * hmclk frequency","value":117},{"name":"DIVIDE_119","description":"mclk frequency = 1/119 * hmclk frequency","value":118},{"name":"DIVIDE_120","description":"mclk frequency = 1/120 * hmclk frequency","value":119},{"name":"DIVIDE_121","description":"mclk frequency = 1/121 * hmclk frequency","value":120},{"name":"DIVIDE_122","description":"mclk frequency = 1/122 * hmclk frequency","value":121},{"name":"DIVIDE_123","description":"mclk frequency = 1/123 * hmclk frequency","value":122},{"name":"DIVIDE_124","description":"mclk frequency = 1/124 * hmclk frequency","value":123},{"name":"DIVIDE_125","description":"mclk frequency = 1/125 * hmclk frequency","value":124},{"name":"DIVIDE_126","description":"mclk frequency = 1/126 * hmclk frequency","value":125},{"name":"DIVIDE_127","description":"mclk frequency = 1/127 * hmclk frequency","value":126},{"name":"DIVIDE_128","description":"mclk frequency = 1/128 * hmclk frequency","value":127},{"name":"DIVIDE_129","description":"mclk frequency = 1/129 * hmclk frequency","value":128},{"name":"DIVIDE_130","description":"mclk frequency = 1/130 * hmclk frequency","value":129},{"name":"DIVIDE_131","description":"mclk frequency = 1/131 * hmclk frequency","value":130},{"name":"DIVIDE_132","description":"mclk frequency = 1/132 * hmclk frequency","value":131},{"name":"DIVIDE_133","description":"mclk frequency = 1/133 * hmclk frequency","value":132},{"name":"DIVIDE_134","description":"mclk frequency = 1/134 * hmclk frequency","value":133},{"name":"DIVIDE_135","description":"mclk frequency = 1/135 * hmclk frequency","value":134},{"name":"DIVIDE_136","description":"mclk frequency = 1/136 * hmclk frequency","value":135},{"name":"DIVIDE_137","description":"mclk frequency = 1/137 * hmclk frequency","value":136},{"name":"DIVIDE_138","description":"mclk frequency = 1/138 * hmclk frequency","value":137},{"name":"DIVIDE_139","description":"mclk frequency = 1/139 * hmclk frequency","value":138},{"name":"DIVIDE_140","description":"mclk frequency = 1/140 * hmclk frequency","value":139},{"name":"DIVIDE_141","description":"mclk frequency = 1/141 * hmclk frequency","value":140},{"name":"DIVIDE_142","description":"mclk frequency = 1/142 * hmclk frequency","value":141},{"name":"DIVIDE_143","description":"mclk frequency = 1/143 * hmclk frequency","value":142},{"name":"DIVIDE_144","description":"mclk frequency = 1/144 * hmclk frequency","value":143},{"name":"DIVIDE_145","description":"mclk frequency = 1/145 * hmclk frequency","value":144},{"name":"DIVIDE_146","description":"mclk frequency = 1/146 * hmclk frequency","value":145},{"name":"DIVIDE_147","description":"mclk frequency = 1/147 * hmclk frequency","value":146},{"name":"DIVIDE_148","description":"mclk frequency = 1/148 * hmclk frequency","value":147},{"name":"DIVIDE_149","description":"mclk frequency = 1/149 * hmclk frequency","value":148},{"name":"DIVIDE_150","description":"mclk frequency = 1/150 * hmclk frequency","value":149},{"name":"DIVIDE_151","description":"mclk frequency = 1/151 * hmclk frequency","value":150},{"name":"DIVIDE_152","description":"mclk frequency = 1/152 * hmclk frequency","value":151},{"name":"DIVIDE_153","description":"mclk frequency = 1/153 * hmclk frequency","value":152},{"name":"DIVIDE_154","description":"mclk frequency = 1/154 * hmclk frequency","value":153},{"name":"DIVIDE_155","description":"mclk frequency = 1/155 * hmclk frequency","value":154},{"name":"DIVIDE_156","description":"mclk frequency = 1/156 * hmclk frequency","value":155},{"name":"DIVIDE_157","description":"mclk frequency = 1/157 * hmclk frequency","value":156},{"name":"DIVIDE_158","description":"mclk frequency = 1/158 * hmclk frequency","value":157},{"name":"DIVIDE_159","description":"mclk frequency = 1/159 * hmclk frequency","value":158},{"name":"DIVIDE_160","description":"mclk frequency = 1/160 * hmclk frequency","value":159},{"name":"DIVIDE_161","description":"mclk frequency = 1/161 * hmclk frequency","value":160},{"name":"DIVIDE_162","description":"mclk frequency = 1/162 * hmclk frequency","value":161},{"name":"DIVIDE_163","description":"mclk frequency = 1/163 * hmclk frequency","value":162},{"name":"DIVIDE_164","description":"mclk frequency = 1/164 * hmclk frequency","value":163},{"name":"DIVIDE_165","description":"mclk frequency = 1/165 * hmclk frequency","value":164},{"name":"DIVIDE_166","description":"mclk frequency = 1/166 * hmclk frequency","value":165},{"name":"DIVIDE_167","description":"mclk frequency = 1/167 * hmclk frequency","value":166},{"name":"DIVIDE_168","description":"mclk frequency = 1/168 * hmclk frequency","value":167},{"name":"DIVIDE_169","description":"mclk frequency = 1/169 * hmclk frequency","value":168},{"name":"DIVIDE_170","description":"mclk frequency = 1/170 * hmclk frequency","value":169},{"name":"DIVIDE_171","description":"mclk frequency = 1/171 * hmclk frequency","value":170},{"name":"DIVIDE_172","description":"mclk frequency = 1/172 * hmclk frequency","value":171},{"name":"DIVIDE_173","description":"mclk frequency = 1/173 * hmclk frequency","value":172},{"name":"DIVIDE_174","description":"mclk frequency = 1/174 * hmclk frequency","value":173},{"name":"DIVIDE_175","description":"mclk frequency = 1/175 * hmclk frequency","value":174},{"name":"DIVIDE_176","description":"mclk frequency = 1/176 * hmclk frequency","value":175},{"name":"DIVIDE_177","description":"mclk frequency = 1/177 * hmclk frequency","value":176},{"name":"DIVIDE_178","description":"mclk frequency = 1/178 * hmclk frequency","value":177},{"name":"DIVIDE_179","description":"mclk frequency = 1/179 * hmclk frequency","value":178},{"name":"DIVIDE_180","description":"mclk frequency = 1/180 * hmclk frequency","value":179},{"name":"DIVIDE_181","description":"mclk frequency = 1/181 * hmclk frequency","value":180},{"name":"DIVIDE_182","description":"mclk frequency = 1/182 * hmclk frequency","value":181},{"name":"DIVIDE_183","description":"mclk frequency = 1/183 * hmclk frequency","value":182},{"name":"DIVIDE_184","description":"mclk frequency = 1/184 * hmclk frequency","value":183},{"name":"DIVIDE_185","description":"mclk frequency = 1/185 * hmclk frequency","value":184},{"name":"DIVIDE_186","description":"mclk frequency = 1/186 * hmclk frequency","value":185},{"name":"DIVIDE_187","description":"mclk frequency = 1/187 * hmclk frequency","value":186},{"name":"DIVIDE_188","description":"mclk frequency = 1/188 * hmclk frequency","value":187},{"name":"DIVIDE_189","description":"mclk frequency = 1/189 * hmclk frequency","value":188},{"name":"DIVIDE_190","description":"mclk frequency = 1/190 * hmclk frequency","value":189},{"name":"DIVIDE_191","description":"mclk frequency = 1/191 * hmclk frequency","value":190},{"name":"DIVIDE_192","description":"mclk frequency = 1/192 * hmclk frequency","value":191},{"name":"DIVIDE_193","description":"mclk frequency = 1/193 * hmclk frequency","value":192},{"name":"DIVIDE_194","description":"mclk frequency = 1/194 * hmclk frequency","value":193},{"name":"DIVIDE_195","description":"mclk frequency = 1/195 * hmclk frequency","value":194},{"name":"DIVIDE_196","description":"mclk frequency = 1/196 * hmclk frequency","value":195},{"name":"DIVIDE_197","description":"mclk frequency = 1/197 * hmclk frequency","value":196},{"name":"DIVIDE_198","description":"mclk frequency = 1/198 * hmclk frequency","value":197},{"name":"DIVIDE_199","description":"mclk frequency = 1/199 * hmclk frequency","value":198},{"name":"DIVIDE_200","description":"mclk frequency = 1/200 * hmclk frequency","value":199},{"name":"DIVIDE_201","description":"mclk frequency = 1/201 * hmclk frequency","value":200},{"name":"DIVIDE_202","description":"mclk frequency = 1/202 * hmclk frequency","value":201},{"name":"DIVIDE_203","description":"mclk frequency = 1/203 * hmclk frequency","value":202},{"name":"DIVIDE_204","description":"mclk frequency = 1/204 * hmclk frequency","value":203},{"name":"DIVIDE_205","description":"mclk frequency = 1/205 * hmclk frequency","value":204},{"name":"DIVIDE_206","description":"mclk frequency = 1/206 * hmclk frequency","value":205},{"name":"DIVIDE_207","description":"mclk frequency = 1/207 * hmclk frequency","value":206},{"name":"DIVIDE_208","description":"mclk frequency = 1/208 * hmclk frequency","value":207},{"name":"DIVIDE_209","description":"mclk frequency = 1/209 * hmclk frequency","value":208},{"name":"DIVIDE_210","description":"mclk frequency = 1/210 * hmclk frequency","value":209},{"name":"DIVIDE_211","description":"mclk frequency = 1/211 * hmclk frequency","value":210},{"name":"DIVIDE_212","description":"mclk frequency = 1/212 * hmclk frequency","value":211},{"name":"DIVIDE_213","description":"mclk frequency = 1/213 * hmclk frequency","value":212},{"name":"DIVIDE_214","description":"mclk frequency = 1/214 * hmclk frequency","value":213},{"name":"DIVIDE_215","description":"mclk frequency = 1/215 * hmclk frequency","value":214},{"name":"DIVIDE_216","description":"mclk frequency = 1/216 * hmclk frequency","value":215},{"name":"DIVIDE_217","description":"mclk frequency = 1/217 * hmclk frequency","value":216},{"name":"DIVIDE_218","description":"mclk frequency = 1/218 * hmclk frequency","value":217},{"name":"DIVIDE_219","description":"mclk frequency = 1/219 * hmclk frequency","value":218},{"name":"DIVIDE_220","description":"mclk frequency = 1/220 * hmclk frequency","value":219},{"name":"DIVIDE_221","description":"mclk frequency = 1/221 * hmclk frequency","value":220},{"name":"DIVIDE_222","description":"mclk frequency = 1/222 * hmclk frequency","value":221},{"name":"DIVIDE_223","description":"mclk frequency = 1/223 * hmclk frequency","value":222},{"name":"DIVIDE_224","description":"mclk frequency = 1/224 * hmclk frequency","value":223},{"name":"DIVIDE_225","description":"mclk frequency = 1/225 * hmclk frequency","value":224},{"name":"DIVIDE_226","description":"mclk frequency = 1/226 * hmclk frequency","value":225},{"name":"DIVIDE_227","description":"mclk frequency = 1/227 * hmclk frequency","value":226},{"name":"DIVIDE_228","description":"mclk frequency = 1/228 * hmclk frequency","value":227},{"name":"DIVIDE_229","description":"mclk frequency = 1/229 * hmclk frequency","value":228},{"name":"DIVIDE_230","description":"mclk frequency = 1/230 * hmclk frequency","value":229},{"name":"DIVIDE_231","description":"mclk frequency = 1/231 * hmclk frequency","value":230},{"name":"DIVIDE_232","description":"mclk frequency = 1/232 * hmclk frequency","value":231},{"name":"DIVIDE_233","description":"mclk frequency = 1/233 * hmclk frequency","value":232},{"name":"DIVIDE_234","description":"mclk frequency = 1/234 * hmclk frequency","value":233},{"name":"DIVIDE_235","description":"mclk frequency = 1/235 * hmclk frequency","value":234},{"name":"DIVIDE_236","description":"mclk frequency = 1/236 * hmclk frequency","value":235},{"name":"DIVIDE_237","description":"mclk frequency = 1/237 * hmclk frequency","value":236},{"name":"DIVIDE_238","description":"mclk frequency = 1/238 * hmclk frequency","value":237},{"name":"DIVIDE_239","description":"mclk frequency = 1/239 * hmclk frequency","value":238},{"name":"DIVIDE_240","description":"mclk frequency = 1/240 * hmclk frequency","value":239},{"name":"DIVIDE_241","description":"mclk frequency = 1/241 * hmclk frequency","value":240},{"name":"DIVIDE_242","description":"mclk frequency = 1/242 * hmclk frequency","value":241},{"name":"DIVIDE_243","description":"mclk frequency = 1/243 * hmclk frequency","value":242},{"name":"DIVIDE_244","description":"mclk frequency = 1/244 * hmclk frequency","value":243},{"name":"DIVIDE_245","description":"mclk frequency = 1/245 * hmclk frequency","value":244},{"name":"DIVIDE_246","description":"mclk frequency = 1/246 * hmclk frequency","value":245},{"name":"DIVIDE_247","description":"mclk frequency = 1/247 * hmclk frequency","value":246},{"name":"DIVIDE_248","description":"mclk frequency = 1/248 * hmclk frequency","value":247},{"name":"DIVIDE_249","description":"mclk frequency = 1/249 * hmclk frequency","value":248},{"name":"DIVIDE_250","description":"mclk frequency = 1/250 * hmclk frequency","value":249},{"name":"DIVIDE_251","description":"mclk frequency = 1/251 * hmclk frequency","value":250},{"name":"DIVIDE_252","description":"mclk frequency = 1/252 * hmclk frequency","value":251},{"name":"DIVIDE_253","description":"mclk frequency = 1/253 * hmclk frequency","value":252},{"name":"DIVIDE_254","description":"mclk frequency = 1/254 * hmclk frequency","value":253},{"name":"DIVIDE_255","description":"mclk frequency = 1/255 * hmclk frequency","value":254},{"name":"DIVIDE_256","description":"mclk frequency = 1/256 * hmclk frequency","value":255}]},{"name":"MQS_SW_RST","description":"MQS software reset","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MQS_SW_RST_0","description":"Exit software reset for MQS","value":0},{"name":"MQS_SW_RST_1","description":"Enable software reset for MQS","value":1}]},{"name":"MQS_EN","description":"MQS enable.","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MQS_EN_0","description":"Disable MQS","value":0},{"name":"MQS_EN_1","description":"Enable MQS","value":1}]},{"name":"MQS_OVERSAMPLE","description":"Used to control the PWM oversampling rate compared with mclk.","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MQS_OVERSAMPLE_0","description":"32","value":0},{"name":"MQS_OVERSAMPLE_1","description":"64","value":1}]},{"name":"QTIMER1_TMR_CNTS_FREEZE","description":"QTIMER1 timer counter freeze","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER1_TMR_CNTS_FREEZE_0","description":"timer counter work normally","value":0},{"name":"QTIMER1_TMR_CNTS_FREEZE_1","description":"reset counter and ouput flags","value":1}]},{"name":"QTIMER2_TMR_CNTS_FREEZE","description":"QTIMER2 timer counter freeze","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER2_TMR_CNTS_FREEZE_0","description":"timer counter work normally","value":0},{"name":"QTIMER2_TMR_CNTS_FREEZE_1","description":"reset counter and ouput flags","value":1}]},{"name":"QTIMER3_TMR_CNTS_FREEZE","description":"QTIMER3 timer counter freeze","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER3_TMR_CNTS_FREEZE_0","description":"timer counter work normally","value":0},{"name":"QTIMER3_TMR_CNTS_FREEZE_1","description":"reset counter and ouput flags","value":1}]},{"name":"QTIMER4_TMR_CNTS_FREEZE","description":"QTIMER4 timer counter freeze","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER4_TMR_CNTS_FREEZE_0","description":"timer counter work normally","value":0},{"name":"QTIMER4_TMR_CNTS_FREEZE_1","description":"reset counter and ouput flags","value":1}]}]},{"name":"GPR3","description":"GPR3 General Purpose Register","addressOffset":12,"size":32,"access":"read-write","resetValue":"0xF0F0","resetMask":"0xFFFFFFFF","fields":[{"name":"OCRAM_CTL","description":"OCRAM_CTL[3] - write address pipeline control bit","bitOffset":0,"bitWidth":4,"access":"read-write"},{"name":"DCP_KEY_SEL","description":"Select 128-bit dcp key from 256-bit key from SNVS Master Key","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DCP_KEY_SEL_0","description":"Select [127:0] from SNVS Master Key as dcp key","value":0},{"name":"DCP_KEY_SEL_1","description":"Select [255:128] from SNVS Master Key as dcp key","value":1}]},{"name":"OCRAM2_CTL","description":"OCRAM2_CTL[3] - write address pipeline control bit","bitOffset":8,"bitWidth":4,"access":"read-write"},{"name":"AXBS_L_HALT_REQ","description":"Request to halt axbs_l","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AXBS_L_HALT_REQ_0","description":"axbs_l normal run","value":0},{"name":"AXBS_L_HALT_REQ_1","description":"request to halt axbs_l","value":1}]},{"name":"OCRAM_STATUS","description":"This field shows the OCRAM pipeline settings status, controlled by OCRAM_CTL bits respectively","bitOffset":16,"bitWidth":4,"access":"read-only"},{"name":"OCRAM2_STATUS","description":"This field shows the OCRAM2 pipeline settings status, controlled by OCRAM2_CTL bits respectively","bitOffset":24,"bitWidth":4,"access":"read-only"},{"name":"AXBS_L_HALTED","description":"This bit shows the status of axbs_l","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AXBS_L_HALTED_0","description":"axbs_l is not halted","value":0},{"name":"AXBS_L_HALTED_1","description":"axbs_l is in halted status","value":1}]}]},{"name":"GPR4","description":"GPR4 General Purpose Register","addressOffset":16,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"EDMA_STOP_REQ","description":"EDMA stop request.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EDMA_STOP_REQ_0","description":"stop request off","value":0},{"name":"EDMA_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"CAN1_STOP_REQ","description":"CAN1 stop request.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CAN1_STOP_REQ_0","description":"stop request off","value":0},{"name":"CAN1_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"CAN2_STOP_REQ","description":"CAN2 stop request.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CAN2_STOP_REQ_0","description":"stop request off","value":0},{"name":"CAN2_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"TRNG_STOP_REQ","description":"TRNG stop request.","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TRNG_STOP_REQ_0","description":"stop request off","value":0},{"name":"TRNG_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"ENET_STOP_REQ","description":"ENET stop request.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENET_STOP_REQ_0","description":"stop request off","value":0},{"name":"ENET_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"SAI1_STOP_REQ","description":"SAI1 stop request.","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SAI1_STOP_REQ_0","description":"stop request off","value":0},{"name":"SAI1_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"SAI2_STOP_REQ","description":"SAI2 stop request.","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SAI2_STOP_REQ_0","description":"stop request off","value":0},{"name":"SAI2_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"SAI3_STOP_REQ","description":"SAI3 stop request.","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SAI3_STOP_REQ_0","description":"stop request off","value":0},{"name":"SAI3_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"ENET2_STOP_REQ","description":"ENET2 stop request.","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENET2_STOP_REQ_0","description":"stop request off","value":0},{"name":"ENET2_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"SEMC_STOP_REQ","description":"SEMC stop request.","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SEMC_STOP_REQ_0","description":"stop request off","value":0},{"name":"SEMC_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"PIT_STOP_REQ","description":"PIT stop request.","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PIT_STOP_REQ_0","description":"stop request off","value":0},{"name":"PIT_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"FLEXSPI_STOP_REQ","description":"FlexSPI stop request.","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FLEXSPI_STOP_REQ_0","description":"stop request off","value":0},{"name":"FLEXSPI_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"FLEXIO1_STOP_REQ","description":"FlexIO1 stop request.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FLEXIO1_STOP_REQ_0","description":"stop request off","value":0},{"name":"FLEXIO1_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"FLEXIO2_STOP_REQ","description":"FlexIO2 stop request.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FLEXIO2_STOP_REQ_0","description":"stop request off","value":0},{"name":"FLEXIO2_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"FLEXIO3_STOP_REQ","description":"On-platform flexio3 stop request.","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FLEXIO3_STOP_REQ_0","description":"stop request off","value":0},{"name":"FLEXIO3_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"FLEXSPI2_STOP_REQ","description":"FlexSPI2 stop request.","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FLEXSPI2_STOP_REQ_0","description":"stop request off","value":0},{"name":"FLEXSPI2_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"EDMA_STOP_ACK","description":"EDMA stop acknowledge. This is a status (read-only) bit","bitOffset":16,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"EDMA_STOP_ACK_0","description":"EDMA stop acknowledge is not asserted","value":0},{"name":"EDMA_STOP_ACK_1","description":"EDMA stop acknowledge is asserted (EDMA is in STOP mode).","value":1}]},{"name":"CAN1_STOP_ACK","description":"CAN1 stop acknowledge.","bitOffset":17,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"CAN1_STOP_ACK_0","description":"CAN1 stop acknowledge is not asserted","value":0},{"name":"CAN1_STOP_ACK_1","description":"CAN1 stop acknowledge is asserted","value":1}]},{"name":"CAN2_STOP_ACK","description":"CAN2 stop acknowledge.","bitOffset":18,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"CAN2_STOP_ACK_0","description":"CAN2 stop acknowledge is not asserted","value":0},{"name":"CAN2_STOP_ACK_1","description":"CAN2 stop acknowledge is asserted","value":1}]},{"name":"TRNG_STOP_ACK","description":"TRNG stop acknowledge","bitOffset":19,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"TRNG_STOP_ACK_0","description":"TRNG stop acknowledge is not asserted","value":0},{"name":"TRNG_STOP_ACK_1","description":"TRNG stop acknowledge is asserted","value":1}]},{"name":"ENET_STOP_ACK","description":"ENET stop acknowledge.","bitOffset":20,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"ENET_STOP_ACK_0","description":"ENET1 stop acknowledge is not asserted","value":0},{"name":"ENET_STOP_ACK_1","description":"ENET1 stop acknowledge is asserted","value":1}]},{"name":"SAI1_STOP_ACK","description":"SAI1 stop acknowledge","bitOffset":21,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"SAI1_STOP_ACK_0","description":"SAI1 stop acknowledge is not asserted","value":0},{"name":"SAI1_STOP_ACK_1","description":"SAI1 stop acknowledge is asserted","value":1}]},{"name":"SAI2_STOP_ACK","description":"SAI2 stop acknowledge","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"SAI2_STOP_ACK_0","description":"SAI2 stop acknowledge is not asserted","value":0},{"name":"SAI2_STOP_ACK_1","description":"SAI2 stop acknowledge is asserted","value":1}]},{"name":"SAI3_STOP_ACK","description":"SAI3 stop acknowledge","bitOffset":23,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"SAI3_STOP_ACK_0","description":"SAI3 stop acknowledge is not asserted","value":0},{"name":"SAI3_STOP_ACK_1","description":"SAI3 stop acknowledge is asserted","value":1}]},{"name":"ENET2_STOP_ACK","description":"ENET2 stop acknowledge.","bitOffset":24,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"ENET2_STOP_ACK_0","description":"ENET2 stop acknowledge is not asserted","value":0},{"name":"ENET2_STOP_ACK_1","description":"ENET2 stop acknowledge is asserted","value":1}]},{"name":"SEMC_STOP_ACK","description":"SEMC stop acknowledge","bitOffset":25,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"SEMC_STOP_ACK_0","description":"SEMC stop acknowledge is not asserted","value":0},{"name":"SEMC_STOP_ACK_1","description":"SEMC stop acknowledge is asserted","value":1}]},{"name":"PIT_STOP_ACK","description":"PIT stop acknowledge","bitOffset":26,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"PIT_STOP_ACK_0","description":"PIT stop acknowledge is not asserted","value":0},{"name":"PIT_STOP_ACK_1","description":"PIT stop acknowledge is asserted","value":1}]},{"name":"FLEXSPI_STOP_ACK","description":"FLEXSPI stop acknowledge","bitOffset":27,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"FLEXSPI_STOP_ACK_0","description":"FLEXSPI stop acknowledge is not asserted","value":0},{"name":"FLEXSPI_STOP_ACK_1","description":"FLEXSPI stop acknowledge is asserted","value":1}]},{"name":"FLEXIO1_STOP_ACK","description":"FLEXIO1 stop acknowledge","bitOffset":28,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"FLEXIO1_STOP_ACK_0","description":"FLEXIO1 stop acknowledge is not asserted","value":0},{"name":"FLEXIO1_STOP_ACK_1","description":"FLEXIO1 stop acknowledge is asserted","value":1}]},{"name":"FLEXIO2_STOP_ACK","description":"FLEXIO2 stop acknowledge","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"FLEXIO2_STOP_ACK_0","description":"FLEXIO2 stop acknowledge is not asserted","value":0},{"name":"FLEXIO2_STOP_ACK_1","description":"FLEXIO2 stop acknowledge is asserted (FLEXIO2 is in STOP mode)","value":1}]},{"name":"FLEXIO3_STOP_ACK","description":"On-platform FLEXIO3 stop acknowledge","bitOffset":30,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"FLEXIO3_STOP_ACK_0","description":"FLEXIO3 stop acknowledge is not asserted","value":0},{"name":"FLEXIO3_STOP_ACK_1","description":"FLEXIO3 stop acknowledge is asserted","value":1}]},{"name":"FLEXSPI2_STOP_ACK","description":"FLEXSPI2 stop acknowledge","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"FLEXSPI2_STOP_ACK_0","description":"FLEXSPI2 stop acknowledge is not asserted","value":0},{"name":"FLEXSPI2_STOP_ACK_1","description":"FLEXSPI2 stop acknowledge is asserted","value":1}]}]},{"name":"GPR5","description":"GPR5 General Purpose Register","addressOffset":20,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"WDOG1_MASK","description":"WDOG1 Timeout Mask","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WDOG1_MASK_0","description":"WDOG1 Timeout behaves normally","value":0},{"name":"WDOG1_MASK_1","description":"WDOG1 Timeout is masked","value":1}]},{"name":"WDOG2_MASK","description":"WDOG2 Timeout Mask","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WDOG2_MASK_0","description":"WDOG2 Timeout behaves normally","value":0},{"name":"WDOG2_MASK_1","description":"WDOG2 Timeout is masked","value":1}]},{"name":"GPT2_CAPIN1_SEL","description":"GPT2 input capture channel 1 source select","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"GPT2_CAPIN1_SEL_0","description":"source from GPT2_CAPTURE1","value":0},{"name":"GPT2_CAPIN1_SEL_1","description":"source from ENET_1588_EVENT3_OUT (chnnal 3 of IEEE 1588 timer)","value":1}]},{"name":"GPT2_CAPIN2_SEL","description":"GPT2 input capture channel 2 source select","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"GPT2_CAPIN2_SEL_0","description":"source from GPT2_CAPTURE2","value":0},{"name":"GPT2_CAPIN2_SEL_1","description":"source from ENET2_1588_EVENT3_OUT (chnnal 3 of IEEE 1588 timer)","value":1}]},{"name":"ENET_EVENT3IN_SEL","description":"ENET input timer event3 source select","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENET_EVENT3IN_SEL_0","description":"event3 source input from ENET_1588_EVENT3_IN","value":0},{"name":"ENET_EVENT3IN_SEL_1","description":"event3 source input from GPT2.GPT_COMPARE1","value":1}]},{"name":"ENET2_EVENT3IN_SEL","description":"ENET2 input timer event3 source select","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENET2_EVENT3IN_SEL_0","description":"event3 source input from ENET2_1588_EVENT3_IN","value":0},{"name":"ENET2_EVENT3IN_SEL_1","description":"event3 source input from GPT2.GPT_COMPARE2","value":1}]},{"name":"VREF_1M_CLK_GPT1","description":"GPT1 1 MHz clock source select","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VREF_1M_CLK_GPT1_0","description":"GPT1 ipg_clk_highfreq driven by IPG_PERCLK","value":0},{"name":"VREF_1M_CLK_GPT1_1","description":"GPT1 ipg_clk_highfreq driven by anatop 1 MHz clock","value":1}]},{"name":"VREF_1M_CLK_GPT2","description":"GPT2 1 MHz clock source select","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VREF_1M_CLK_GPT2_0","description":"GPT2 ipg_clk_highfreq driven by IPG_PERCLK","value":0},{"name":"VREF_1M_CLK_GPT2_1","description":"GPT2 ipg_clk_highfreq driven by anatop 1 MHz clock","value":1}]}]},{"name":"GPR6","description":"GPR6 General Purpose Register","addressOffset":24,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"QTIMER1_TRM0_INPUT_SEL","description":"QTIMER1 TMR0 input select","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER1_TRM0_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER1_TRM0_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER1_TRM1_INPUT_SEL","description":"QTIMER1 TMR1 input select","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER1_TRM1_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER1_TRM1_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER1_TRM2_INPUT_SEL","description":"QTIMER1 TMR2 input select","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER1_TRM2_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER1_TRM2_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER1_TRM3_INPUT_SEL","description":"QTIMER1 TMR3 input select","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER1_TRM3_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER1_TRM3_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER2_TRM0_INPUT_SEL","description":"QTIMER2 TMR0 input select","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER2_TRM0_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER2_TRM0_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER2_TRM1_INPUT_SEL","description":"QTIMER2 TMR1 input select","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER2_TRM1_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER2_TRM1_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER2_TRM2_INPUT_SEL","description":"QTIMER2 TMR2 input select","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER2_TRM2_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER2_TRM2_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER2_TRM3_INPUT_SEL","description":"QTIMER2 TMR3 input select","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER2_TRM3_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER2_TRM3_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER3_TRM0_INPUT_SEL","description":"QTIMER3 TMR0 input select","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER3_TRM0_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER3_TRM0_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER3_TRM1_INPUT_SEL","description":"QTIMER3 TMR1 input select","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER3_TRM1_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER3_TRM1_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER3_TRM2_INPUT_SEL","description":"QTIMER3 TMR2 input select","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER3_TRM2_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER3_TRM2_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER3_TRM3_INPUT_SEL","description":"QTIMER3 TMR3 input select","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER3_TRM3_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER3_TRM3_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER4_TRM0_INPUT_SEL","description":"QTIMER4 TMR0 input select","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER4_TRM0_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER4_TRM0_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER4_TRM1_INPUT_SEL","description":"QTIMER4 TMR1 input select","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER4_TRM1_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER4_TRM1_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER4_TRM2_INPUT_SEL","description":"QTIMER4 TMR2 input select","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER4_TRM2_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER4_TRM2_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"QTIMER4_TRM3_INPUT_SEL","description":"QTIMER4 TMR3 input select","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QTIMER4_TRM3_INPUT_SEL_0","description":"input from IOMUX","value":0},{"name":"QTIMER4_TRM3_INPUT_SEL_1","description":"input from XBAR","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_4","description":"IOMUXC XBAR_INOUT4 function direction select","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_4_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_4_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_5","description":"IOMUXC XBAR_INOUT5 function direction select","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_5_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_5_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_6","description":"IOMUXC XBAR_INOUT6 function direction select","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_6_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_6_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_7","description":"IOMUXC XBAR_INOUT7 function direction select","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_7_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_7_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_8","description":"IOMUXC XBAR_INOUT8 function direction select","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_8_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_8_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_9","description":"IOMUXC XBAR_INOUT9 function direction select","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_9_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_9_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_10","description":"IOMUXC XBAR_INOUT10 function direction select","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_10_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_10_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_11","description":"IOMUXC XBAR_INOUT11 function direction select","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_11_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_11_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_12","description":"IOMUXC XBAR_INOUT12 function direction select","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_12_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_12_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_13","description":"IOMUXC XBAR_INOUT13 function direction select","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_13_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_13_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_14","description":"IOMUXC XBAR_INOUT14 function direction select","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_14_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_14_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_15","description":"IOMUXC XBAR_INOUT15 function direction select","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_15_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_15_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_16","description":"IOMUXC XBAR_INOUT16 function direction select","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_16_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_16_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_17","description":"IOMUXC XBAR_INOUT17 function direction select","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_17_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_17_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_18","description":"IOMUXC XBAR_INOUT18 function direction select","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_18_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_18_1","description":"XBAR_INOUT as output","value":1}]},{"name":"IOMUXC_XBAR_DIR_SEL_19","description":"IOMUXC XBAR_INOUT19 function direction select","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IOMUXC_XBAR_DIR_SEL_19_0","description":"XBAR_INOUT as input","value":0},{"name":"IOMUXC_XBAR_DIR_SEL_19_1","description":"XBAR_INOUT as output","value":1}]}]},{"name":"GPR7","description":"GPR7 General Purpose Register","addressOffset":28,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LPI2C1_STOP_REQ","description":"LPI2C1 stop request","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPI2C1_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPI2C1_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPI2C2_STOP_REQ","description":"LPI2C2 stop request","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPI2C2_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPI2C2_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPI2C3_STOP_REQ","description":"LPI2C3 stop request","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPI2C3_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPI2C3_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPI2C4_STOP_REQ","description":"LPI2C4 stop request","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPI2C4_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPI2C4_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPSPI1_STOP_REQ","description":"LPSPI1 stop request","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPSPI1_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPSPI1_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPSPI2_STOP_REQ","description":"LPSPI2 stop request","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPSPI2_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPSPI2_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPSPI3_STOP_REQ","description":"LPSPI3 stop request","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPSPI3_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPSPI3_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPSPI4_STOP_REQ","description":"LPSPI4 stop request","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPSPI4_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPSPI4_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPUART1_STOP_REQ","description":"LPUART1 stop request","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART1_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPUART1_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPUART2_STOP_REQ","description":"LPUART1 stop request","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART2_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPUART2_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPUART3_STOP_REQ","description":"LPUART3 stop request","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART3_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPUART3_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPUART4_STOP_REQ","description":"LPUART4 stop request","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART4_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPUART4_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPUART5_STOP_REQ","description":"LPUART5 stop request","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART5_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPUART5_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPUART6_STOP_REQ","description":"LPUART6 stop request","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART6_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPUART6_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPUART7_STOP_REQ","description":"LPUART7 stop request","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART7_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPUART7_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPUART8_STOP_REQ","description":"LPUART8 stop request","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART8_STOP_REQ_0","description":"stop request off","value":0},{"name":"LPUART8_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"LPI2C1_STOP_ACK","description":"LPI2C1 stop acknowledge","bitOffset":16,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPI2C1_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPI2C1_STOP_ACK_1","description":"stop acknowledge is asserted (the module is in Stop mode)","value":1}]},{"name":"LPI2C2_STOP_ACK","description":"LPI2C2 stop acknowledge","bitOffset":17,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPI2C2_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPI2C2_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPI2C3_STOP_ACK","description":"LPI2C3 stop acknowledge","bitOffset":18,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPI2C3_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPI2C3_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPI2C4_STOP_ACK","description":"LPI2C4 stop acknowledge","bitOffset":19,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPI2C4_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPI2C4_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPSPI1_STOP_ACK","description":"LPSPI1 stop acknowledge","bitOffset":20,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPSPI1_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPSPI1_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPSPI2_STOP_ACK","description":"LPSPI2 stop acknowledge","bitOffset":21,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPSPI2_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPSPI2_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPSPI3_STOP_ACK","description":"LPSPI3 stop acknowledge","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPSPI3_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPSPI3_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPSPI4_STOP_ACK","description":"LPSPI4 stop acknowledge","bitOffset":23,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPSPI4_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPSPI4_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPUART1_STOP_ACK","description":"LPUART1 stop acknowledge","bitOffset":24,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPUART1_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPUART1_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPUART2_STOP_ACK","description":"LPUART1 stop acknowledge","bitOffset":25,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPUART2_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPUART2_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPUART3_STOP_ACK","description":"LPUART3 stop acknowledge","bitOffset":26,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPUART3_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPUART3_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPUART4_STOP_ACK","description":"LPUART4 stop acknowledge","bitOffset":27,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPUART4_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPUART4_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPUART5_STOP_ACK","description":"LPUART5 stop acknowledge","bitOffset":28,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPUART5_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPUART5_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPUART6_STOP_ACK","description":"LPUART6 stop acknowledge","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPUART6_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPUART6_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPUART7_STOP_ACK","description":"LPUART7 stop acknowledge","bitOffset":30,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPUART7_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPUART7_STOP_ACK_1","description":"stop acknowledge is asserted","value":1}]},{"name":"LPUART8_STOP_ACK","description":"LPUART8 stop acknowledge","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"LPUART8_STOP_ACK_0","description":"stop acknowledge is not asserted","value":0},{"name":"LPUART8_STOP_ACK_1","description":"stop acknowledge is asserted (the module is in Stop mode)","value":1}]}]},{"name":"GPR8","description":"GPR8 General Purpose Register","addressOffset":32,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LPI2C1_IPG_STOP_MODE","description":"LPI2C1 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPI2C1_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPI2C1_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPI2C1_IPG_DOZE","description":"LPI2C1 ipg_doze mode","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPI2C1_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPI2C1_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPI2C2_IPG_STOP_MODE","description":"LPI2C2 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPI2C2_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPI2C2_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPI2C2_IPG_DOZE","description":"LPI2C2 ipg_doze mode","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPI2C2_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPI2C2_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPI2C3_IPG_STOP_MODE","description":"LPI2C3 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPI2C3_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPI2C3_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPI2C3_IPG_DOZE","description":"LPI2C3 ipg_doze mode","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPI2C3_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPI2C3_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPI2C4_IPG_STOP_MODE","description":"LPI2C4 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPI2C4_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPI2C4_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPI2C4_IPG_DOZE","description":"LPI2C4 ipg_doze mode","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPI2C4_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPI2C4_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPSPI1_IPG_STOP_MODE","description":"LPSPI1 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPSPI1_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPSPI1_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPSPI1_IPG_DOZE","description":"LPSPI1 ipg_doze mode","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPSPI1_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPSPI1_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPSPI2_IPG_STOP_MODE","description":"LPSPI2 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPSPI2_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPSPI2_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPSPI2_IPG_DOZE","description":"LPSPI2 ipg_doze mode","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPSPI2_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPSPI2_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPSPI3_IPG_STOP_MODE","description":"LPSPI3 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPSPI3_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPSPI3_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPSPI3_IPG_DOZE","description":"LPSPI3 ipg_doze mode","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPSPI3_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPSPI3_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPSPI4_IPG_STOP_MODE","description":"LPSPI4 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPSPI4_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPSPI4_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPSPI4_IPG_DOZE","description":"LPSPI4 ipg_doze mode","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPSPI4_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPSPI4_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPUART1_IPG_STOP_MODE","description":"LPUART1 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART1_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPUART1_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPUART1_IPG_DOZE","description":"LPUART1 ipg_doze mode","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART1_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPUART1_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPUART2_IPG_STOP_MODE","description":"LPUART2 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART2_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPUART2_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPUART2_IPG_DOZE","description":"LPUART2 ipg_doze mode","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART2_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPUART2_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPUART3_IPG_STOP_MODE","description":"LPUART3 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART3_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPUART3_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPUART3_IPG_DOZE","description":"LPUART3 ipg_doze mode","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART3_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPUART3_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPUART4_IPG_STOP_MODE","description":"LPUART4 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART4_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPUART4_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPUART4_IPG_DOZE","description":"LPUART4 ipg_doze mode","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART4_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPUART4_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPUART5_IPG_STOP_MODE","description":"LPUART5 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART5_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPUART5_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPUART5_IPG_DOZE","description":"LPUART5 ipg_doze mode","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART5_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPUART5_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPUART6_IPG_STOP_MODE","description":"LPUART6 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART6_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPUART6_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPUART6_IPG_DOZE","description":"LPUART6 ipg_doze mode","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART6_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPUART6_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPUART7_IPG_STOP_MODE","description":"LPUART7 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART7_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPUART7_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPUART7_IPG_DOZE","description":"LPUART7 ipg_doze mode","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART7_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPUART7_IPG_DOZE_1","description":"in doze mode","value":1}]},{"name":"LPUART8_IPG_STOP_MODE","description":"LPUART8 stop mode selection, cannot change when ipg_stop is asserted.","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART8_IPG_STOP_MODE_0","description":"the module is functional in Stop mode","value":0},{"name":"LPUART8_IPG_STOP_MODE_1","description":"the module is NOT functional in Stop mode, when this bit is equal to 1 and ipg_stop is asserted","value":1}]},{"name":"LPUART8_IPG_DOZE","description":"LPUART8 ipg_doze mode","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPUART8_IPG_DOZE_0","description":"not in doze mode","value":0},{"name":"LPUART8_IPG_DOZE_1","description":"in doze mode","value":1}]}]},{"name":"GPR9","description":"GPR9 General Purpose Register","addressOffset":36,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[]},{"name":"GPR10","description":"GPR10 General Purpose Register","addressOffset":40,"size":32,"access":"read-write","resetValue":"0x7","resetMask":"0xFFFFFFFF","fields":[{"name":"NIDEN","description":"Arm non-secure (non-invasive) debug enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NIDEN_0","description":"Debug turned off.","value":0},{"name":"NIDEN_1","description":"Debug enabled (default).","value":1}]},{"name":"DBG_EN","description":"Arm invasive debug enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DBG_EN_0","description":"Debug turned off.","value":0},{"name":"DBG_EN_1","description":"Debug enabled (default).","value":1}]},{"name":"SEC_ERR_RESP","description":"Security error response enable for all security gaskets (on both AHB and AXI buses)","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SEC_ERR_RESP_0","description":"OKEY response","value":0},{"name":"SEC_ERR_RESP_1","description":"SLVError (default)","value":1}]},{"name":"DCPKEY_OCOTP_OR_KEYMUX","description":"DCP Key selection bit.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DCPKEY_OCOTP_OR_KEYMUX_0","description":"Select key from SNVS Master Key.","value":0},{"name":"DCPKEY_OCOTP_OR_KEYMUX_1","description":"Select key from OCOTP (SW_GP2).","value":1}]},{"name":"OCRAM_TZ_EN","description":"OCRAM TrustZone (TZ) enable.","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"OCRAM_TZ_EN_0","description":"The TrustZone feature is disabled. Entire OCRAM space is available for all access types (secure/non-secure/user/supervisor).","value":0},{"name":"OCRAM_TZ_EN_1","description":"The TrustZone feature is enabled. Access to address in the range specified by [ENDADDR:STARTADDR] follows the execution mode access policy described in CSU chapter.","value":1}]},{"name":"OCRAM_TZ_ADDR","description":"OCRAM TrustZone (TZ) start address","bitOffset":9,"bitWidth":7,"access":"read-write"},{"name":"LOCK_NIDEN","description":"Lock NIDEN field for changes","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_NIDEN_0","description":"Field is not locked","value":0},{"name":"LOCK_NIDEN_1","description":"Field is locked (read access only)","value":1}]},{"name":"LOCK_DBG_EN","description":"Lock DBG_EN field for changes","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_DBG_EN_0","description":"Field is not locked","value":0},{"name":"LOCK_DBG_EN_1","description":"Field is locked (read access only)","value":1}]},{"name":"LOCK_SEC_ERR_RESP","description":"Lock SEC_ERR_RESP field for changes","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_SEC_ERR_RESP_0","description":"Field is not locked","value":0},{"name":"LOCK_SEC_ERR_RESP_1","description":"Field is locked (read access only)","value":1}]},{"name":"LOCK_DCPKEY_OCOTP_OR_KEYMUX","description":"Lock DCP Key OCOTP/Key MUX selection bit","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_DCPKEY_OCOTP_OR_KEYMUX_0","description":"Field is not locked","value":0},{"name":"LOCK_DCPKEY_OCOTP_OR_KEYMUX_1","description":"Field is locked (read access only)","value":1}]},{"name":"LOCK_OCRAM_TZ_EN","description":"Lock OCRAM_TZ_EN field for changes","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_OCRAM_TZ_EN_0","description":"Field is not locked","value":0},{"name":"LOCK_OCRAM_TZ_EN_1","description":"Field is locked (read access only)","value":1}]},{"name":"LOCK_OCRAM_TZ_ADDR","description":"Lock OCRAM_TZ_ADDR field for changes","bitOffset":25,"bitWidth":7,"access":"read-write","enumeratedValues":[{"name":"LOCK_OCRAM_TZ_ADDR_0","description":"Field is not locked","value":0},{"name":"LOCK_OCRAM_TZ_ADDR_1","description":"Field is locked (read access only)","value":1}]}]},{"name":"GPR11","description":"GPR11 General Purpose Register","addressOffset":44,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"M7_APC_AC_R0_CTRL","description":"Access control of memory region-0","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"M7_APC_AC_R0_CTRL_0","description":"No access protection","value":0},{"name":"M7_APC_AC_R0_CTRL_1","description":"M7 debug protection enabled","value":1}]},{"name":"M7_APC_AC_R1_CTRL","description":"Access control of memory region-1","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"M7_APC_AC_R1_CTRL_0","description":"No access protection","value":0},{"name":"M7_APC_AC_R1_CTRL_1","description":"M7 debug protection enabled","value":1}]},{"name":"M7_APC_AC_R2_CTRL","description":"Access control of memory region-2","bitOffset":4,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"M7_APC_AC_R2_CTRL_0","description":"No access protection","value":0},{"name":"M7_APC_AC_R2_CTRL_1","description":"M7 debug protection enabled","value":1}]},{"name":"M7_APC_AC_R3_CTRL","description":"Access control of memory region-3","bitOffset":6,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"M7_APC_AC_R3_CTRL_0","description":"No access protection","value":0},{"name":"M7_APC_AC_R3_CTRL_1","description":"M7 debug protection enabled","value":1}]},{"name":"BEE_DE_RX_EN","description":"BEE data decryption of memory region-n (n = 3 to 0)","bitOffset":8,"bitWidth":4,"access":"read-write"}]},{"name":"GPR12","description":"GPR12 General Purpose Register","addressOffset":48,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"FLEXIO1_IPG_STOP_MODE","description":"FlexIO1 stop mode selection. Cannot change when ipg_stop is asserted.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FLEXIO1_IPG_STOP_MODE_0","description":"FlexIO1 is functional in Stop mode.","value":0},{"name":"FLEXIO1_IPG_STOP_MODE_1","description":"When this bit is equal to 1'b1 and ipg_stop is asserted, FlexIO1 is not functional in Stop mode.","value":1}]},{"name":"FLEXIO1_IPG_DOZE","description":"FLEXIO1 ipg_doze mode","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FLEXIO1_IPG_DOZE_0","description":"FLEXIO1 is not in doze mode","value":0},{"name":"FLEXIO1_IPG_DOZE_1","description":"FLEXIO1 is in doze mode","value":1}]},{"name":"FLEXIO2_IPG_STOP_MODE","description":"FlexIO2 stop mode selection. Cannot change when ipg_stop is asserted.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FLEXIO2_IPG_STOP_MODE_0","description":"FlexIO2 is functional in Stop mode.","value":0},{"name":"FLEXIO2_IPG_STOP_MODE_1","description":"When this bit is equal to 1'b1 and ipg_stop is asserted, FlexIO2 is not functional in Stop mode.","value":1}]},{"name":"FLEXIO2_IPG_DOZE","description":"FLEXIO2 ipg_doze mode","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FLEXIO2_IPG_DOZE_0","description":"FLEXIO2 is not in doze mode","value":0},{"name":"FLEXIO2_IPG_DOZE_1","description":"FLEXIO2 is in doze mode","value":1}]},{"name":"ACMP_IPG_STOP_MODE","description":"ACMP stop mode selection. Cannot change when ipg_stop is asserted.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMP_IPG_STOP_MODE_0","description":"ACMP is functional in Stop mode.","value":0},{"name":"ACMP_IPG_STOP_MODE_1","description":"When this bit is equal to 1'b1 and ipg_stop is asserted, ACMP is not functional in Stop mode.","value":1}]},{"name":"FLEXIO3_IPG_STOP_MODE","description":"FlexIO3 stop mode selection. Cannot change when ipg_stop is asserted.","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FLEXIO3_IPG_STOP_MODE_0","description":"FlexIO3 is functional in Stop mode.","value":0},{"name":"FLEXIO3_IPG_STOP_MODE_1","description":"When this bit is equal to 1'b1 and ipg_stop is asserted, FlexIO3 is not functional in Stop mode.","value":1}]},{"name":"FLEXIO3_IPG_DOZE","description":"FLEXIO3 ipg_doze mode","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FLEXIO3_IPG_DOZE_0","description":"FLEXIO3 is not in doze mode","value":0},{"name":"FLEXIO3_IPG_DOZE_1","description":"FLEXIO3 is in doze mode","value":1}]}]},{"name":"GPR13","description":"GPR13 General Purpose Register","addressOffset":52,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"ARCACHE_USDHC","description":"uSDHC block cacheable attribute value of AXI read transactions","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ARCACHE_USDHC_0","description":"Cacheable attribute is off for read transactions.","value":0},{"name":"ARCACHE_USDHC_1","description":"Cacheable attribute is on for read transactions.","value":1}]},{"name":"AWCACHE_USDHC","description":"uSDHC block cacheable attribute value of AXI write transactions","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AWCACHE_USDHC_0","description":"Cacheable attribute is off for write transactions.","value":0},{"name":"AWCACHE_USDHC_1","description":"Cacheable attribute is on for write transactions.","value":1}]},{"name":"CANFD_STOP_REQ","description":"CANFD stop request.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CANFD_STOP_REQ_0","description":"stop request off","value":0},{"name":"CANFD_STOP_REQ_1","description":"stop request on","value":1}]},{"name":"CACHE_ENET","description":"ENET block cacheable attribute value of AXI transactions","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CACHE_ENET_0","description":"Cacheable attribute is off for read/write transactions.","value":0},{"name":"CACHE_ENET_1","description":"Cacheable attribute is on for read/write transactions.","value":1}]},{"name":"CACHE_USB","description":"USB block cacheable attribute value of AXI transactions","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CACHE_USB_0","description":"Cacheable attribute is off for read/write transactions.","value":0},{"name":"CACHE_USB_1","description":"Cacheable attribute is on for read/write transactions.","value":1}]},{"name":"CANFD_STOP_ACK","description":"CANFD stop acknowledge.","bitOffset":20,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"CANFD_STOP_ACK_0","description":"CANFD stop acknowledge is not asserted","value":0},{"name":"CANFD_STOP_ACK_1","description":"CANFD stop acknowledge is asserted","value":1}]}]},{"name":"GPR14","description":"GPR14 General Purpose Register","addressOffset":56,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"ACMP1_CMP_IGEN_TRIM_DN","description":"reduces ACMP1 internal bias current by 30%","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMP1_CMP_IGEN_TRIM_DN_0","description":"no reduce","value":0},{"name":"ACMP1_CMP_IGEN_TRIM_DN_1","description":"reduces","value":1}]},{"name":"ACMP2_CMP_IGEN_TRIM_DN","description":"reduces ACMP2 internal bias current by 30%","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMP2_CMP_IGEN_TRIM_DN_0","description":"no reduce","value":0},{"name":"ACMP2_CMP_IGEN_TRIM_DN_1","description":"reduces","value":1}]},{"name":"ACMP3_CMP_IGEN_TRIM_DN","description":"reduces ACMP3 internal bias current by 30%","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMP3_CMP_IGEN_TRIM_DN_0","description":"no reduce","value":0},{"name":"ACMP3_CMP_IGEN_TRIM_DN_1","description":"reduces","value":1}]},{"name":"ACMP4_CMP_IGEN_TRIM_DN","description":"reduces ACMP4 internal bias current by 30%","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMP4_CMP_IGEN_TRIM_DN_0","description":"no reduce","value":0},{"name":"ACMP4_CMP_IGEN_TRIM_DN_1","description":"reduces","value":1}]},{"name":"ACMP1_CMP_IGEN_TRIM_UP","description":"increases ACMP1 internal bias current by 30%","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMP1_CMP_IGEN_TRIM_UP_0","description":"no increase","value":0},{"name":"ACMP1_CMP_IGEN_TRIM_UP_1","description":"increases","value":1}]},{"name":"ACMP2_CMP_IGEN_TRIM_UP","description":"increases ACMP2 internal bias current by 30%","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMP2_CMP_IGEN_TRIM_UP_0","description":"no increase","value":0},{"name":"ACMP2_CMP_IGEN_TRIM_UP_1","description":"increases","value":1}]},{"name":"ACMP3_CMP_IGEN_TRIM_UP","description":"increases ACMP3 internal bias current by 30%","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMP3_CMP_IGEN_TRIM_UP_0","description":"no increase","value":0},{"name":"ACMP3_CMP_IGEN_TRIM_UP_1","description":"increases","value":1}]},{"name":"ACMP4_CMP_IGEN_TRIM_UP","description":"increases ACMP4 internal bias current by 30%","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMP4_CMP_IGEN_TRIM_UP_0","description":"no increase","value":0},{"name":"ACMP4_CMP_IGEN_TRIM_UP_1","description":"increases","value":1}]},{"name":"ACMP1_SAMPLE_SYNC_EN","description":"ACMP1 sample_lv source select","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMP1_SAMPLE_SYNC_EN_0","description":"select XBAR output","value":0},{"name":"ACMP1_SAMPLE_SYNC_EN_1","description":"select synced sample_lv","value":1}]},{"name":"ACMP2_SAMPLE_SYNC_EN","description":"ACMP2 sample_lv source select","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMP2_SAMPLE_SYNC_EN_0","description":"select XBAR output","value":0},{"name":"ACMP2_SAMPLE_SYNC_EN_1","description":"select synced sample_lv","value":1}]},{"name":"ACMP3_SAMPLE_SYNC_EN","description":"ACMP3 sample_lv source select","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMP3_SAMPLE_SYNC_EN_0","description":"select XBAR output","value":0},{"name":"ACMP3_SAMPLE_SYNC_EN_1","description":"select synced sample_lv","value":1}]},{"name":"ACMP4_SAMPLE_SYNC_EN","description":"ACMP4 sample_lv source select","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMP4_SAMPLE_SYNC_EN_0","description":"select XBAR output","value":0},{"name":"ACMP4_SAMPLE_SYNC_EN_1","description":"select synced sample_lv","value":1}]}]},{"name":"GPR15","description":"GPR15 General Purpose Register","addressOffset":60,"size":32,"access":"read-only","resetValue":"0xFFFFFFFF","resetMask":"0xFFFFFFFF","fields":[]},{"name":"GPR16","description":"GPR16 General Purpose Register","addressOffset":64,"size":32,"access":"read-write","resetValue":"0x200003","resetMask":"0xFFFFFFFF","fields":[{"name":"FLEXRAM_BANK_CFG_SEL","description":"FlexRAM bank config source select","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FLEXRAM_BANK_CFG_SEL_0","description":"use fuse value to config","value":0},{"name":"FLEXRAM_BANK_CFG_SEL_1","description":"use FLEXRAM_BANK_CFG to config","value":1}]},{"name":"CM7_INIT_VTOR","description":"Vector table offset register out of reset","bitOffset":7,"bitWidth":25,"access":"read-write"}]},{"name":"GPR17","description":"GPR17 General Purpose Register","addressOffset":68,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"FLEXRAM_BANK_CFG","description":"FlexRAM bank config value","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"GPR18","description":"GPR18 General Purpose Register","addressOffset":72,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LOCK_M7_APC_AC_R0_BOT","description":"lock M7_APC_AC_R0_BOT field for changes","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_M7_APC_AC_R0_BOT_0","description":"Register field [31:1] is not locked","value":0},{"name":"LOCK_M7_APC_AC_R0_BOT_1","description":"Register field [31:1] is locked (read access only)","value":1}]},{"name":"M7_APC_AC_R0_BOT","description":"APC end address of memory region-0","bitOffset":3,"bitWidth":29,"access":"read-write"}]},{"name":"GPR19","description":"GPR19 General Purpose Register","addressOffset":76,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LOCK_M7_APC_AC_R0_TOP","description":"lock M7_APC_AC_R0_TOP field for changes","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_M7_APC_AC_R0_TOP_0","description":"Register field [31:1] is not locked","value":0},{"name":"LOCK_M7_APC_AC_R0_TOP_1","description":"Register field [31:1] is locked (read access only)","value":1}]},{"name":"M7_APC_AC_R0_TOP","description":"APC start address of memory region-0","bitOffset":3,"bitWidth":29,"access":"read-write"}]},{"name":"GPR20","description":"GPR20 General Purpose Register","addressOffset":80,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LOCK_M7_APC_AC_R1_BOT","description":"lock M7_APC_AC_R1_BOT field for changes","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_M7_APC_AC_R1_BOT_0","description":"Register field [31:1] is not locked","value":0},{"name":"LOCK_M7_APC_AC_R1_BOT_1","description":"Register field [31:1] is locked (read access only)","value":1}]},{"name":"M7_APC_AC_R1_BOT","description":"APC end address of memory region-1","bitOffset":3,"bitWidth":29,"access":"read-write"}]},{"name":"GPR21","description":"GPR21 General Purpose Register","addressOffset":84,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LOCK_M7_APC_AC_R1_TOP","description":"lock M7_APC_AC_R1_TOP field for changes","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_M7_APC_AC_R1_TOP_0","description":"Register field [31:1] is not locked","value":0},{"name":"LOCK_M7_APC_AC_R1_TOP_1","description":"Register field [31:1] is locked (read access only)","value":1}]},{"name":"M7_APC_AC_R1_TOP","description":"APC start address of memory region-1","bitOffset":3,"bitWidth":29,"access":"read-write"}]},{"name":"GPR22","description":"GPR22 General Purpose Register","addressOffset":88,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LOCK_M7_APC_AC_R2_BOT","description":"lock M7_APC_AC_R2_BOT field for changes","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_M7_APC_AC_R2_BOT_0","description":"Register field [31:1] is not locked","value":0},{"name":"LOCK_M7_APC_AC_R2_BOT_1","description":"Register field [31:1] is locked (read access only)","value":1}]},{"name":"M7_APC_AC_R2_BOT","description":"APC end address of memory region-2","bitOffset":3,"bitWidth":29,"access":"read-write"}]},{"name":"GPR23","description":"GPR23 General Purpose Register","addressOffset":92,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LOCK_M7_APC_AC_R2_TOP","description":"lock M7_APC_AC_R2_TOP field for changes","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_M7_APC_AC_R2_TOP_0","description":"Register field [31:1] is not locked","value":0},{"name":"LOCK_M7_APC_AC_R2_TOP_1","description":"Register field [31:1] is locked (read access only)","value":1}]},{"name":"M7_APC_AC_R2_TOP","description":"APC start address of memory region-2","bitOffset":3,"bitWidth":29,"access":"read-write"}]},{"name":"GPR24","description":"GPR24 General Purpose Register","addressOffset":96,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LOCK_M7_APC_AC_R3_BOT","description":"lock M7_APC_AC_R3_BOT field for changes","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_M7_APC_AC_R3_BOT_0","description":"Register field [31:1] is not locked","value":0},{"name":"LOCK_M7_APC_AC_R3_BOT_1","description":"Register field [31:1] is locked (read access only)","value":1}]},{"name":"M7_APC_AC_R3_BOT","description":"APC end address of memory region-3","bitOffset":3,"bitWidth":29,"access":"read-write"}]},{"name":"GPR25","description":"GPR25 General Purpose Register","addressOffset":100,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LOCK_M7_APC_AC_R3_TOP","description":"lock M7_APC_AC_R3_TOP field for changes","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_M7_APC_AC_R3_TOP_0","description":"Register field [31:1] is not locked","value":0},{"name":"LOCK_M7_APC_AC_R3_TOP_1","description":"Register field [31:1] is locked (read access only)","value":1}]},{"name":"M7_APC_AC_R3_TOP","description":"APC start address of memory region-3","bitOffset":3,"bitWidth":29,"access":"read-write"}]},{"name":"GPR26","description":"GPR26 General Purpose Register","addressOffset":104,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"GPIO_MUX1_GPIO_SEL","description":"GPIO1 and GPIO6 share same IO MUX function, GPIO_MUX1 selects one GPIO function.","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"GPR27","description":"GPR27 General Purpose Register","addressOffset":108,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"GPIO_MUX2_GPIO_SEL","description":"GPIO2 and GPIO7 share same IO MUX function, GPIO_MUX2 selects one GPIO function.","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"GPR28","description":"GPR28 General Purpose Register","addressOffset":112,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"GPIO_MUX3_GPIO_SEL","description":"GPIO3 and GPIO8 share same IO MUX function, GPIO_MUX3 selects one GPIO function.","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"GPR29","description":"GPR29 General Purpose Register","addressOffset":116,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"GPIO_MUX4_GPIO_SEL","description":"GPIO4 and GPIO9 share same IO MUX function, GPIO_MUX4 selects one GPIO function.","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"GPR30","description":"GPR30 General Purpose Register","addressOffset":120,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"FLEXSPI_REMAP_ADDR_START","description":"Start address of flexspi1 and flexspi2","bitOffset":12,"bitWidth":20,"access":"read-write"}]},{"name":"GPR31","description":"GPR31 General Purpose Register","addressOffset":124,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"FLEXSPI_REMAP_ADDR_END","description":"End address of flexspi1 and flexspi2","bitOffset":12,"bitWidth":20,"access":"read-write"}]},{"name":"GPR32","description":"GPR32 General Purpose Register","addressOffset":128,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"FLEXSPI_REMAP_ADDR_OFFSET","description":"Offset address of flexspi1 and flexspi2","bitOffset":12,"bitWidth":20,"access":"read-write"}]},{"name":"GPR33","description":"GPR33 General Purpose Register","addressOffset":132,"size":32,"access":"read-write","resetValue":"0x7","resetMask":"0xFFFFFFFF","fields":[{"name":"OCRAM2_TZ_EN","description":"OCRAM2 TrustZone (TZ) enable.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"OCRAM2_TZ_EN_0","description":"The TrustZone feature is disabled. Entire OCRAM2 space is available for all access types (secure/non-secure/user/supervisor).","value":0},{"name":"OCRAM2_TZ_EN_1","description":"The TrustZone feature is enabled. Access to address in the range specified by [ENDADDR:STARTADDR] follows the execution mode access policy described in CSU chapter.","value":1}]},{"name":"OCRAM2_TZ_ADDR","description":"OCRAM2 TrustZone (TZ) start address","bitOffset":1,"bitWidth":7,"access":"read-write"},{"name":"LOCK_OCRAM2_TZ_EN","description":"Lock OCRAM2_TZ_EN field for changes","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOCK_OCRAM2_TZ_EN_0","description":"Field is not locked","value":0},{"name":"LOCK_OCRAM2_TZ_EN_1","description":"Field is locked (read access only)","value":1}]},{"name":"LOCK_OCRAM2_TZ_ADDR","description":"Lock OCRAM2_TZ_ADDR field for changes","bitOffset":17,"bitWidth":7,"access":"read-write","enumeratedValues":[{"name":"LOCK_OCRAM2_TZ_ADDR_0","description":"Field is not locked","value":0},{"name":"LOCK_OCRAM2_TZ_ADDR_1","description":"Field is locked (read access only)","value":1}]}]},{"name":"GPR34","description":"GPR34 General Purpose Register","addressOffset":136,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"SIP_TEST_MUX_BOOT_PIN_SEL","description":"Boot Pin select in SIP_TEST_MUX","bitOffset":0,"bitWidth":8,"access":"read-write"},{"name":"SIP_TEST_MUX_QSPI_SIP_EN","description":"Enable SIP_TEST_MUX","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SIP_TEST_MUX_QSPI_SIP_EN_0","description":"SIP_TEST_MUX is disabled","value":0},{"name":"SIP_TEST_MUX_QSPI_SIP_EN_1","description":"SIP_TEST_MUX is enabled","value":1}]}]}],"addressBlock":{"offset":"0","size":"0x8C","usage":"registers"}}