

================================================================
== Vitis HLS Report for 'reset_Pipeline_clear_RAM_op'
================================================================
* Date:           Sat Jun 22 22:38:55 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ALU_sys_HDL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.573 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1002|     1002|  10.020 us|  10.020 us|  1002|  1002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- clear_RAM_op  |     1000|     1000|         1|          1|          1|  1000|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|     53|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln37_fu_60_p2   |         +|   0|  0|  13|          10|           1|
    |icmp_ln37_fu_54_p2  |      icmp|   0|  0|  13|          10|           6|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          20|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|   10|         20|
    |i_fu_28               |   9|          2|   10|         20|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   21|         42|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_fu_28      |  10|   0|   10|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  12|   0|   12|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  reset_Pipeline_clear_RAM_op|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  reset_Pipeline_clear_RAM_op|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  reset_Pipeline_clear_RAM_op|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  reset_Pipeline_clear_RAM_op|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  reset_Pipeline_clear_RAM_op|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  reset_Pipeline_clear_RAM_op|  return value|
|ALU_operation_MEM_address0  |  out|   10|   ap_memory|            ALU_operation_MEM|         array|
|ALU_operation_MEM_ce0       |  out|    1|   ap_memory|            ALU_operation_MEM|         array|
|ALU_operation_MEM_we0       |  out|    1|   ap_memory|            ALU_operation_MEM|         array|
|ALU_operation_MEM_d0        |  out|   32|   ap_memory|            ALU_operation_MEM|         array|
+----------------------------+-----+-----+------------+-----------------------------+--------------+

