<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>real_matmul</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1702501</Best-caseLatency>
            <Average-caseLatency>1702501</Average-caseLatency>
            <Worst-caseLatency>1702501</Worst-caseLatency>
            <Best-caseRealTimeLatency>17.025 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>17.025 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>17.025 ms</Worst-caseRealTimeLatency>
            <Interval-min>1702502</Interval-min>
            <Interval-max>1702502</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <CallBlockMatmul>
                <Slack>7.30</Slack>
                <TripCount>1250</TripCount>
                <Latency>1702500</Latency>
                <AbsoluteTimeLatency>17025000</AbsoluteTimeLatency>
                <IterationLatency>1362</IterationLatency>
                <InstanceList/>
            </CallBlockMatmul>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>10</BRAM_18K>
            <DSP>151</DSP>
            <FF>26707</FF>
            <LUT>22737</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>real_matmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>real_matmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>real_matmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WSTRB</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>real_matmul</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1_fu_179</InstName>
                    <ModuleName>real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>179</ID>
                    <BindInstances>add_ln48_1_fu_181_p2 add_ln48_fu_198_p2 add_ln49_fu_230_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2_fu_190</InstName>
                    <ModuleName>real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>190</ID>
                    <BindInstances>add_ln55_1_fu_200_p2 add_ln55_fu_242_p2 mul_8ns_10ns_17_1_1_U7 add_ln56_fu_223_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PerformMatrixCalculation_fu_202</InstName>
                    <ModuleName>PerformMatrixCalculation</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>202</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_66_1_fu_11192</InstName>
                            <ModuleName>PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_66_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>11192</ID>
                            <BindInstances>add_ln65_1_fu_11490_p2 add_ln65_fu_11499_p2 add_ln67_fu_14363_p2 mac_muladd_16s_16s_16ns_16_4_1_U530 mul_16s_16s_16_1_1_U444 mul_16s_16s_16_1_1_U445 mac_muladd_16s_16s_16ns_16_4_1_U531 mul_16s_16s_16_1_1_U446 mac_muladd_16s_16s_16ns_16_4_1_U532 mac_muladd_16s_16s_16ns_16_4_1_U594 mul_16s_16s_16_1_1_U448 mac_muladd_16s_16s_16ns_16_4_1_U533 mul_16s_16s_16_1_1_U449 mac_muladd_16s_16s_16ns_16_4_1_U534 mul_16s_16s_16_1_1_U450 mac_muladd_16s_16s_16ns_16_4_1_U535 mul_16s_16s_16_1_1_U451 mac_muladd_16s_16s_16ns_16_4_1_U536 mac_muladd_16s_16s_16ns_16_4_1_U595 mul_16s_16s_16_1_1_U453 mac_muladd_16s_16s_16ns_16_4_1_U537 mul_16s_16s_16_1_1_U454 mac_muladd_16s_16s_16ns_16_4_1_U538 mul_16s_16s_16_1_1_U455 mac_muladd_16s_16s_16ns_16_4_1_U539 mul_16s_16s_16_1_1_U456 mac_muladd_16s_16s_16ns_16_4_1_U540 mac_muladd_16s_16s_16ns_16_4_1_U596 mul_16s_16s_16_1_1_U458 mac_muladd_16s_16s_16ns_16_4_1_U541 mul_16s_16s_16_1_1_U459 mac_muladd_16s_16s_16ns_16_4_1_U542 mac_muladd_16s_16s_16ns_16_4_1_U597 mul_16s_16s_16_1_1_U461 mac_muladd_16s_16s_16ns_16_4_1_U543 mul_16s_16s_16_1_1_U462 mac_muladd_16s_16s_16ns_16_4_1_U544 mac_muladd_16s_16s_16ns_16_4_1_U598 mul_16s_16s_16_1_1_U464 mac_muladd_16s_16s_16ns_16_4_1_U545 mul_16s_16s_16_1_1_U465 mac_muladd_16s_16s_16ns_16_4_1_U546 mul_16s_16s_16_1_1_U466 mac_muladd_16s_16s_16ns_16_4_1_U547 mul_16s_16s_16_1_1_U467 mac_muladd_16s_16s_16ns_16_4_1_U548 mac_muladd_16s_16s_16ns_16_4_1_U599 mul_16s_16s_16_1_1_U469 mac_muladd_16s_16s_16ns_16_4_1_U549 mul_16s_16s_16_1_1_U470 mac_muladd_16s_16s_16ns_16_4_1_U550 mac_muladd_16s_16s_16ns_16_4_1_U600 mul_16s_16s_16_1_1_U472 mac_muladd_16s_16s_16ns_16_4_1_U551 mul_16s_16s_16_1_1_U473 mac_muladd_16s_16s_16ns_16_4_1_U552 mac_muladd_16s_16s_16ns_16_4_1_U601 mul_16s_16s_16_1_1_U475 mac_muladd_16s_16s_16ns_16_4_1_U553 mul_16s_16s_16_1_1_U476 mac_muladd_16s_16s_16ns_16_4_1_U554 mul_16s_16s_16_1_1_U477 mac_muladd_16s_16s_16ns_16_4_1_U555 mul_16s_16s_16_1_1_U478 mac_muladd_16s_16s_16ns_16_4_1_U556 mac_muladd_16s_16s_16ns_16_4_1_U602 mul_16s_16s_16_1_1_U480 mac_muladd_16s_16s_16ns_16_4_1_U557 mul_16s_16s_16_1_1_U481 mac_muladd_16s_16s_16ns_16_4_1_U558 mac_muladd_16s_16s_16ns_16_4_1_U603 mul_16s_16s_16_1_1_U483 mac_muladd_16s_16s_16ns_16_4_1_U559 mul_16s_16s_16_1_1_U484 mac_muladd_16s_16s_16ns_16_4_1_U560 mac_muladd_16s_16s_16ns_16_4_1_U604 mul_16s_16s_16_1_1_U486 mac_muladd_16s_16s_16ns_16_4_1_U561 mul_16s_16s_16_1_1_U487 mac_muladd_16s_16s_16ns_16_4_1_U562 mul_16s_16s_16_1_1_U488 mac_muladd_16s_16s_16ns_16_4_1_U563 mul_16s_16s_16_1_1_U489 mac_muladd_16s_16s_16ns_16_4_1_U564 mac_muladd_16s_16s_16ns_16_4_1_U605 mul_16s_16s_16_1_1_U491 mac_muladd_16s_16s_16ns_16_4_1_U565 mul_16s_16s_16_1_1_U492 mac_muladd_16s_16s_16ns_16_4_1_U566 mul_16s_16s_16_1_1_U493 mac_muladd_16s_16s_16ns_16_4_1_U567 mul_16s_16s_16_1_1_U494 mac_muladd_16s_16s_16ns_16_4_1_U568 mac_muladd_16s_16s_16ns_16_4_1_U606 mul_16s_16s_16_1_1_U496 mac_muladd_16s_16s_16ns_16_4_1_U569 mul_16s_16s_16_1_1_U497 mac_muladd_16s_16s_16ns_16_4_1_U570 mul_16s_16s_16_1_1_U498 mac_muladd_16s_16s_16ns_16_4_1_U571 mul_16s_16s_16_1_1_U499 mac_muladd_16s_16s_16ns_16_4_1_U572 mac_muladd_16s_16s_16ns_16_4_1_U607 mul_16s_16s_16_1_1_U501 mac_muladd_16s_16s_16ns_16_4_1_U573 mul_16s_16s_16_1_1_U502 mac_muladd_16s_16s_16ns_16_4_1_U574 mac_muladd_16s_16s_16ns_16_4_1_U608 mul_16s_16s_16_1_1_U504 mac_muladd_16s_16s_16ns_16_4_1_U575 mul_16s_16s_16_1_1_U505 mac_muladd_16s_16s_16ns_16_4_1_U576 mac_muladd_16s_16s_16ns_16_4_1_U609 mul_16s_16s_16_1_1_U507 mac_muladd_16s_16s_16ns_16_4_1_U577 mul_16s_16s_16_1_1_U508 mac_muladd_16s_16s_16ns_16_4_1_U578 mul_16s_16s_16_1_1_U509 mac_muladd_16s_16s_16ns_16_4_1_U579 mul_16s_16s_16_1_1_U510 mac_muladd_16s_16s_16ns_16_4_1_U580 mac_muladd_16s_16s_16ns_16_4_1_U610 mul_16s_16s_16_1_1_U512 mac_muladd_16s_16s_16ns_16_4_1_U581 mul_16s_16s_16_1_1_U513 mac_muladd_16s_16s_16ns_16_4_1_U582 mac_muladd_16s_16s_16ns_16_4_1_U611 mul_16s_16s_16_1_1_U515 mac_muladd_16s_16s_16ns_16_4_1_U583 mul_16s_16s_16_1_1_U516 mac_muladd_16s_16s_16ns_16_4_1_U584 mac_muladd_16s_16s_16ns_16_4_1_U612 mul_16s_16s_16_1_1_U518 mac_muladd_16s_16s_16ns_16_4_1_U585 mul_16s_16s_16_1_1_U519 mac_muladd_16s_16s_16ns_16_4_1_U586 mul_16s_16s_16_1_1_U520 mac_muladd_16s_16s_16ns_16_4_1_U587 mul_16s_16s_16_1_1_U521 mac_muladd_16s_16s_16ns_16_4_1_U588 mac_muladd_16s_16s_16ns_16_4_1_U613 mul_16s_16s_16_1_1_U523 mac_muladd_16s_16s_16ns_16_4_1_U589 mul_16s_16s_16_1_1_U524 mac_muladd_16s_16s_16ns_16_4_1_U590 mac_muladd_16s_16s_16ns_16_4_1_U614 mul_16s_16s_16_1_1_U526 mac_muladd_16s_16s_16ns_16_4_1_U591 mul_16s_16s_16_1_1_U527 mac_muladd_16s_16s_16ns_16_4_1_U592 mac_muladd_16s_16s_16ns_16_4_1_U615 mul_16s_16s_16_1_1_U529 mac_muladd_16s_16s_16ns_16_4_1_U593 mac_muladd_16s_16s_16ns_16_4_1_U530 mac_muladd_16s_16s_16ns_16_4_1_U531 mac_muladd_16s_16s_16ns_16_4_1_U532 mac_muladd_16s_16s_16ns_16_4_1_U533 mac_muladd_16s_16s_16ns_16_4_1_U594 add_ln70_6_fu_17210_p2 mac_muladd_16s_16s_16ns_16_4_1_U534 mac_muladd_16s_16s_16ns_16_4_1_U535 mac_muladd_16s_16s_16ns_16_4_1_U536 mac_muladd_16s_16s_16ns_16_4_1_U537 mac_muladd_16s_16s_16ns_16_4_1_U595 add_ln70_14_fu_17214_p2 mac_muladd_16s_16s_16ns_16_4_1_U538 mac_muladd_16s_16s_16ns_16_4_1_U539 add_ln70_19_fu_17190_p2 mac_muladd_16s_16s_16ns_16_4_1_U540 mac_muladd_16s_16s_16ns_16_4_1_U541 mac_muladd_16s_16s_16ns_16_4_1_U596 add_ln70_23_fu_17218_p2 mac_muladd_16s_16s_16ns_16_4_1_U542 mac_muladd_16s_16s_16ns_16_4_1_U543 mac_muladd_16s_16s_16ns_16_4_1_U597 mac_muladd_16s_16s_16ns_16_4_1_U544 mac_muladd_16s_16s_16ns_16_4_1_U545 mac_muladd_16s_16s_16ns_16_4_1_U598 add_ln70_32_fu_17222_p2 mac_muladd_16s_16s_16ns_16_4_1_U546 mac_muladd_16s_16s_16ns_16_4_1_U547 mac_muladd_16s_16s_16ns_16_4_1_U548 mac_muladd_16s_16s_16ns_16_4_1_U549 mac_muladd_16s_16s_16ns_16_4_1_U599 add_ln70_42_fu_17226_p2 mac_muladd_16s_16s_16ns_16_4_1_U550 mac_muladd_16s_16s_16ns_16_4_1_U551 mac_muladd_16s_16s_16ns_16_4_1_U600 mac_muladd_16s_16s_16ns_16_4_1_U552 mac_muladd_16s_16s_16ns_16_4_1_U553 mac_muladd_16s_16s_16ns_16_4_1_U601 add_ln70_51_fu_17230_p2 mac_muladd_16s_16s_16ns_16_4_1_U554 mac_muladd_16s_16s_16ns_16_4_1_U555 add_ln70_56_fu_17194_p2 mac_muladd_16s_16s_16ns_16_4_1_U556 mac_muladd_16s_16s_16ns_16_4_1_U557 mac_muladd_16s_16s_16ns_16_4_1_U602 add_ln70_60_fu_17234_p2 mac_muladd_16s_16s_16ns_16_4_1_U558 mac_muladd_16s_16s_16ns_16_4_1_U559 mac_muladd_16s_16s_16ns_16_4_1_U603 mac_muladd_16s_16s_16ns_16_4_1_U560 mac_muladd_16s_16s_16ns_16_4_1_U561 mac_muladd_16s_16s_16ns_16_4_1_U604 add_ln70_69_fu_17238_p2 mac_muladd_16s_16s_16ns_16_4_1_U562 mac_muladd_16s_16s_16ns_16_4_1_U563 add_ln70_76_fu_17198_p2 mac_muladd_16s_16s_16ns_16_4_1_U564 mac_muladd_16s_16s_16ns_16_4_1_U565 mac_muladd_16s_16s_16ns_16_4_1_U605 add_ln70_80_fu_17242_p2 mac_muladd_16s_16s_16ns_16_4_1_U566 mac_muladd_16s_16s_16ns_16_4_1_U567 mac_muladd_16s_16s_16ns_16_4_1_U568 mac_muladd_16s_16s_16ns_16_4_1_U569 mac_muladd_16s_16s_16ns_16_4_1_U606 add_ln70_88_fu_17246_p2 mac_muladd_16s_16s_16ns_16_4_1_U570 mac_muladd_16s_16s_16ns_16_4_1_U571 add_ln70_93_fu_17202_p2 mac_muladd_16s_16s_16ns_16_4_1_U572 mac_muladd_16s_16s_16ns_16_4_1_U573 mac_muladd_16s_16s_16ns_16_4_1_U607 add_ln70_97_fu_17250_p2 mac_muladd_16s_16s_16ns_16_4_1_U574 mac_muladd_16s_16s_16ns_16_4_1_U575 mac_muladd_16s_16s_16ns_16_4_1_U608 mac_muladd_16s_16s_16ns_16_4_1_U576 mac_muladd_16s_16s_16ns_16_4_1_U577 mac_muladd_16s_16s_16ns_16_4_1_U609 add_ln70_106_fu_17254_p2 mac_muladd_16s_16s_16ns_16_4_1_U578 mac_muladd_16s_16s_16ns_16_4_1_U579 mac_muladd_16s_16s_16ns_16_4_1_U580 mac_muladd_16s_16s_16ns_16_4_1_U581 mac_muladd_16s_16s_16ns_16_4_1_U610 add_ln70_116_fu_17258_p2 mac_muladd_16s_16s_16ns_16_4_1_U582 mac_muladd_16s_16s_16ns_16_4_1_U583 mac_muladd_16s_16s_16ns_16_4_1_U611 mac_muladd_16s_16s_16ns_16_4_1_U584 mac_muladd_16s_16s_16ns_16_4_1_U585 mac_muladd_16s_16s_16ns_16_4_1_U612 add_ln70_125_fu_17262_p2 mac_muladd_16s_16s_16ns_16_4_1_U586 mac_muladd_16s_16s_16ns_16_4_1_U587 add_ln70_130_fu_17206_p2 mac_muladd_16s_16s_16ns_16_4_1_U588 mac_muladd_16s_16s_16ns_16_4_1_U589 mac_muladd_16s_16s_16ns_16_4_1_U613 add_ln70_134_fu_17266_p2 mac_muladd_16s_16s_16ns_16_4_1_U590 mac_muladd_16s_16s_16ns_16_4_1_U591 mac_muladd_16s_16s_16ns_16_4_1_U614 mac_muladd_16s_16s_16ns_16_4_1_U592 mac_muladd_16s_16s_16ns_16_4_1_U593 mac_muladd_16s_16s_16ns_16_4_1_U615 add_ln70_143_fu_17270_p2 add_ln66_fu_16165_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_real_matmul_Pipeline_VITIS_LOOP_78_1_fu_215</InstName>
                    <ModuleName>real_matmul_Pipeline_VITIS_LOOP_78_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>215</ID>
                    <BindInstances>add_ln77_4_fu_188_p2 add_ln77_fu_200_p2 add_ln77_1_fu_286_p2 mul_7ns_10ns_16_1_1_U1829 add_ln80_fu_250_p2 add_ln78_fu_256_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>MatA_BRAM_U MatA_BRAM_1_U MatA_BRAM_2_U MatA_BRAM_3_U MatB_BRAM_U MatB_BRAM_1_U MatB_BRAM_2_U MatB_BRAM_3_U MatC_BRAM_U add_ln29_fu_246_p2 counter_2_fu_258_p2 mul_7ns_10ns_16_1_1_U1836 add_ln30_fu_309_p2 mac_muladd_5ns_9s_13ns_14_4_1_U1837 mac_muladd_5ns_9s_13ns_14_4_1_U1837 add_ln29_2_fu_353_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1</Name>
            <Loops>
                <LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>603</Best-caseLatency>
                    <Average-caseLatency>603</Average-caseLatency>
                    <Worst-caseLatency>603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1>
                        <Name>LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>600</TripCount>
                        <Latency>601</Latency>
                        <AbsoluteTimeLatency>6.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>52</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>145</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_181_p2" SOURCE="real_matmul.cpp:48" URAM="0" VARIABLE="add_ln48_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_198_p2" SOURCE="real_matmul.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_230_p2" SOURCE="real_matmul.cpp:49" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2</Name>
            <Loops>
                <LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>613</Best-caseLatency>
                    <Average-caseLatency>613</Average-caseLatency>
                    <Worst-caseLatency>613</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>613</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2>
                        <Name>LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>600</TripCount>
                        <Latency>611</Latency>
                        <AbsoluteTimeLatency>6.110 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>282</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>418</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_200_p2" SOURCE="real_matmul.cpp:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_242_p2" SOURCE="real_matmul.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U7" SOURCE="real_matmul.cpp:58" URAM="0" VARIABLE="mul_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_223_p2" SOURCE="real_matmul.cpp:56" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PerformMatrixCalculation_Pipeline_PerformBlockMatrixCalculation_VITIS_LOOP_66_1</Name>
            <Loops>
                <PerformBlockMatrixCalculation_VITIS_LOOP_66_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.225</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PerformBlockMatrixCalculation_VITIS_LOOP_66_1>
                        <Name>PerformBlockMatrixCalculation_VITIS_LOOP_66_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </PerformBlockMatrixCalculation_VITIS_LOOP_66_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>150</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>68</UTIL_DSP>
                    <FF>5258</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>13286</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_11490_p2" SOURCE="real_matmul.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_11499_p2" SOURCE="real_matmul.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_14363_p2" SOURCE="real_matmul.cpp:67" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U530" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U444" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U445" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U531" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U446" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U532" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U594" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U448" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U533" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U449" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U534" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U450" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U535" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U451" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U536" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U595" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U453" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U537" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U454" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U538" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U455" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U539" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U456" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U540" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U596" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U458" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U541" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U459" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U542" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U597" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U461" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U543" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U462" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U544" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U598" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U464" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U545" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U465" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U546" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U466" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U547" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U467" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U548" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U599" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U469" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U549" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U470" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U550" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U600" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U472" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U551" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U473" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U552" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U601" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U475" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U553" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U476" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U554" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U477" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U555" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U478" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U556" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U602" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U480" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U557" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U481" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U558" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U603" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U483" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U559" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U484" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U560" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U604" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U486" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U561" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U487" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U562" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U488" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U563" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U489" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U564" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U605" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U491" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U565" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U492" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U566" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U493" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U567" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U494" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U568" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U606" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U496" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U569" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U497" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U570" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U498" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U571" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U499" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U572" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U607" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U501" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U573" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U502" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U574" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U608" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U504" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U575" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U505" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U576" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U609" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U507" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U577" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U508" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U578" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U509" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U579" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U510" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U580" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U610" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U512" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U581" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U513" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U582" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U611" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U515" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U583" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U516" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U584" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U612" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U518" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U585" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U519" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U586" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U520" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U587" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U521" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U588" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U613" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U523" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U589" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U524" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U590" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U614" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U526" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U591" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U527" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U592" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U615" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_16_1_1_U529" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U593" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="mul_ln70_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U530" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U531" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U532" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U533" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U594" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_6_fu_17210_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U534" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U535" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U536" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U537" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U595" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_14_fu_17214_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U538" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U539" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_19_fu_17190_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U540" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U541" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U596" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_23_fu_17218_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U542" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U543" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U597" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U544" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U545" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U598" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_32_fu_17222_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U546" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U547" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U548" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U549" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U599" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_42_fu_17226_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U550" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U551" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U600" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U552" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U553" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U601" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_51_fu_17230_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U554" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U555" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_56_fu_17194_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U556" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U557" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U602" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_60_fu_17234_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U558" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U559" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U603" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U560" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U561" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U604" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_69_fu_17238_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U562" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U563" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_76_fu_17198_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U564" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U565" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U605" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_80_fu_17242_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U566" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U567" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U568" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U569" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U606" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_88_fu_17246_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U570" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U571" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_93_fu_17202_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U572" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U573" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U607" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_97_fu_17250_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U574" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U575" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U608" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U576" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U577" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U609" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_106_fu_17254_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U578" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U579" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U580" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U581" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U610" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_116_fu_17258_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U582" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U583" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U611" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U584" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U585" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U612" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_125_fu_17262_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U586" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U587" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_130_fu_17206_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U588" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U589" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U613" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_134_fu_17266_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U590" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U591" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U614" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U592" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U593" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U615" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_143_fu_17270_p2" SOURCE="real_matmul.cpp:70" URAM="0" VARIABLE="add_ln70_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PerformBlockMatrixCalculation_VITIS_LOOP_66_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_16165_p2" SOURCE="real_matmul.cpp:66" URAM="0" VARIABLE="add_ln66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PerformMatrixCalculation</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.936</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102</Best-caseLatency>
                    <Average-caseLatency>102</Average-caseLatency>
                    <Worst-caseLatency>102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>150</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>68</UTIL_DSP>
                    <FF>24536</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>23</UTIL_FF>
                    <LUT>19575</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>real_matmul_Pipeline_VITIS_LOOP_78_1</Name>
            <Loops>
                <LoadArraysFromBRAMtoDRAM_VITIS_LOOP_78_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LoadArraysFromBRAMtoDRAM_VITIS_LOOP_78_1>
                        <Name>LoadArraysFromBRAMtoDRAM_VITIS_LOOP_78_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LoadArraysFromBRAMtoDRAM_VITIS_LOOP_78_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>332</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>476</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LoadArraysFromBRAMtoDRAM_VITIS_LOOP_78_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_4_fu_188_p2" SOURCE="real_matmul.cpp:77" URAM="0" VARIABLE="add_ln77_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LoadArraysFromBRAMtoDRAM_VITIS_LOOP_78_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_200_p2" SOURCE="real_matmul.cpp:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LoadArraysFromBRAMtoDRAM_VITIS_LOOP_78_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_286_p2" SOURCE="real_matmul.cpp:77" URAM="0" VARIABLE="add_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LoadArraysFromBRAMtoDRAM_VITIS_LOOP_78_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_10ns_16_1_1_U1829" SOURCE="real_matmul.cpp:77" URAM="0" VARIABLE="mul_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LoadArraysFromBRAMtoDRAM_VITIS_LOOP_78_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_250_p2" SOURCE="real_matmul.cpp:80" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LoadArraysFromBRAMtoDRAM_VITIS_LOOP_78_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_256_p2" SOURCE="real_matmul.cpp:78" URAM="0" VARIABLE="add_ln78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>real_matmul</Name>
            <Loops>
                <CallBlockMatmul/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1702501</Best-caseLatency>
                    <Average-caseLatency>1702501</Average-caseLatency>
                    <Worst-caseLatency>1702501</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.025 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.025 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.025 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1702502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CallBlockMatmul>
                        <Name>CallBlockMatmul</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1250</TripCount>
                        <Latency>1702500</Latency>
                        <AbsoluteTimeLatency>17.025 ms</AbsoluteTimeLatency>
                        <IterationLatency>1362</IterationLatency>
                        <PipelineDepth>1362</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1_fu_179</Instance>
                            <Instance>grp_real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2_fu_190</Instance>
                            <Instance>grp_PerformMatrixCalculation_fu_202</Instance>
                            <Instance>grp_real_matmul_Pipeline_VITIS_LOOP_78_1_fu_215</Instance>
                        </InstanceList>
                    </CallBlockMatmul>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>10</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>151</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>68</UTIL_DSP>
                    <FF>26707</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>25</UTIL_FF>
                    <LUT>22737</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>42</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="MatA_BRAM_U" SOURCE="real_matmul.cpp:30" URAM="0" VARIABLE="MatA_BRAM"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="MatA_BRAM_1_U" SOURCE="real_matmul.cpp:30" URAM="0" VARIABLE="MatA_BRAM_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="MatA_BRAM_2_U" SOURCE="real_matmul.cpp:30" URAM="0" VARIABLE="MatA_BRAM_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="MatA_BRAM_3_U" SOURCE="real_matmul.cpp:30" URAM="0" VARIABLE="MatA_BRAM_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="MatB_BRAM_U" SOURCE="real_matmul.cpp:31" URAM="0" VARIABLE="MatB_BRAM"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="MatB_BRAM_1_U" SOURCE="real_matmul.cpp:31" URAM="0" VARIABLE="MatB_BRAM_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="MatB_BRAM_2_U" SOURCE="real_matmul.cpp:31" URAM="0" VARIABLE="MatB_BRAM_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="MatB_BRAM_3_U" SOURCE="real_matmul.cpp:31" URAM="0" VARIABLE="MatB_BRAM_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="MatC_BRAM_U" SOURCE="" URAM="0" VARIABLE="MatC_BRAM"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CallBlockMatmul" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_246_p2" SOURCE="real_matmul.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CallBlockMatmul" OPTYPE="add" PRAGMA="" RTLNAME="counter_2_fu_258_p2" SOURCE="real_matmul.cpp:29" URAM="0" VARIABLE="counter_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CallBlockMatmul" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_10ns_16_1_1_U1836" SOURCE="real_matmul.cpp:30" URAM="0" VARIABLE="mul_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CallBlockMatmul" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_309_p2" SOURCE="real_matmul.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="CallBlockMatmul" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_9s_13ns_14_4_1_U1837" SOURCE="real_matmul.cpp:30" URAM="0" VARIABLE="mul_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="CallBlockMatmul" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_9s_13ns_14_4_1_U1837" SOURCE="real_matmul.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CallBlockMatmul" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_2_fu_353_p2" SOURCE="real_matmul.cpp:29" URAM="0" VARIABLE="add_ln29_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="MatA_DRAM" index="0" direction="inout" srcType="ap_int&lt;16&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="MatA_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="MatA_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="MatB_DRAM" index="1" direction="inout" srcType="ap_int&lt;16&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="MatB_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="MatB_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="MatC_DRAM" index="2" direction="inout" srcType="ap_int&lt;16&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="MatC_DRAM_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="MatC_DRAM_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="MatA_DRAM_1" access="W" description="Data signal of MatA_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="MatA_DRAM" access="W" description="Bit 31 to 0 of MatA_DRAM"/>
                    </fields>
                </register>
                <register offset="0x14" name="MatA_DRAM_2" access="W" description="Data signal of MatA_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="MatA_DRAM" access="W" description="Bit 63 to 32 of MatA_DRAM"/>
                    </fields>
                </register>
                <register offset="0x1c" name="MatB_DRAM_1" access="W" description="Data signal of MatB_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="MatB_DRAM" access="W" description="Bit 31 to 0 of MatB_DRAM"/>
                    </fields>
                </register>
                <register offset="0x20" name="MatB_DRAM_2" access="W" description="Data signal of MatB_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="MatB_DRAM" access="W" description="Bit 63 to 32 of MatB_DRAM"/>
                    </fields>
                </register>
                <register offset="0x28" name="MatC_DRAM_1" access="W" description="Data signal of MatC_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="MatC_DRAM" access="W" description="Bit 31 to 0 of MatC_DRAM"/>
                    </fields>
                </register>
                <register offset="0x2c" name="MatC_DRAM_2" access="W" description="Data signal of MatC_DRAM" range="32">
                    <fields>
                        <field offset="0" width="32" name="MatC_DRAM" access="W" description="Bit 63 to 32 of MatC_DRAM"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="MatA_DRAM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="MatB_DRAM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="MatC_DRAM"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_mem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_mem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_mem_" paramPrefix="C_M_AXI_MEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mem_ARADDR</port>
                <port>m_axi_mem_ARBURST</port>
                <port>m_axi_mem_ARCACHE</port>
                <port>m_axi_mem_ARID</port>
                <port>m_axi_mem_ARLEN</port>
                <port>m_axi_mem_ARLOCK</port>
                <port>m_axi_mem_ARPROT</port>
                <port>m_axi_mem_ARQOS</port>
                <port>m_axi_mem_ARREADY</port>
                <port>m_axi_mem_ARREGION</port>
                <port>m_axi_mem_ARSIZE</port>
                <port>m_axi_mem_ARUSER</port>
                <port>m_axi_mem_ARVALID</port>
                <port>m_axi_mem_AWADDR</port>
                <port>m_axi_mem_AWBURST</port>
                <port>m_axi_mem_AWCACHE</port>
                <port>m_axi_mem_AWID</port>
                <port>m_axi_mem_AWLEN</port>
                <port>m_axi_mem_AWLOCK</port>
                <port>m_axi_mem_AWPROT</port>
                <port>m_axi_mem_AWQOS</port>
                <port>m_axi_mem_AWREADY</port>
                <port>m_axi_mem_AWREGION</port>
                <port>m_axi_mem_AWSIZE</port>
                <port>m_axi_mem_AWUSER</port>
                <port>m_axi_mem_AWVALID</port>
                <port>m_axi_mem_BID</port>
                <port>m_axi_mem_BREADY</port>
                <port>m_axi_mem_BRESP</port>
                <port>m_axi_mem_BUSER</port>
                <port>m_axi_mem_BVALID</port>
                <port>m_axi_mem_RDATA</port>
                <port>m_axi_mem_RID</port>
                <port>m_axi_mem_RLAST</port>
                <port>m_axi_mem_RREADY</port>
                <port>m_axi_mem_RRESP</port>
                <port>m_axi_mem_RUSER</port>
                <port>m_axi_mem_RVALID</port>
                <port>m_axi_mem_WDATA</port>
                <port>m_axi_mem_WID</port>
                <port>m_axi_mem_WLAST</port>
                <port>m_axi_mem_WREADY</port>
                <port>m_axi_mem_WSTRB</port>
                <port>m_axi_mem_WUSER</port>
                <port>m_axi_mem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="MatA_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="MatA_DRAM"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="MatB_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="MatB_DRAM"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="MatC_DRAM"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="MatC_DRAM"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_mem">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">MatA_DRAM_1, 0x10, 32, W, Data signal of MatA_DRAM, </column>
                    <column name="s_axi_control">MatA_DRAM_2, 0x14, 32, W, Data signal of MatA_DRAM, </column>
                    <column name="s_axi_control">MatB_DRAM_1, 0x1c, 32, W, Data signal of MatB_DRAM, </column>
                    <column name="s_axi_control">MatB_DRAM_2, 0x20, 32, W, Data signal of MatB_DRAM, </column>
                    <column name="s_axi_control">MatC_DRAM_1, 0x28, 32, W, Data signal of MatC_DRAM, </column>
                    <column name="s_axi_control">MatC_DRAM_2, 0x2c, 32, W, Data signal of MatC_DRAM, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="MatA_DRAM">inout, ap_int&lt;16&gt;*</column>
                    <column name="MatB_DRAM">inout, ap_int&lt;16&gt;*</column>
                    <column name="MatC_DRAM">inout, ap_int&lt;16&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="MatA_DRAM">m_axi_mem, interface, , </column>
                    <column name="MatA_DRAM">s_axi_control, register, offset, name=MatA_DRAM_1 offset=0x10 range=32</column>
                    <column name="MatA_DRAM">s_axi_control, register, offset, name=MatA_DRAM_2 offset=0x14 range=32</column>
                    <column name="MatB_DRAM">m_axi_mem, interface, , </column>
                    <column name="MatB_DRAM">s_axi_control, register, offset, name=MatB_DRAM_1 offset=0x1c range=32</column>
                    <column name="MatB_DRAM">s_axi_control, register, offset, name=MatB_DRAM_2 offset=0x20 range=32</column>
                    <column name="MatC_DRAM">m_axi_mem, interface, , </column>
                    <column name="MatC_DRAM">s_axi_control, register, offset, name=MatC_DRAM_1 offset=0x28 range=32</column>
                    <column name="MatC_DRAM">s_axi_control, register, offset, name=MatC_DRAM_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_mem">read, 600, 16, LoadMatAFromDRAMtoBRAM, real_matmul.cpp:48:26</column>
                    <column name="m_axi_mem">write, 4, 16, VITIS_LOOP_78_1, real_matmul.cpp:78:20</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_mem">MatA_DRAM, real_matmul.cpp:51:18, read, Widen Fail, , VITIS_LOOP_49_1, real_matmul.cpp:49:20, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">MatA_DRAM, real_matmul.cpp:51:18, read, Fail, , CallBlockMatmul, real_matmul.cpp:29:19, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_mem">MatA_DRAM, real_matmul.cpp:51:18, read, Inferred, 600, LoadMatAFromDRAMtoBRAM, real_matmul.cpp:48:26, , </column>
                    <column name="m_axi_mem">MatB_DRAM, real_matmul.cpp:58:18, read, Fail, , VITIS_LOOP_56_2, real_matmul.cpp:56:20, 214-230, Stride is incompatible</column>
                    <column name="m_axi_mem">MatC_DRAM, real_matmul.cpp:80:74, write, Widen Fail, , VITIS_LOOP_78_1, real_matmul.cpp:78:20, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">MatC_DRAM, real_matmul.cpp:80:74, write, Fail, , LoadArraysFromBRAMtoDRAM, real_matmul.cpp:77:28, 214-230, Stride is incompatible</column>
                    <column name="m_axi_mem">MatC_DRAM, real_matmul.cpp:80:74, write, Inferred, 4, VITIS_LOOP_78_1, real_matmul.cpp:78:20, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="real_matmul.cpp:24" status="valid" parentFunction="real_matmul" variable="MatA_DRAM" isDirective="0" options="m_axi depth=1 port=MatA_DRAM offset=slave bundle=mem"/>
        <Pragma type="interface" location="real_matmul.cpp:25" status="valid" parentFunction="real_matmul" variable="MatB_DRAM" isDirective="0" options="m_axi depth=1 port=MatB_DRAM offset=slave bundle=mem"/>
        <Pragma type="interface" location="real_matmul.cpp:26" status="valid" parentFunction="real_matmul" variable="MatC_DRAM" isDirective="0" options="m_axi depth=1 port=MatC_DRAM offset=slave bundle=mem"/>
        <Pragma type="interface" location="real_matmul.cpp:28" status="valid" parentFunction="real_matmul" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="real_matmul.cpp:36" status="valid" parentFunction="real_matmul" variable="MatA_BRAM" isDirective="0" options="variable=MatA_BRAM block factor=25 dim=1"/>
        <Pragma type="array_partition" location="real_matmul.cpp:37" status="valid" parentFunction="real_matmul" variable="MatB_BRAM" isDirective="0" options="variable=MatB_BRAM block factor=50 dim=2"/>
        <Pragma type="pipeline" location="real_matmul.cpp:50" status="valid" parentFunction="loadmatricesfromdramtobram" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="real_matmul.cpp:57" status="valid" parentFunction="loadmatricesfromdramtobram" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="real_matmul.cpp:68" status="valid" parentFunction="performmatrixcalculation" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="real_matmul.cpp:79" status="valid" parentFunction="loadmatricesfrombramtodram" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

