

================================================================
== Vitis HLS Report for 'conv2d_1'
================================================================
* Date:           Thu Dec 22 16:31:25 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    28283|    28283|  0.283 ms|  0.283 ms|  28283|  28283|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3  |    28281|    28281|        67|          9|          1|  3136|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 68


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 1
  Pipeline-0 : II = 9, D = 68, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 70 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 71 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 72 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%och = alloca i32 1"   --->   Operation 73 'alloca' 'och' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten134 = alloca i32 1"   --->   Operation 74 'alloca' 'indvar_flatten134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bias0, i64 666, i64 207, i64 1"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %weight0, i64 666, i64 207, i64 1"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x, i64 666, i64 207, i64 1"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias0, void @empty_13, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight0, void @empty_13, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_13, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln31 = store i12 0, i12 %indvar_flatten134" [cnn_ip/src/cnn.c:31]   --->   Operation 81 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln31 = store i3 0, i3 %och" [cnn_ip/src/cnn.c:31]   --->   Operation 82 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln31 = store i10 0, i10 %indvar_flatten" [cnn_ip/src/cnn.c:31]   --->   Operation 83 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln31 = store i5 0, i5 %h" [cnn_ip/src/cnn.c:31]   --->   Operation 84 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln31 = store i5 0, i5 %w" [cnn_ip/src/cnn.c:31]   --->   Operation 85 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_39_4" [cnn_ip/src/cnn.c:31]   --->   Operation 86 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%h_4 = load i5 %h"   --->   Operation 87 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%och_2 = load i3 %och"   --->   Operation 88 'load' 'och_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten134_load = load i12 %indvar_flatten134" [cnn_ip/src/cnn.c:31]   --->   Operation 89 'load' 'indvar_flatten134_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i3 %och_2" [cnn_ip/src/cnn.c:31]   --->   Operation 90 'zext' 'zext_ln31_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%empty = trunc i3 %och_2"   --->   Operation 91 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0"   --->   Operation 92 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl3_cast2 = zext i4 %p_shl3"   --->   Operation 93 'zext' 'p_shl3_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.73ns)   --->   "%empty_155 = sub i5 %p_shl3_cast2, i5 %zext_ln31_3" [cnn_ip/src/cnn.c:31]   --->   Operation 94 'sub' 'empty_155' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_cast = sext i5 %empty_155" [cnn_ip/src/cnn.c:31]   --->   Operation 95 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%empty_156 = trunc i5 %empty_155" [cnn_ip/src/cnn.c:31]   --->   Operation 96 'trunc' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_156, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 97 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.82ns)   --->   "%empty_157 = sub i6 %p_shl9, i6 %p_cast" [cnn_ip/src/cnn.c:31]   --->   Operation 98 'sub' 'empty_157' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl10_0_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %h_4, i5 0"   --->   Operation 99 'bitconcatenate' 'p_shl10_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl11_0_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %h_4, i2 0"   --->   Operation 100 'bitconcatenate' 'p_shl11_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl11_0_1_cast = zext i7 %p_shl11_0_1"   --->   Operation 101 'zext' 'p_shl11_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.73ns)   --->   "%empty_170 = sub i10 %p_shl10_0_1, i10 %p_shl11_0_1_cast"   --->   Operation 102 'sub' 'empty_170' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.99ns)   --->   "%icmp_ln31 = icmp_eq  i12 %indvar_flatten134_load, i12 3136" [cnn_ip/src/cnn.c:31]   --->   Operation 103 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc69, void %for.end72" [cnn_ip/src/cnn.c:31]   --->   Operation 104 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%w_load = load i5 %w" [cnn_ip/src/cnn.c:35]   --->   Operation 105 'load' 'w_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [cnn_ip/src/cnn.c:33]   --->   Operation 106 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.65ns)   --->   "%add_ln31 = add i3 %och_2, i3 1" [cnn_ip/src/cnn.c:31]   --->   Operation 107 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (1.77ns)   --->   "%icmp_ln33 = icmp_eq  i10 %indvar_flatten_load, i10 784" [cnn_ip/src/cnn.c:33]   --->   Operation 108 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (1.21ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i5 0, i5 %h_4" [cnn_ip/src/cnn.c:31]   --->   Operation 109 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %add_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 110 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%empty_174 = trunc i3 %add_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 111 'trunc' 'empty_174' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_174, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 112 'bitconcatenate' 'p_shl3_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl3_cast2_mid1 = zext i4 %p_shl3_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 113 'zext' 'p_shl3_cast2_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.73ns)   --->   "%p_mid152 = sub i5 %p_shl3_cast2_mid1, i5 %zext_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 114 'sub' 'p_mid152' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_cast_mid1 = sext i5 %p_mid152" [cnn_ip/src/cnn.c:31]   --->   Operation 115 'sext' 'p_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%empty_175 = trunc i5 %p_mid152" [cnn_ip/src/cnn.c:31]   --->   Operation 116 'trunc' 'empty_175' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl9_0_0_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_175, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 117 'bitconcatenate' 'p_shl9_0_0_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.82ns)   --->   "%p_mid154 = sub i6 %p_shl9_0_0_mid1, i6 %p_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 118 'sub' 'p_mid154' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.18ns)   --->   "%select_ln31_33 = select i1 %icmp_ln33, i6 %p_mid154, i6 %empty_157" [cnn_ip/src/cnn.c:31]   --->   Operation 119 'select' 'select_ln31_33' <Predicate = (!icmp_ln31)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_22)   --->   "%select_ln31_37 = select i1 %icmp_ln33, i10 0, i10 %empty_170" [cnn_ip/src/cnn.c:31]   --->   Operation 120 'select' 'select_ln31_37' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.97ns)   --->   "%xor_ln31 = xor i1 %icmp_ln33, i1 1" [cnn_ip/src/cnn.c:31]   --->   Operation 121 'xor' 'xor_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (1.36ns)   --->   "%icmp_ln35 = icmp_eq  i5 %w_load, i5 28" [cnn_ip/src/cnn.c:35]   --->   Operation 122 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.97ns)   --->   "%and_ln31_2 = and i1 %icmp_ln35, i1 %xor_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 123 'and' 'and_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (1.78ns)   --->   "%p_dup7 = add i5 %select_ln31, i5 1" [cnn_ip/src/cnn.c:31]   --->   Operation 124 'add' 'p_dup7' <Predicate = (!icmp_ln31)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %and_ln31_2, i1 %icmp_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 125 'or' 'or_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln33, i5 0, i5 %w_load" [cnn_ip/src/cnn.c:33]   --->   Operation 126 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%p_shl10_0_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_dup7, i5 0" [cnn_ip/src/cnn.c:31]   --->   Operation 127 'bitconcatenate' 'p_shl10_0_1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl11_0_1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_dup7, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 128 'bitconcatenate' 'p_shl11_0_1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_shl11_0_1_cast_mid1 = zext i7 %p_shl11_0_1_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 129 'zext' 'p_shl11_0_1_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.73ns)   --->   "%p_mid117 = sub i10 %p_shl10_0_1_mid1, i10 %p_shl11_0_1_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 130 'sub' 'p_mid117' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_22 = select i1 %and_ln31_2, i10 %p_mid117, i10 %select_ln31_37" [cnn_ip/src/cnn.c:33]   --->   Operation 131 'select' 'select_ln33_22' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.87>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty, i5 0"   --->   Operation 132 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl"   --->   Operation 133 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %p_shl3"   --->   Operation 134 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.87ns)   --->   "%empty_154 = sub i8 %p_shl_cast, i8 %p_shl3_cast"   --->   Operation 135 'sub' 'empty_154' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i5 %h_4" [cnn_ip/src/cnn.c:33]   --->   Operation 136 'zext' 'zext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i5 %h_4" [cnn_ip/src/cnn.c:33]   --->   Operation 137 'zext' 'zext_ln33_5' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.91ns)   --->   "%empty_164 = add i8 %zext_ln33_5, i8 %empty_154" [cnn_ip/src/cnn.c:33]   --->   Operation 138 'add' 'empty_164' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%empty_165 = trunc i8 %empty_164" [cnn_ip/src/cnn.c:33]   --->   Operation 139 'trunc' 'empty_165' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_165, i5 0" [cnn_ip/src/cnn.c:33]   --->   Operation 140 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_164, i2 0" [cnn_ip/src/cnn.c:33]   --->   Operation 141 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%p_shl5_cast = sext i10 %p_shl5" [cnn_ip/src/cnn.c:33]   --->   Operation 142 'sext' 'p_shl5_cast' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.54ns)   --->   "%empty_166 = sub i12 %p_shl4, i12 %p_shl5_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 143 'sub' 'empty_166' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (1.78ns)   --->   "%empty_167 = add i6 %zext_ln33_4, i6 63" [cnn_ip/src/cnn.c:33]   --->   Operation 144 'add' 'empty_167' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%empty_168 = trunc i6 %empty_167" [cnn_ip/src/cnn.c:33]   --->   Operation 145 'trunc' 'empty_168' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_168, i5 0" [cnn_ip/src/cnn.c:33]   --->   Operation 146 'bitconcatenate' 'p_shl10' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_167, i2 0" [cnn_ip/src/cnn.c:33]   --->   Operation 147 'bitconcatenate' 'p_shl11' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl11_0_0_cast = sext i8 %p_shl11" [cnn_ip/src/cnn.c:33]   --->   Operation 148 'sext' 'p_shl11_0_0_cast' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.73ns)   --->   "%empty_169 = sub i10 %p_shl10, i10 %p_shl11_0_0_cast" [cnn_ip/src/cnn.c:33]   --->   Operation 149 'sub' 'empty_169' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %empty_167, i32 5" [cnn_ip/src/cnn.c:49]   --->   Operation 150 'bitselect' 'tmp' <Predicate = (!and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty_174, i5 0" [cnn_ip/src/cnn.c:31]   --->   Operation 151 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i7 %p_shl_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 152 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = zext i4 %p_shl3_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 153 'zext' 'p_shl3_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.87ns)   --->   "%p_mid148 = sub i8 %p_shl_cast_mid1, i8 %p_shl3_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 154 'sub' 'p_mid148' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln31_29 = select i1 %icmp_ln33, i8 %p_mid148, i8 %empty_154" [cnn_ip/src/cnn.c:31]   --->   Operation 155 'select' 'select_ln31_29' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln31_46 = zext i6 %select_ln31_33" [cnn_ip/src/cnn.c:31]   --->   Operation 156 'zext' 'zext_ln31_46' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%weight0_addr_8 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_46" [cnn_ip/src/cnn.c:57]   --->   Operation 157 'getelementptr' 'weight0_addr_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 158 [2/2] (3.25ns)   --->   "%weight0_load_8 = load i6 %weight0_addr_8" [cnn_ip/src/cnn.c:31]   --->   Operation 158 'load' 'weight0_load_8' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%empty_178 = trunc i8 %p_mid148" [cnn_ip/src/cnn.c:31]   --->   Operation 159 'trunc' 'empty_178' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%p_shl4_mid = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_178, i5 0" [cnn_ip/src/cnn.c:31]   --->   Operation 160 'bitconcatenate' 'p_shl4_mid' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%p_shl5_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid148, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 161 'bitconcatenate' 'p_shl5_mid' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%p_shl5_cast_mid182 = sext i10 %p_shl5_mid" [cnn_ip/src/cnn.c:31]   --->   Operation 162 'sext' 'p_shl5_cast_mid182' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (1.54ns)   --->   "%p_mid184 = sub i12 %p_shl4_mid, i12 %p_shl5_cast_mid182" [cnn_ip/src/cnn.c:31]   --->   Operation 163 'sub' 'p_mid184' <Predicate = (!icmp_ln31 & icmp_ln33 & !and_ln31_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln65)   --->   "%select_ln31_34 = select i1 %icmp_ln33, i12 %p_mid184, i12 %empty_166" [cnn_ip/src/cnn.c:31]   --->   Operation 164 'select' 'select_ln31_34' <Predicate = (!icmp_ln31 & !and_ln31_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_21)   --->   "%select_ln31_36 = select i1 %icmp_ln33, i10 996, i10 %empty_169" [cnn_ip/src/cnn.c:31]   --->   Operation 165 'select' 'select_ln31_36' <Predicate = (!icmp_ln31 & !and_ln31_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_25)   --->   "%or_ln31 = or i1 %icmp_ln33, i1 %tmp" [cnn_ip/src/cnn.c:31]   --->   Operation 166 'or' 'or_ln31' <Predicate = (!icmp_ln31 & !and_ln31_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %p_dup7" [cnn_ip/src/cnn.c:33]   --->   Operation 167 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%zext_ln33_6 = zext i5 %p_dup7" [cnn_ip/src/cnn.c:33]   --->   Operation 168 'zext' 'zext_ln33_6' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_mid1 = add i8 %zext_ln33_6, i8 %select_ln31_29" [cnn_ip/src/cnn.c:33]   --->   Operation 169 'add' 'p_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%empty_179 = trunc i8 %p_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 170 'trunc' 'empty_179' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_179, i5 0" [cnn_ip/src/cnn.c:33]   --->   Operation 171 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%p_shl5_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid1, i2 0" [cnn_ip/src/cnn.c:33]   --->   Operation 172 'bitconcatenate' 'p_shl5_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%p_shl5_cast_mid1 = sext i10 %p_shl5_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 173 'sext' 'p_shl5_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (1.54ns)   --->   "%p_mid19 = sub i12 %p_shl4_mid1, i12 %p_shl5_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 174 'sub' 'p_mid19' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln65)   --->   "%select_ln33_19 = select i1 %and_ln31_2, i12 %p_mid19, i12 %select_ln31_34" [cnn_ip/src/cnn.c:33]   --->   Operation 175 'select' 'select_ln33_19' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (1.78ns)   --->   "%p_mid111 = add i6 %zext_ln33, i6 63" [cnn_ip/src/cnn.c:33]   --->   Operation 176 'add' 'p_mid111' <Predicate = (!icmp_ln31)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%empty_180 = trunc i6 %p_mid111" [cnn_ip/src/cnn.c:33]   --->   Operation 177 'trunc' 'empty_180' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%p_shl10_0_0_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_180, i5 0" [cnn_ip/src/cnn.c:33]   --->   Operation 178 'bitconcatenate' 'p_shl10_0_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%p_shl11_0_0_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_mid111, i2 0" [cnn_ip/src/cnn.c:33]   --->   Operation 179 'bitconcatenate' 'p_shl11_0_0_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%p_shl11_0_0_cast_mid1 = sext i8 %p_shl11_0_0_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 180 'sext' 'p_shl11_0_0_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (1.73ns)   --->   "%p_mid115 = sub i10 %p_shl10_0_0_mid1, i10 %p_shl11_0_0_cast_mid1" [cnn_ip/src/cnn.c:33]   --->   Operation 181 'sub' 'p_mid115' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_21 = select i1 %and_ln31_2, i10 %p_mid115, i10 %select_ln31_36" [cnn_ip/src/cnn.c:33]   --->   Operation 182 'select' 'select_ln33_21' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_25)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_mid111, i32 5" [cnn_ip/src/cnn.c:49]   --->   Operation 183 'bitselect' 'tmp_4' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln33_25 = select i1 %and_ln31_2, i1 %tmp_4, i1 %or_ln31" [cnn_ip/src/cnn.c:33]   --->   Operation 184 'select' 'select_ln33_25' <Predicate = (!icmp_ln31)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln65)   --->   "%trunc_ln46_cast20 = zext i5 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 185 'zext' 'trunc_ln46_cast20' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln46_cast = zext i5 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 186 'zext' 'trunc_ln46_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.78ns)   --->   "%add_ln46 = add i6 %trunc_ln46_cast, i6 63" [cnn_ip/src/cnn.c:46]   --->   Operation 187 'add' 'add_ln46' <Predicate = (!icmp_ln31)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i6 %add_ln46" [cnn_ip/src/cnn.c:49]   --->   Operation 188 'sext' 'sext_ln49' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46, i32 5" [cnn_ip/src/cnn.c:49]   --->   Operation 189 'bitselect' 'tmp_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.73ns)   --->   "%add_ln54_3 = add i10 %sext_ln49, i10 %select_ln33_22" [cnn_ip/src/cnn.c:54]   --->   Operation 190 'add' 'add_ln54_3' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln57_29 = zext i10 %add_ln54_3" [cnn_ip/src/cnn.c:57]   --->   Operation 191 'zext' 'zext_ln57_29' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%x_addr_44 = getelementptr i32 %x, i64 0, i64 %zext_ln57_29" [cnn_ip/src/cnn.c:57]   --->   Operation 192 'getelementptr' 'x_addr_44' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 193 [2/2] (3.25ns)   --->   "%x_load_44 = load i10 %x_addr_44" [cnn_ip/src/cnn.c:57]   --->   Operation 193 'load' 'x_load_44' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 194 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln65 = add i12 %trunc_ln46_cast20, i12 %select_ln33_19" [cnn_ip/src/cnn.c:65]   --->   Operation 194 'add' 'add_ln65' <Predicate = (!icmp_ln31)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 195 [1/1] (1.82ns)   --->   "%add_ln31_26 = add i6 %select_ln31_33, i6 1" [cnn_ip/src/cnn.c:31]   --->   Operation 195 'add' 'add_ln31_26' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln31_45 = zext i6 %add_ln31_26" [cnn_ip/src/cnn.c:31]   --->   Operation 196 'zext' 'zext_ln31_45' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%weight0_addr_7 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_45" [cnn_ip/src/cnn.c:57]   --->   Operation 197 'getelementptr' 'weight0_addr_7' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 0.00>
ST_4 : Operation 198 [2/2] (3.25ns)   --->   "%weight0_load_7 = load i6 %weight0_addr_7" [cnn_ip/src/cnn.c:31]   --->   Operation 198 'load' 'weight0_load_7' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 199 [1/2] (3.25ns)   --->   "%weight0_load_8 = load i6 %weight0_addr_8" [cnn_ip/src/cnn.c:31]   --->   Operation 199 'load' 'weight0_load_8' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 200 [1/1] (1.73ns)   --->   "%add_ln54 = add i10 %sext_ln49, i10 %select_ln33_21" [cnn_ip/src/cnn.c:54]   --->   Operation 200 'add' 'add_ln54' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %add_ln54" [cnn_ip/src/cnn.c:57]   --->   Operation 201 'zext' 'zext_ln57' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln57" [cnn_ip/src/cnn.c:57]   --->   Operation 202 'getelementptr' 'x_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 203 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr" [cnn_ip/src/cnn.c:57]   --->   Operation 203 'load' 'x_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 204 [1/2] (3.25ns)   --->   "%x_load_44 = load i10 %x_addr_44" [cnn_ip/src/cnn.c:57]   --->   Operation 204 'load' 'x_load_44' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 205 [1/1] (1.78ns)   --->   "%empty_158 = add i5 %empty_155, i5 1" [cnn_ip/src/cnn.c:31]   --->   Operation 205 'add' 'empty_158' <Predicate = (!icmp_ln33)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%p_cast4 = sext i5 %empty_158" [cnn_ip/src/cnn.c:31]   --->   Operation 206 'sext' 'p_cast4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%empty_159 = trunc i5 %empty_158" [cnn_ip/src/cnn.c:31]   --->   Operation 207 'trunc' 'empty_159' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%p_shl9_0_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_159, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 208 'bitconcatenate' 'p_shl9_0_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (1.82ns)   --->   "%empty_160 = sub i6 %p_shl9_0_1, i6 %p_cast4" [cnn_ip/src/cnn.c:31]   --->   Operation 209 'sub' 'empty_160' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (1.78ns)   --->   "%empty_161 = add i5 %empty_155, i5 2" [cnn_ip/src/cnn.c:31]   --->   Operation 210 'add' 'empty_161' <Predicate = (!icmp_ln33)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%p_cast5 = sext i5 %empty_161" [cnn_ip/src/cnn.c:31]   --->   Operation 211 'sext' 'p_cast5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%empty_162 = trunc i5 %empty_161" [cnn_ip/src/cnn.c:31]   --->   Operation 212 'trunc' 'empty_162' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%p_shl9_0_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_162, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 213 'bitconcatenate' 'p_shl9_0_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (1.82ns)   --->   "%empty_163 = sub i6 %p_shl9_0_2, i6 %p_cast5" [cnn_ip/src/cnn.c:31]   --->   Operation 214 'sub' 'empty_163' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (1.78ns)   --->   "%p_mid156 = add i5 %p_mid152, i5 1" [cnn_ip/src/cnn.c:31]   --->   Operation 215 'add' 'p_mid156' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%p_cast4_mid1 = sext i5 %p_mid156" [cnn_ip/src/cnn.c:31]   --->   Operation 216 'sext' 'p_cast4_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%empty_176 = trunc i5 %p_mid156" [cnn_ip/src/cnn.c:31]   --->   Operation 217 'trunc' 'empty_176' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%p_shl9_0_1_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_176, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 218 'bitconcatenate' 'p_shl9_0_1_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (1.82ns)   --->   "%p_mid158 = sub i6 %p_shl9_0_1_mid1, i6 %p_cast4_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 219 'sub' 'p_mid158' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (1.18ns)   --->   "%select_ln31_31 = select i1 %icmp_ln33, i6 %p_mid158, i6 %empty_160" [cnn_ip/src/cnn.c:31]   --->   Operation 220 'select' 'select_ln31_31' <Predicate = (!icmp_ln31)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (1.78ns)   --->   "%p_mid160 = add i5 %p_mid152, i5 2" [cnn_ip/src/cnn.c:31]   --->   Operation 221 'add' 'p_mid160' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%p_cast5_mid1 = sext i5 %p_mid160" [cnn_ip/src/cnn.c:31]   --->   Operation 222 'sext' 'p_cast5_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%empty_177 = trunc i5 %p_mid160" [cnn_ip/src/cnn.c:31]   --->   Operation 223 'trunc' 'empty_177' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%p_shl9_0_2_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_177, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 224 'bitconcatenate' 'p_shl9_0_2_mid1' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (1.82ns)   --->   "%p_mid162 = sub i6 %p_shl9_0_2_mid1, i6 %p_cast5_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 225 'sub' 'p_mid162' <Predicate = (!icmp_ln31 & icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (1.18ns)   --->   "%select_ln31_32 = select i1 %icmp_ln33, i6 %p_mid162, i6 %empty_163" [cnn_ip/src/cnn.c:31]   --->   Operation 226 'select' 'select_ln31_32' <Predicate = (!icmp_ln31)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (1.82ns)   --->   "%add_ln31_25 = add i6 %select_ln31_33, i6 2" [cnn_ip/src/cnn.c:31]   --->   Operation 227 'add' 'add_ln31_25' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln31_44 = zext i6 %add_ln31_25" [cnn_ip/src/cnn.c:31]   --->   Operation 228 'zext' 'zext_ln31_44' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%weight0_addr_6 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_44" [cnn_ip/src/cnn.c:57]   --->   Operation 229 'getelementptr' 'weight0_addr_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 230 [2/2] (3.25ns)   --->   "%weight0_load_6 = load i6 %weight0_addr_6" [cnn_ip/src/cnn.c:31]   --->   Operation 230 'load' 'weight0_load_6' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 231 [1/2] (3.25ns)   --->   "%weight0_load_7 = load i6 %weight0_addr_7" [cnn_ip/src/cnn.c:31]   --->   Operation 231 'load' 'weight0_load_7' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln46_cast18 = zext i5 %select_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 232 'zext' 'trunc_ln46_cast18' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 233 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr" [cnn_ip/src/cnn.c:57]   --->   Operation 233 'load' 'x_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 234 [1/1] (1.73ns)   --->   "%add_ln54_1 = add i10 %trunc_ln46_cast18, i10 %select_ln33_21" [cnn_ip/src/cnn.c:54]   --->   Operation 234 'add' 'add_ln54_1' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln57_27 = zext i10 %add_ln54_1" [cnn_ip/src/cnn.c:57]   --->   Operation 235 'zext' 'zext_ln57_27' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%x_addr_42 = getelementptr i32 %x, i64 0, i64 %zext_ln57_27" [cnn_ip/src/cnn.c:57]   --->   Operation 236 'getelementptr' 'x_addr_42' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 0.00>
ST_5 : Operation 237 [2/2] (3.25ns)   --->   "%x_load_42 = load i10 %x_addr_42" [cnn_ip/src/cnn.c:57]   --->   Operation 237 'load' 'x_load_42' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>

State 6 <SV = 5> <Delay = 6.76>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln31_43 = zext i6 %select_ln31_31" [cnn_ip/src/cnn.c:31]   --->   Operation 238 'zext' 'zext_ln31_43' <Predicate = (!icmp_ln31 & !tmp_6)> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%weight0_addr_5 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_43" [cnn_ip/src/cnn.c:57]   --->   Operation 239 'getelementptr' 'weight0_addr_5' <Predicate = (!icmp_ln31 & !tmp_6)> <Delay = 0.00>
ST_6 : Operation 240 [2/2] (3.25ns)   --->   "%weight0_load_5 = load i6 %weight0_addr_5" [cnn_ip/src/cnn.c:31]   --->   Operation 240 'load' 'weight0_load_5' <Predicate = (!icmp_ln31 & !tmp_6)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 241 [1/2] (3.25ns)   --->   "%weight0_load_6 = load i6 %weight0_addr_6" [cnn_ip/src/cnn.c:31]   --->   Operation 241 'load' 'weight0_load_6' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln31_45 = bitcast i32 %weight0_load_8" [cnn_ip/src/cnn.c:31]   --->   Operation 242 'bitcast' 'bitcast_ln31_45' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %x_load" [cnn_ip/src/cnn.c:57]   --->   Operation 243 'bitcast' 'bitcast_ln57' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 244 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %bitcast_ln31_45" [cnn_ip/src/cnn.c:57]   --->   Operation 244 'fmul' 'mul' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/2] (3.25ns)   --->   "%x_load_42 = load i10 %x_addr_42" [cnn_ip/src/cnn.c:57]   --->   Operation 245 'load' 'x_load_42' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 246 [1/1] (1.78ns)   --->   "%add_ln46_2 = add i5 %select_ln33, i5 1" [cnn_ip/src/cnn.c:46]   --->   Operation 246 'add' 'add_ln46_2' <Predicate = (!icmp_ln31)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i5 %add_ln46_2" [cnn_ip/src/cnn.c:49]   --->   Operation 247 'zext' 'zext_ln49' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (1.73ns)   --->   "%add_ln54_2 = add i10 %zext_ln49, i10 %select_ln33_21" [cnn_ip/src/cnn.c:54]   --->   Operation 248 'add' 'add_ln54_2' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln57_28 = zext i10 %add_ln54_2" [cnn_ip/src/cnn.c:57]   --->   Operation 249 'zext' 'zext_ln57_28' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%x_addr_43 = getelementptr i32 %x, i64 0, i64 %zext_ln57_28" [cnn_ip/src/cnn.c:57]   --->   Operation 250 'getelementptr' 'x_addr_43' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 251 [2/2] (3.25ns)   --->   "%x_load_43 = load i10 %x_addr_43" [cnn_ip/src/cnn.c:57]   --->   Operation 251 'load' 'x_load_43' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 252 [1/1] (1.58ns)   --->   "%store_ln35 = store i5 %add_ln46_2, i5 %w" [cnn_ip/src/cnn.c:35]   --->   Operation 252 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 5.92>
ST_7 : Operation 253 [1/1] (1.78ns)   --->   "%empty_171 = add i5 %h_4, i5 1"   --->   Operation 253 'add' 'empty_171' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (1.36ns)   --->   "%cmp25_0_2 = icmp_ugt  i5 %empty_171, i5 27"   --->   Operation 254 'icmp' 'cmp25_0_2' <Predicate = (!and_ln31_2)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%p_shl10_0_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_171, i5 0"   --->   Operation 255 'bitconcatenate' 'p_shl10_0_2' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%p_shl11_0_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_171, i2 0"   --->   Operation 256 'bitconcatenate' 'p_shl11_0_2' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%p_shl11_0_2_cast = zext i7 %p_shl11_0_2"   --->   Operation 257 'zext' 'p_shl11_0_2_cast' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (1.73ns)   --->   "%empty_172 = sub i10 %p_shl10_0_2, i10 %p_shl11_0_2_cast"   --->   Operation 258 'sub' 'empty_172' <Predicate = (!icmp_ln33 & !and_ln31_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 259 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (1.54ns)   --->   "%add_ln31_27 = add i12 %indvar_flatten134_load, i12 1" [cnn_ip/src/cnn.c:31]   --->   Operation 260 'add' 'add_ln31_27' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (1.82ns)   --->   "%add_ln31_21 = add i6 %select_ln31_31, i6 1" [cnn_ip/src/cnn.c:31]   --->   Operation 261 'add' 'add_ln31_21' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln31_38 = zext i6 %add_ln31_21" [cnn_ip/src/cnn.c:31]   --->   Operation 262 'zext' 'zext_ln31_38' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%weight0_addr = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_38" [cnn_ip/src/cnn.c:57]   --->   Operation 263 'getelementptr' 'weight0_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 264 [2/2] (3.25ns)   --->   "%weight0_load = load i6 %weight0_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 264 'load' 'weight0_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 265 [1/2] (3.25ns)   --->   "%weight0_load_5 = load i6 %weight0_addr_5" [cnn_ip/src/cnn.c:31]   --->   Operation 265 'load' 'weight0_load_5' <Predicate = (!icmp_ln31 & !tmp_6)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln31_44 = bitcast i32 %weight0_load_7" [cnn_ip/src/cnn.c:31]   --->   Operation 266 'bitcast' 'bitcast_ln31_44' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_23)   --->   "%and_ln31 = and i1 %cmp25_0_2, i1 %xor_ln31" [cnn_ip/src/cnn.c:31]   --->   Operation 267 'and' 'and_ln31' <Predicate = (!icmp_ln31 & !and_ln31_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_24)   --->   "%select_ln31_38 = select i1 %icmp_ln33, i10 28, i10 %empty_172" [cnn_ip/src/cnn.c:31]   --->   Operation 268 'select' 'select_ln31_38' <Predicate = (!icmp_ln31 & !and_ln31_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 269 [1/1] (1.78ns)   --->   "%p_mid119 = add i5 %select_ln31, i5 2" [cnn_ip/src/cnn.c:31]   --->   Operation 269 'add' 'p_mid119' <Predicate = (!icmp_ln31)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (1.36ns)   --->   "%cmp25_0_2_mid1 = icmp_ugt  i5 %p_mid119, i5 27" [cnn_ip/src/cnn.c:31]   --->   Operation 270 'icmp' 'cmp25_0_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln33_23 = select i1 %and_ln31_2, i1 %cmp25_0_2_mid1, i1 %and_ln31" [cnn_ip/src/cnn.c:33]   --->   Operation 271 'select' 'select_ln33_23' <Predicate = (!icmp_ln31)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%p_shl10_0_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid119, i5 0" [cnn_ip/src/cnn.c:31]   --->   Operation 272 'bitconcatenate' 'p_shl10_0_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%p_shl11_0_2_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_mid119, i2 0" [cnn_ip/src/cnn.c:31]   --->   Operation 273 'bitconcatenate' 'p_shl11_0_2_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%p_shl11_0_2_cast_mid1 = zext i7 %p_shl11_0_2_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 274 'zext' 'p_shl11_0_2_cast_mid1' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (1.73ns)   --->   "%p_mid121 = sub i10 %p_shl10_0_2_mid1, i10 %p_shl11_0_2_cast_mid1" [cnn_ip/src/cnn.c:31]   --->   Operation 275 'sub' 'p_mid121' <Predicate = (!icmp_ln31 & and_ln31_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 276 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln33_24 = select i1 %and_ln31_2, i10 %p_mid121, i10 %select_ln31_38" [cnn_ip/src/cnn.c:33]   --->   Operation 276 'select' 'select_ln33_24' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 277 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %bitcast_ln31_45" [cnn_ip/src/cnn.c:57]   --->   Operation 277 'fmul' 'mul' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast i32 %x_load_42" [cnn_ip/src/cnn.c:57]   --->   Operation 278 'bitcast' 'bitcast_ln57_1' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 0.00>
ST_7 : Operation 279 [4/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln57_1, i32 %bitcast_ln31_44" [cnn_ip/src/cnn.c:57]   --->   Operation 279 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 280 [1/2] (3.25ns)   --->   "%x_load_43 = load i10 %x_addr_43" [cnn_ip/src/cnn.c:57]   --->   Operation 280 'load' 'x_load_43' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 281 [1/1] (1.73ns)   --->   "%add_ln54_4 = add i10 %trunc_ln46_cast18, i10 %select_ln33_22" [cnn_ip/src/cnn.c:54]   --->   Operation 281 'add' 'add_ln54_4' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln57_30 = zext i10 %add_ln54_4" [cnn_ip/src/cnn.c:57]   --->   Operation 282 'zext' 'zext_ln57_30' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%x_addr_45 = getelementptr i32 %x, i64 0, i64 %zext_ln57_30" [cnn_ip/src/cnn.c:57]   --->   Operation 283 'getelementptr' 'x_addr_45' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 284 [2/2] (3.25ns)   --->   "%x_load_45 = load i10 %x_addr_45" [cnn_ip/src/cnn.c:57]   --->   Operation 284 'load' 'x_load_45' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 285 [1/1] (1.73ns)   --->   "%add_ln54_5 = add i10 %zext_ln49, i10 %select_ln33_22" [cnn_ip/src/cnn.c:54]   --->   Operation 285 'add' 'add_ln54_5' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 286 [1/1] (1.73ns)   --->   "%add_ln54_6 = add i10 %sext_ln49, i10 %select_ln33_24" [cnn_ip/src/cnn.c:54]   --->   Operation 286 'add' 'add_ln54_6' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [1/1] (1.73ns)   --->   "%add_ln54_7 = add i10 %trunc_ln46_cast18, i10 %select_ln33_24" [cnn_ip/src/cnn.c:54]   --->   Operation 287 'add' 'add_ln54_7' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [1/1] (1.73ns)   --->   "%add_ln54_8 = add i10 %zext_ln49, i10 %select_ln33_24" [cnn_ip/src/cnn.c:54]   --->   Operation 288 'add' 'add_ln54_8' <Predicate = (!icmp_ln31)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/1] (1.58ns)   --->   "%store_ln35 = store i12 %add_ln31_27, i12 %indvar_flatten134" [cnn_ip/src/cnn.c:35]   --->   Operation 289 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 290 [1/2] (3.25ns)   --->   "%weight0_load = load i6 %weight0_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 290 'load' 'weight0_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 291 [1/1] (1.82ns)   --->   "%add_ln31_24 = add i6 %select_ln31_31, i6 2" [cnn_ip/src/cnn.c:31]   --->   Operation 291 'add' 'add_ln31_24' <Predicate = (!icmp_ln31)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln31_42 = zext i6 %add_ln31_24" [cnn_ip/src/cnn.c:31]   --->   Operation 292 'zext' 'zext_ln31_42' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (0.00ns)   --->   "%weight0_addr_4 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_42" [cnn_ip/src/cnn.c:57]   --->   Operation 293 'getelementptr' 'weight0_addr_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 294 [2/2] (3.25ns)   --->   "%weight0_load_4 = load i6 %weight0_addr_4" [cnn_ip/src/cnn.c:31]   --->   Operation 294 'load' 'weight0_load_4' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%bitcast_ln31_43 = bitcast i32 %weight0_load_6" [cnn_ip/src/cnn.c:31]   --->   Operation 295 'bitcast' 'bitcast_ln31_43' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 296 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %bitcast_ln31_45" [cnn_ip/src/cnn.c:57]   --->   Operation 296 'fmul' 'mul' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [3/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln57_1, i32 %bitcast_ln31_44" [cnn_ip/src/cnn.c:57]   --->   Operation 297 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln57_2 = bitcast i32 %x_load_43" [cnn_ip/src/cnn.c:57]   --->   Operation 298 'bitcast' 'bitcast_ln57_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 299 [4/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln57_2, i32 %bitcast_ln31_43" [cnn_ip/src/cnn.c:57]   --->   Operation 299 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/2] (3.25ns)   --->   "%x_load_45 = load i10 %x_addr_45" [cnn_ip/src/cnn.c:57]   --->   Operation 300 'load' 'x_load_45' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln57_31 = zext i10 %add_ln54_5" [cnn_ip/src/cnn.c:57]   --->   Operation 301 'zext' 'zext_ln57_31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%x_addr_46 = getelementptr i32 %x, i64 0, i64 %zext_ln57_31" [cnn_ip/src/cnn.c:57]   --->   Operation 302 'getelementptr' 'x_addr_46' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 303 [2/2] (3.25ns)   --->   "%x_load_46 = load i10 %x_addr_46" [cnn_ip/src/cnn.c:57]   --->   Operation 303 'load' 'x_load_46' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln31_41 = zext i6 %select_ln31_32" [cnn_ip/src/cnn.c:31]   --->   Operation 304 'zext' 'zext_ln31_41' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (0.00ns)   --->   "%weight0_addr_3 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_41" [cnn_ip/src/cnn.c:57]   --->   Operation 305 'getelementptr' 'weight0_addr_3' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_9 : Operation 306 [2/2] (3.25ns)   --->   "%weight0_load_3 = load i6 %weight0_addr_3" [cnn_ip/src/cnn.c:31]   --->   Operation 306 'load' 'weight0_load_3' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 307 [1/2] (3.25ns)   --->   "%weight0_load_4 = load i6 %weight0_addr_4" [cnn_ip/src/cnn.c:31]   --->   Operation 307 'load' 'weight0_load_4' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln31_42 = bitcast i32 %weight0_load_5" [cnn_ip/src/cnn.c:31]   --->   Operation 308 'bitcast' 'bitcast_ln31_42' <Predicate = (!icmp_ln31 & !tmp_6)> <Delay = 0.00>
ST_9 : Operation 309 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln57, i32 %bitcast_ln31_45" [cnn_ip/src/cnn.c:57]   --->   Operation 309 'fmul' 'mul' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 310 [2/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln57_1, i32 %bitcast_ln31_44" [cnn_ip/src/cnn.c:57]   --->   Operation 310 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 311 [3/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln57_2, i32 %bitcast_ln31_43" [cnn_ip/src/cnn.c:57]   --->   Operation 311 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln57_3 = bitcast i32 %x_load_44" [cnn_ip/src/cnn.c:57]   --->   Operation 312 'bitcast' 'bitcast_ln57_3' <Predicate = (!icmp_ln31 & !tmp_6)> <Delay = 0.00>
ST_9 : Operation 313 [4/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln57_3, i32 %bitcast_ln31_42" [cnn_ip/src/cnn.c:57]   --->   Operation 313 'fmul' 'mul_0_1' <Predicate = (!icmp_ln31 & !tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 314 [1/2] (3.25ns)   --->   "%x_load_46 = load i10 %x_addr_46" [cnn_ip/src/cnn.c:57]   --->   Operation 314 'load' 'x_load_46' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln57_32 = zext i10 %add_ln54_6" [cnn_ip/src/cnn.c:57]   --->   Operation 315 'zext' 'zext_ln57_32' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%x_addr_47 = getelementptr i32 %x, i64 0, i64 %zext_ln57_32" [cnn_ip/src/cnn.c:57]   --->   Operation 316 'getelementptr' 'x_addr_47' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_9 : Operation 317 [2/2] (3.25ns)   --->   "%x_load_47 = load i10 %x_addr_47" [cnn_ip/src/cnn.c:57]   --->   Operation 317 'load' 'x_load_47' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 318 [1/1] (0.98ns)   --->   "%select_ln31_30 = select i1 %icmp_ln33, i3 %add_ln31, i3 %och_2" [cnn_ip/src/cnn.c:31]   --->   Operation 318 'select' 'select_ln31_30' <Predicate = (!icmp_ln31)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln31_37 = bitcast i32 %weight0_load" [cnn_ip/src/cnn.c:31]   --->   Operation 319 'bitcast' 'bitcast_ln31_37' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (1.82ns)   --->   "%add_ln31_23 = add i6 %select_ln31_32, i6 1" [cnn_ip/src/cnn.c:31]   --->   Operation 320 'add' 'add_ln31_23' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln31_40 = zext i6 %add_ln31_23" [cnn_ip/src/cnn.c:31]   --->   Operation 321 'zext' 'zext_ln31_40' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%weight0_addr_2 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_40" [cnn_ip/src/cnn.c:57]   --->   Operation 322 'getelementptr' 'weight0_addr_2' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_10 : Operation 323 [2/2] (3.25ns)   --->   "%weight0_load_2 = load i6 %weight0_addr_2" [cnn_ip/src/cnn.c:31]   --->   Operation 323 'load' 'weight0_load_2' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 324 [1/2] (3.25ns)   --->   "%weight0_load_3 = load i6 %weight0_addr_3" [cnn_ip/src/cnn.c:31]   --->   Operation 324 'load' 'weight0_load_3' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 325 [1/1] (1.21ns)   --->   "%select_ln33_26 = select i1 %and_ln31_2, i5 %p_dup7, i5 %select_ln31" [cnn_ip/src/cnn.c:33]   --->   Operation 325 'select' 'select_ln33_26' <Predicate = (!icmp_ln31)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 326 [5/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 326 'fadd' 'sum_9' <Predicate = (!icmp_ln31)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 327 [1/4] (5.70ns)   --->   "%mul_0_0_1 = fmul i32 %bitcast_ln57_1, i32 %bitcast_ln31_44" [cnn_ip/src/cnn.c:57]   --->   Operation 327 'fmul' 'mul_0_0_1' <Predicate = (!icmp_ln31 & !select_ln33_25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 328 [1/1] (1.36ns)   --->   "%icmp_ln49 = icmp_ugt  i5 %add_ln46_2, i5 27" [cnn_ip/src/cnn.c:49]   --->   Operation 328 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln31)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 329 [2/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln57_2, i32 %bitcast_ln31_43" [cnn_ip/src/cnn.c:57]   --->   Operation 329 'fmul' 'mul_0_0_2' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 330 [3/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln57_3, i32 %bitcast_ln31_42" [cnn_ip/src/cnn.c:57]   --->   Operation 330 'fmul' 'mul_0_1' <Predicate = (!icmp_ln31 & !tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln57_4 = bitcast i32 %x_load_45" [cnn_ip/src/cnn.c:57]   --->   Operation 331 'bitcast' 'bitcast_ln57_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 332 [4/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln57_4, i32 %bitcast_ln31_37" [cnn_ip/src/cnn.c:57]   --->   Operation 332 'fmul' 'mul_0_1_1' <Predicate = (!icmp_ln31)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 333 [1/2] (3.25ns)   --->   "%x_load_47 = load i10 %x_addr_47" [cnn_ip/src/cnn.c:57]   --->   Operation 333 'load' 'x_load_47' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln57_33 = zext i10 %add_ln54_7" [cnn_ip/src/cnn.c:57]   --->   Operation 334 'zext' 'zext_ln57_33' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%x_addr_48 = getelementptr i32 %x, i64 0, i64 %zext_ln57_33" [cnn_ip/src/cnn.c:57]   --->   Operation 335 'getelementptr' 'x_addr_48' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 0.00>
ST_10 : Operation 336 [2/2] (3.25ns)   --->   "%x_load_48 = load i10 %x_addr_48" [cnn_ip/src/cnn.c:57]   --->   Operation 336 'load' 'x_load_48' <Predicate = (!icmp_ln31 & !select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_10 : Operation 337 [1/1] (1.73ns)   --->   "%add_ln33 = add i10 %indvar_flatten_load, i10 1" [cnn_ip/src/cnn.c:33]   --->   Operation 337 'add' 'add_ln33' <Predicate = (!icmp_ln31 & !icmp_ln33)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 338 [1/1] (0.68ns)   --->   "%select_ln33_27 = select i1 %icmp_ln33, i10 1, i10 %add_ln33" [cnn_ip/src/cnn.c:33]   --->   Operation 338 'select' 'select_ln33_27' <Predicate = (!icmp_ln31)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 339 [1/1] (1.58ns)   --->   "%store_ln35 = store i3 %select_ln31_30, i3 %och" [cnn_ip/src/cnn.c:35]   --->   Operation 339 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_10 : Operation 340 [1/1] (1.58ns)   --->   "%store_ln35 = store i10 %select_ln33_27, i10 %indvar_flatten" [cnn_ip/src/cnn.c:35]   --->   Operation 340 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_10 : Operation 341 [1/1] (1.58ns)   --->   "%store_ln35 = store i5 %select_ln33_26, i5 %h" [cnn_ip/src/cnn.c:35]   --->   Operation 341 'store' 'store_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 342 [1/1] (1.82ns)   --->   "%add_ln31_22 = add i6 %select_ln31_32, i6 2" [cnn_ip/src/cnn.c:31]   --->   Operation 342 'add' 'add_ln31_22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln31_39 = zext i6 %add_ln31_22" [cnn_ip/src/cnn.c:31]   --->   Operation 343 'zext' 'zext_ln31_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%weight0_addr_1 = getelementptr i32 %weight0, i64 0, i64 %zext_ln31_39" [cnn_ip/src/cnn.c:57]   --->   Operation 344 'getelementptr' 'weight0_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 345 [2/2] (3.25ns)   --->   "%weight0_load_1 = load i6 %weight0_addr_1" [cnn_ip/src/cnn.c:31]   --->   Operation 345 'load' 'weight0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 346 [1/2] (3.25ns)   --->   "%weight0_load_2 = load i6 %weight0_addr_2" [cnn_ip/src/cnn.c:31]   --->   Operation 346 'load' 'weight0_load_2' <Predicate = (!select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln31_41 = bitcast i32 %weight0_load_4" [cnn_ip/src/cnn.c:31]   --->   Operation 347 'bitcast' 'bitcast_ln31_41' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 348 [4/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 348 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 349 [1/4] (5.70ns)   --->   "%mul_0_0_2 = fmul i32 %bitcast_ln57_2, i32 %bitcast_ln31_43" [cnn_ip/src/cnn.c:57]   --->   Operation 349 'fmul' 'mul_0_0_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 350 [2/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln57_3, i32 %bitcast_ln31_42" [cnn_ip/src/cnn.c:57]   --->   Operation 350 'fmul' 'mul_0_1' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 351 [3/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln57_4, i32 %bitcast_ln31_37" [cnn_ip/src/cnn.c:57]   --->   Operation 351 'fmul' 'mul_0_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln57_5 = bitcast i32 %x_load_46" [cnn_ip/src/cnn.c:57]   --->   Operation 352 'bitcast' 'bitcast_ln57_5' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_11 : Operation 353 [4/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln57_5, i32 %bitcast_ln31_41" [cnn_ip/src/cnn.c:57]   --->   Operation 353 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 354 [1/2] (3.25ns)   --->   "%x_load_48 = load i10 %x_addr_48" [cnn_ip/src/cnn.c:57]   --->   Operation 354 'load' 'x_load_48' <Predicate = (!select_ln33_23)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln57_34 = zext i10 %add_ln54_8" [cnn_ip/src/cnn.c:57]   --->   Operation 355 'zext' 'zext_ln57_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%x_addr_49 = getelementptr i32 %x, i64 0, i64 %zext_ln57_34" [cnn_ip/src/cnn.c:57]   --->   Operation 356 'getelementptr' 'x_addr_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 357 [2/2] (3.25ns)   --->   "%x_load_49 = load i10 %x_addr_49" [cnn_ip/src/cnn.c:57]   --->   Operation 357 'load' 'x_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 358 [1/2] (3.25ns)   --->   "%weight0_load_1 = load i6 %weight0_addr_1" [cnn_ip/src/cnn.c:31]   --->   Operation 358 'load' 'weight0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%bitcast_ln31_40 = bitcast i32 %weight0_load_3" [cnn_ip/src/cnn.c:31]   --->   Operation 359 'bitcast' 'bitcast_ln31_40' <Predicate = (!select_ln33_23)> <Delay = 0.00>
ST_12 : Operation 360 [3/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 360 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 361 [1/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %bitcast_ln57_3, i32 %bitcast_ln31_42" [cnn_ip/src/cnn.c:57]   --->   Operation 361 'fmul' 'mul_0_1' <Predicate = (!tmp_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 362 [2/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln57_4, i32 %bitcast_ln31_37" [cnn_ip/src/cnn.c:57]   --->   Operation 362 'fmul' 'mul_0_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 363 [3/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln57_5, i32 %bitcast_ln31_41" [cnn_ip/src/cnn.c:57]   --->   Operation 363 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%bitcast_ln57_6 = bitcast i32 %x_load_47" [cnn_ip/src/cnn.c:57]   --->   Operation 364 'bitcast' 'bitcast_ln57_6' <Predicate = (!select_ln33_23)> <Delay = 0.00>
ST_12 : Operation 365 [4/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln57_6, i32 %bitcast_ln31_40" [cnn_ip/src/cnn.c:57]   --->   Operation 365 'fmul' 'mul_0_2' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [1/2] (3.25ns)   --->   "%x_load_49 = load i10 %x_addr_49" [cnn_ip/src/cnn.c:57]   --->   Operation 366 'load' 'x_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 784> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 367 [1/1] (0.00ns)   --->   "%bitcast_ln31_39 = bitcast i32 %weight0_load_2" [cnn_ip/src/cnn.c:31]   --->   Operation 367 'bitcast' 'bitcast_ln31_39' <Predicate = (!select_ln33_23)> <Delay = 0.00>
ST_13 : Operation 368 [2/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 368 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 369 [1/4] (5.70ns)   --->   "%mul_0_1_1 = fmul i32 %bitcast_ln57_4, i32 %bitcast_ln31_37" [cnn_ip/src/cnn.c:57]   --->   Operation 369 'fmul' 'mul_0_1_1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 370 [2/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln57_5, i32 %bitcast_ln31_41" [cnn_ip/src/cnn.c:57]   --->   Operation 370 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 371 [3/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln57_6, i32 %bitcast_ln31_40" [cnn_ip/src/cnn.c:57]   --->   Operation 371 'fmul' 'mul_0_2' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln57_7 = bitcast i32 %x_load_48" [cnn_ip/src/cnn.c:57]   --->   Operation 372 'bitcast' 'bitcast_ln57_7' <Predicate = (!select_ln33_23)> <Delay = 0.00>
ST_13 : Operation 373 [4/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln57_7, i32 %bitcast_ln31_39" [cnn_ip/src/cnn.c:57]   --->   Operation 373 'fmul' 'mul_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%bitcast_ln31_38 = bitcast i32 %weight0_load_1" [cnn_ip/src/cnn.c:31]   --->   Operation 374 'bitcast' 'bitcast_ln31_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 375 [1/5] (7.25ns)   --->   "%sum_9 = fadd i32 %mul, i32 0" [cnn_ip/src/cnn.c:57]   --->   Operation 375 'fadd' 'sum_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 376 [1/4] (5.70ns)   --->   "%mul_0_1_2 = fmul i32 %bitcast_ln57_5, i32 %bitcast_ln31_41" [cnn_ip/src/cnn.c:57]   --->   Operation 376 'fmul' 'mul_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 377 [2/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln57_6, i32 %bitcast_ln31_40" [cnn_ip/src/cnn.c:57]   --->   Operation 377 'fmul' 'mul_0_2' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 378 [3/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln57_7, i32 %bitcast_ln31_39" [cnn_ip/src/cnn.c:57]   --->   Operation 378 'fmul' 'mul_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%bitcast_ln57_8 = bitcast i32 %x_load_49" [cnn_ip/src/cnn.c:57]   --->   Operation 379 'bitcast' 'bitcast_ln57_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 380 [4/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln57_8, i32 %bitcast_ln31_38" [cnn_ip/src/cnn.c:57]   --->   Operation 380 'fmul' 'mul_0_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%select_ln31_35 = select i1 %icmp_ln33, i6 32, i6 %empty_167" [cnn_ip/src/cnn.c:31]   --->   Operation 381 'select' 'select_ln31_35' <Predicate = (!and_ln31_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%select_ln33_20 = select i1 %and_ln31_2, i6 %p_mid111, i6 %select_ln31_35" [cnn_ip/src/cnn.c:33]   --->   Operation 382 'select' 'select_ln33_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i6 %add_ln46, i6 %select_ln33_20" [cnn_ip/src/cnn.c:49]   --->   Operation 383 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %or_ln49, i32 5" [cnn_ip/src/cnn.c:49]   --->   Operation 384 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %tmp_5, i32 0, i32 %sum_9" [cnn_ip/src/cnn.c:49]   --->   Operation 385 'select' 'select_ln49' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 386 [1/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %bitcast_ln57_6, i32 %bitcast_ln31_40" [cnn_ip/src/cnn.c:57]   --->   Operation 386 'fmul' 'mul_0_2' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 387 [2/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln57_7, i32 %bitcast_ln31_39" [cnn_ip/src/cnn.c:57]   --->   Operation 387 'fmul' 'mul_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 388 [3/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln57_8, i32 %bitcast_ln31_38" [cnn_ip/src/cnn.c:57]   --->   Operation 388 'fmul' 'mul_0_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 389 [5/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 389 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln33_25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 390 [1/4] (5.70ns)   --->   "%mul_0_2_1 = fmul i32 %bitcast_ln57_7, i32 %bitcast_ln31_39" [cnn_ip/src/cnn.c:57]   --->   Operation 390 'fmul' 'mul_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 391 [2/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln57_8, i32 %bitcast_ln31_38" [cnn_ip/src/cnn.c:57]   --->   Operation 391 'fmul' 'mul_0_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 392 [4/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 392 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln33_25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 393 [1/4] (5.70ns)   --->   "%mul_0_2_2 = fmul i32 %bitcast_ln57_8, i32 %bitcast_ln31_38" [cnn_ip/src/cnn.c:57]   --->   Operation 393 'fmul' 'mul_0_2_2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 394 [3/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 394 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln33_25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 395 [2/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 395 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln33_25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 396 [1/5] (7.25ns)   --->   "%sum_9_0_0_1 = fadd i32 %select_ln49, i32 %mul_0_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 396 'fadd' 'sum_9_0_0_1' <Predicate = (!select_ln33_25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 0.69>
ST_21 : Operation 397 [1/1] (0.69ns)   --->   "%select_ln49_28 = select i1 %select_ln33_25, i32 %select_ln49, i32 %sum_9_0_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 397 'select' 'select_ln49_28' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 398 [5/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln49_28, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 398 'fadd' 'sum_9_0_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 399 [4/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln49_28, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 399 'fadd' 'sum_9_0_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 400 [3/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln49_28, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 400 'fadd' 'sum_9_0_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 401 [2/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln49_28, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 401 'fadd' 'sum_9_0_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 402 [1/5] (7.25ns)   --->   "%sum_9_0_0_2 = fadd i32 %select_ln49_28, i32 %mul_0_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 402 'fadd' 'sum_9_0_0_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 0.97>
ST_27 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_29)   --->   "%or_ln49_4 = or i1 %select_ln33_25, i1 %icmp_ln49" [cnn_ip/src/cnn.c:49]   --->   Operation 403 'or' 'or_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 404 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln49_29 = select i1 %or_ln49_4, i32 %select_ln49_28, i32 %sum_9_0_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 404 'select' 'select_ln49_29' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 405 [5/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln49_29, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 405 'fadd' 'sum_9_0_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 406 [4/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln49_29, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 406 'fadd' 'sum_9_0_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 407 [3/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln49_29, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 407 'fadd' 'sum_9_0_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 408 [2/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln49_29, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 408 'fadd' 'sum_9_0_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 409 [1/5] (7.25ns)   --->   "%sum_9_0_1 = fadd i32 %select_ln49_29, i32 %mul_0_1" [cnn_ip/src/cnn.c:57]   --->   Operation 409 'fadd' 'sum_9_0_1' <Predicate = (!tmp_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 0.69>
ST_33 : Operation 410 [1/1] (0.69ns)   --->   "%select_ln49_30 = select i1 %tmp_6, i32 %select_ln49_29, i32 %sum_9_0_1" [cnn_ip/src/cnn.c:49]   --->   Operation 410 'select' 'select_ln49_30' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 411 [5/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln49_30, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 411 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 412 [4/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln49_30, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 412 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 413 [3/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln49_30, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 413 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 414 [2/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln49_30, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 414 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 415 [1/5] (7.25ns)   --->   "%sum_9_0_1_1 = fadd i32 %select_ln49_30, i32 %mul_0_1_1" [cnn_ip/src/cnn.c:57]   --->   Operation 415 'fadd' 'sum_9_0_1_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 416 [5/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 416 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 417 [4/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 417 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 418 [3/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 418 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 419 [2/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 419 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 420 [1/5] (7.25ns)   --->   "%sum_9_0_1_2 = fadd i32 %sum_9_0_1_1, i32 %mul_0_1_2" [cnn_ip/src/cnn.c:57]   --->   Operation 420 'fadd' 'sum_9_0_1_2' <Predicate = (!icmp_ln49)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 0.69>
ST_44 : Operation 421 [1/1] (0.69ns)   --->   "%select_ln49_31 = select i1 %icmp_ln49, i32 %sum_9_0_1_1, i32 %sum_9_0_1_2" [cnn_ip/src/cnn.c:49]   --->   Operation 421 'select' 'select_ln49_31' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 422 [5/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln49_31, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 422 'fadd' 'sum_9_0_2' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 423 [4/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln49_31, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 423 'fadd' 'sum_9_0_2' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 424 [3/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln49_31, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 424 'fadd' 'sum_9_0_2' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 425 [2/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln49_31, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 425 'fadd' 'sum_9_0_2' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 426 [1/5] (7.25ns)   --->   "%sum_9_0_2 = fadd i32 %select_ln49_31, i32 %mul_0_2" [cnn_ip/src/cnn.c:57]   --->   Operation 426 'fadd' 'sum_9_0_2' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 0.97>
ST_50 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_32)   --->   "%or_ln49_5 = or i1 %tmp_6, i1 %select_ln33_23" [cnn_ip/src/cnn.c:49]   --->   Operation 427 'or' 'or_ln49_5' <Predicate = (!select_ln33_23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 428 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln49_32 = select i1 %or_ln49_5, i32 %select_ln49_31, i32 %sum_9_0_2" [cnn_ip/src/cnn.c:49]   --->   Operation 428 'select' 'select_ln49_32' <Predicate = (!select_ln33_23)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 429 [5/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln49_32, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 429 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 430 [4/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln49_32, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 430 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 431 [3/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln49_32, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 431 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 432 [2/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln49_32, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 432 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 433 [1/5] (7.25ns)   --->   "%sum_9_0_2_1 = fadd i32 %select_ln49_32, i32 %mul_0_2_1" [cnn_ip/src/cnn.c:57]   --->   Operation 433 'fadd' 'sum_9_0_2_1' <Predicate = (!select_ln33_23)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.32>
ST_56 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln31_37 = zext i3 %select_ln31_30" [cnn_ip/src/cnn.c:31]   --->   Operation 434 'zext' 'zext_ln31_37' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 435 [1/1] (0.00ns)   --->   "%bias0_addr = getelementptr i32 %bias0, i64 0, i64 %zext_ln31_37" [cnn_ip/src/cnn.c:31]   --->   Operation 435 'getelementptr' 'bias0_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 436 [2/2] (2.32ns)   --->   "%bias0_load = load i2 %bias0_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 436 'load' 'bias0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_56 : Operation 437 [1/1] (0.69ns)   --->   "%sum_3_0_2_1 = select i1 %select_ln33_23, i32 %select_ln49_31, i32 %sum_9_0_2_1" [cnn_ip/src/cnn.c:33]   --->   Operation 437 'select' 'sum_3_0_2_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 438 [1/2] (2.32ns)   --->   "%bias0_load = load i2 %bias0_addr" [cnn_ip/src/cnn.c:31]   --->   Operation 438 'load' 'bias0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_57 : Operation 439 [5/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 439 'fadd' 'sum_9_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 440 [4/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 440 'fadd' 'sum_9_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 441 [3/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 441 'fadd' 'sum_9_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 462 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [cnn_ip/src/cnn.c:69]   --->   Operation 462 'ret' 'ret_ln69' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 442 [2/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 442 'fadd' 'sum_9_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 443 [1/5] (7.25ns)   --->   "%sum_9_0_2_2 = fadd i32 %sum_3_0_2_1, i32 %mul_0_2_2" [cnn_ip/src/cnn.c:57]   --->   Operation 443 'fadd' 'sum_9_0_2_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 0.97>
ST_62 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_33)   --->   "%or_ln49_6 = or i1 %select_ln33_23, i1 %icmp_ln49" [cnn_ip/src/cnn.c:49]   --->   Operation 444 'or' 'or_ln49_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 445 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln49_33 = select i1 %or_ln49_6, i32 %sum_3_0_2_1, i32 %sum_9_0_2_2" [cnn_ip/src/cnn.c:49]   --->   Operation 445 'select' 'select_ln49_33' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 446 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %bias0_load" [cnn_ip/src/cnn.c:31]   --->   Operation 446 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 447 [5/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_33, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 447 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 448 [4/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_33, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 448 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 449 [3/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_33, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 449 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 450 [2/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_33, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 450 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 451 [1/5] (7.25ns)   --->   "%sum = fadd i32 %select_ln49_33, i32 %bitcast_ln31" [cnn_ip/src/cnn.c:63]   --->   Operation 451 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.25>
ST_68 : Operation 452 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_1_VITIS_LOOP_33_2_VITIS_LOOP_35_3_str"   --->   Operation 452 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 453 [1/1] (0.00ns)   --->   "%empty_173 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3136, i64 3136, i64 3136"   --->   Operation 453 'speclooptripcount' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 454 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 454 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 455 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_2_VITIS_LOOP_35_3_str"   --->   Operation 455 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 456 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 456 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 457 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [cnn_ip/src/cnn.c:35]   --->   Operation 457 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i12 %add_ln65" [cnn_ip/src/cnn.c:65]   --->   Operation 458 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 459 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln65" [cnn_ip/src/cnn.c:65]   --->   Operation 459 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 460 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %sum, i12 %y_addr" [cnn_ip/src/cnn.c:65]   --->   Operation 460 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3136> <RAM>
ST_68 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln35 = br void %VITIS_LOOP_39_4" [cnn_ip/src/cnn.c:35]   --->   Operation 461 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten134') [9]  (0 ns)
	'store' operation ('store_ln31', cnn_ip/src/cnn.c:31) of constant 0 on local variable 'indvar_flatten134' [16]  (1.59 ns)

 <State 2>: 7.18ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', cnn_ip/src/cnn.c:33) on local variable 'indvar_flatten' [80]  (0 ns)
	'icmp' operation ('icmp_ln33', cnn_ip/src/cnn.c:33) [84]  (1.77 ns)
	'select' operation ('select_ln31', cnn_ip/src/cnn.c:31) [85]  (1.22 ns)
	'add' operation ('p_dup7', cnn_ip/src/cnn.c:31) [176]  (1.78 ns)
	'sub' operation ('p_mid117', cnn_ip/src/cnn.c:31) [200]  (1.73 ns)
	'select' operation ('select_ln33_22', cnn_ip/src/cnn.c:33) [201]  (0.687 ns)

 <State 3>: 6.88ns
The critical path consists of the following:
	'sub' operation ('empty_154') [33]  (1.87 ns)
	'add' operation ('empty_164', cnn_ip/src/cnn.c:33) [51]  (1.92 ns)
	'sub' operation ('empty_166', cnn_ip/src/cnn.c:33) [56]  (1.55 ns)
	'select' operation ('select_ln31_34', cnn_ip/src/cnn.c:31) [165]  (0 ns)
	'select' operation ('select_ln33_19', cnn_ip/src/cnn.c:33) [188]  (0 ns)
	'add' operation ('add_ln65', cnn_ip/src/cnn.c:65) [301]  (1.55 ns)

 <State 4>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln31_26', cnn_ip/src/cnn.c:31) [151]  (1.83 ns)
	'getelementptr' operation ('weight0_addr_7', cnn_ip/src/cnn.c:57) [153]  (0 ns)
	'load' operation ('weight0_load_7', cnn_ip/src/cnn.c:31) on array 'weight0' [154]  (3.25 ns)

 <State 5>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln31_25', cnn_ip/src/cnn.c:31) [146]  (1.83 ns)
	'getelementptr' operation ('weight0_addr_6', cnn_ip/src/cnn.c:57) [148]  (0 ns)
	'load' operation ('weight0_load_6', cnn_ip/src/cnn.c:31) on array 'weight0' [149]  (3.25 ns)

 <State 6>: 6.77ns
The critical path consists of the following:
	'add' operation ('add_ln46_2', cnn_ip/src/cnn.c:46) [238]  (1.78 ns)
	'add' operation ('add_ln54_2', cnn_ip/src/cnn.c:54) [242]  (1.73 ns)
	'getelementptr' operation ('x_addr_43', cnn_ip/src/cnn.c:57) [244]  (0 ns)
	'load' operation ('x_load_43', cnn_ip/src/cnn.c:57) on array 'x' [245]  (3.25 ns)

 <State 7>: 5.93ns
The critical path consists of the following:
	'add' operation ('empty_171') [67]  (1.78 ns)
	'sub' operation ('empty_172') [72]  (1.73 ns)
	'select' operation ('select_ln31_38', cnn_ip/src/cnn.c:31) [171]  (0 ns)
	'select' operation ('select_ln33_24', cnn_ip/src/cnn.c:33) [209]  (0.687 ns)
	'add' operation ('add_ln54_6', cnn_ip/src/cnn.c:54) [275]  (1.73 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnn_ip/src/cnn.c:57) [227]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', cnn_ip/src/cnn.c:57) [227]  (5.7 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnn_ip/src/cnn.c:57) [228]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnn_ip/src/cnn.c:57) [228]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnn_ip/src/cnn.c:57) [228]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnn_ip/src/cnn.c:57) [228]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9', cnn_ip/src/cnn.c:57) [228]  (7.26 ns)

 <State 15>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_0_2', cnn_ip/src/cnn.c:57) [280]  (5.7 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnn_ip/src/cnn.c:57) [236]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnn_ip/src/cnn.c:57) [236]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnn_ip/src/cnn.c:57) [236]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnn_ip/src/cnn.c:57) [236]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_1', cnn_ip/src/cnn.c:57) [236]  (7.26 ns)

 <State 21>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_28', cnn_ip/src/cnn.c:49) [237]  (0.698 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnn_ip/src/cnn.c:57) [248]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnn_ip/src/cnn.c:57) [248]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnn_ip/src/cnn.c:57) [248]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnn_ip/src/cnn.c:57) [248]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_0_2', cnn_ip/src/cnn.c:57) [248]  (7.26 ns)

 <State 27>: 0.978ns
The critical path consists of the following:
	'or' operation ('or_ln49_4', cnn_ip/src/cnn.c:49) [241]  (0 ns)
	'select' operation ('select_ln49_29', cnn_ip/src/cnn.c:49) [249]  (0.978 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnn_ip/src/cnn.c:57) [257]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnn_ip/src/cnn.c:57) [257]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnn_ip/src/cnn.c:57) [257]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnn_ip/src/cnn.c:57) [257]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1', cnn_ip/src/cnn.c:57) [257]  (7.26 ns)

 <State 33>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_30', cnn_ip/src/cnn.c:49) [258]  (0.698 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnn_ip/src/cnn.c:57) [265]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnn_ip/src/cnn.c:57) [265]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnn_ip/src/cnn.c:57) [265]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnn_ip/src/cnn.c:57) [265]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_1', cnn_ip/src/cnn.c:57) [265]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnn_ip/src/cnn.c:57) [272]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnn_ip/src/cnn.c:57) [272]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnn_ip/src/cnn.c:57) [272]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnn_ip/src/cnn.c:57) [272]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_1_2', cnn_ip/src/cnn.c:57) [272]  (7.26 ns)

 <State 44>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln49_31', cnn_ip/src/cnn.c:49) [273]  (0.698 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnn_ip/src/cnn.c:57) [281]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnn_ip/src/cnn.c:57) [281]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnn_ip/src/cnn.c:57) [281]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnn_ip/src/cnn.c:57) [281]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2', cnn_ip/src/cnn.c:57) [281]  (7.26 ns)

 <State 50>: 0.978ns
The critical path consists of the following:
	'or' operation ('or_ln49_5', cnn_ip/src/cnn.c:49) [274]  (0 ns)
	'select' operation ('select_ln49_32', cnn_ip/src/cnn.c:49) [282]  (0.978 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnn_ip/src/cnn.c:57) [289]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnn_ip/src/cnn.c:57) [289]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnn_ip/src/cnn.c:57) [289]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnn_ip/src/cnn.c:57) [289]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_1', cnn_ip/src/cnn.c:57) [289]  (7.26 ns)

 <State 56>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('bias0_addr', cnn_ip/src/cnn.c:31) [97]  (0 ns)
	'load' operation ('bias0_load', cnn_ip/src/cnn.c:31) on array 'bias0' [98]  (2.32 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnn_ip/src/cnn.c:57) [298]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnn_ip/src/cnn.c:57) [298]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnn_ip/src/cnn.c:57) [298]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnn_ip/src/cnn.c:57) [298]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_9_0_2_2', cnn_ip/src/cnn.c:57) [298]  (7.26 ns)

 <State 62>: 0.978ns
The critical path consists of the following:
	'or' operation ('or_ln49_6', cnn_ip/src/cnn.c:49) [291]  (0 ns)
	'select' operation ('select_ln49_33', cnn_ip/src/cnn.c:49) [299]  (0.978 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [300]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [300]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [300]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [300]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', cnn_ip/src/cnn.c:63) [300]  (7.26 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('y_addr', cnn_ip/src/cnn.c:65) [303]  (0 ns)
	'store' operation ('store_ln65', cnn_ip/src/cnn.c:65) of variable 'sum', cnn_ip/src/cnn.c:63 on array 'y' [304]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
