// Generated by CIRCT firtool-1.114.1

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module RegisterFile(	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
  input         clock,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
                reset,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
  output [31:0] io_readData1,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_readData2,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
  input         io_writeEnable,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
  input  [31:0] io_writeData,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
  input  [4:0]  io_writeAddress,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_readAddress1,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_readAddress2,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
  output [31:0] io_registers_1,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_2,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_3,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_4,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_5,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_6,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_7,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_8,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_9,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_10,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_11,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_12,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_13,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_14,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_15,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_16,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_17,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_18,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_19,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_20,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_21,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_22,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_23,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_24,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_25,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_26,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_27,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_28,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_29,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_30,	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
                io_registers_31	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:19:16
);

  reg  [31:0]       registers_1;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_2;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_3;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_4;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_5;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_6;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_7;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_8;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_9;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_10;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_11;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_12;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_13;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_14;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_15;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_16;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_17;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_18;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_19;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_20;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_21;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_22;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_23;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_24;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_25;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_26;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_27;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_28;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_29;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_30;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  reg  [31:0]       registers_31;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
  wire [31:0][31:0] _GEN =
    {{registers_31},
     {registers_30},
     {registers_29},
     {registers_28},
     {registers_27},
     {registers_26},
     {registers_25},
     {registers_24},
     {registers_23},
     {registers_22},
     {registers_21},
     {registers_20},
     {registers_19},
     {registers_18},
     {registers_17},
     {registers_16},
     {registers_15},
     {registers_14},
     {registers_13},
     {registers_12},
     {registers_11},
     {registers_10},
     {registers_9},
     {registers_8},
     {registers_7},
     {registers_6},
     {registers_5},
     {registers_4},
     {registers_3},
     {registers_2},
     {registers_1},
     {32'h0}};	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28, :33:24
  always @(posedge clock) begin	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
    if (reset) begin	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
      registers_1 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_2 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_3 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_4 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_5 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_6 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_7 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_8 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_9 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_10 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_11 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_12 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_13 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_14 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_15 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_16 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_17 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_18 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_19 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_20 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_21 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_22 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_23 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_24 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_25 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_26 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_27 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_28 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_29 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_30 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      registers_31 <= 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
    end
    else begin	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
      automatic logic _GEN_0 = io_writeEnable & (|io_writeAddress);	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:36:{25,44}
      if (_GEN_0 & io_writeAddress == 5'h1)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_1 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h2)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_2 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h3)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_3 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h4)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_4 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h5)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_5 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h6)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_6 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h7)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_7 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h8)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_8 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h9)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_9 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'hA)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_10 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'hB)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_11 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'hC)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_12 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'hD)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_13 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'hE)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_14 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'hF)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_15 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h10)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_16 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h11)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_17 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h12)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_18 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h13)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_19 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h14)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_20 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h15)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_21 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h16)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_22 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h17)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_23 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h18)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_24 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h19)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_25 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h1A)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_26 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h1B)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_27 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h1C)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_28 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h1D)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_29 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & io_writeAddress == 5'h1E)	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28, :36:{25,49}, :37:36
        registers_30 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
      if (_GEN_0 & (&io_writeAddress))	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28, :36:{25,49}, :37:36
        registers_31 <= io_writeData;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:31:28
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
        end	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
        registers_1 = _RANDOM[5'h1];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_2 = _RANDOM[5'h2];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_3 = _RANDOM[5'h3];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_4 = _RANDOM[5'h4];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_5 = _RANDOM[5'h5];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_6 = _RANDOM[5'h6];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_7 = _RANDOM[5'h7];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_8 = _RANDOM[5'h8];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_9 = _RANDOM[5'h9];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_10 = _RANDOM[5'hA];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_11 = _RANDOM[5'hB];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_12 = _RANDOM[5'hC];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_13 = _RANDOM[5'hD];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_14 = _RANDOM[5'hE];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_15 = _RANDOM[5'hF];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_16 = _RANDOM[5'h10];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_17 = _RANDOM[5'h11];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_18 = _RANDOM[5'h12];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_19 = _RANDOM[5'h13];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_20 = _RANDOM[5'h14];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_21 = _RANDOM[5'h15];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_22 = _RANDOM[5'h16];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_23 = _RANDOM[5'h17];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_24 = _RANDOM[5'h18];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_25 = _RANDOM[5'h19];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_26 = _RANDOM[5'h1A];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_27 = _RANDOM[5'h1B];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_28 = _RANDOM[5'h1C];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_29 = _RANDOM[5'h1D];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_30 = _RANDOM[5'h1E];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
        registers_31 = _RANDOM[5'h1F];	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_readData1 = (|io_readAddress1) ? _GEN[io_readAddress1] : 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :33:{24,41}
  assign io_readData2 = (|io_readAddress2) ? _GEN[io_readAddress2] : 32'h0;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :33:24, :34:{24,41}
  assign io_registers_1 = registers_1;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_2 = registers_2;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_3 = registers_3;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_4 = registers_4;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_5 = registers_5;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_6 = registers_6;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_7 = registers_7;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_8 = registers_8;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_9 = registers_9;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_10 = registers_10;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_11 = registers_11;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_12 = registers_12;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_13 = registers_13;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_14 = registers_14;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_15 = registers_15;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_16 = registers_16;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_17 = registers_17;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_18 = registers_18;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_19 = registers_19;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_20 = registers_20;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_21 = registers_21;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_22 = registers_22;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_23 = registers_23;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_24 = registers_24;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_25 = registers_25;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_26 = registers_26;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_27 = registers_27;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_28 = registers_28;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_29 = registers_29;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_30 = registers_30;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
  assign io_registers_31 = registers_31;	// src/main/scala/top/srcres258/ysyx/npc/RegisterFile.scala:9:7, :31:28
endmodule

