##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Hall
		4.2::Critical Path Report for Clock_Steering
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_Hall(routed):R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock_Hall(routed):F vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (Clock_Hall:R vs. Clock_Hall:R)
		5.4::Critical Path Report for (Clock_Steering:R vs. Clock_Steering:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_Side_Rangefinder_Ext_CP_Clk          | N/A                   | Target: 1.85 MHz   | 
Clock: ADC_Side_Rangefinder_Ext_CP_Clk(routed)  | N/A                   | Target: 1.85 MHz   | 
Clock: ADC_Side_Rangefinder_theACLK             | N/A                   | Target: 0.46 MHz   | 
Clock: Altimeter_Clock                          | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Hall                               | Frequency: 42.40 MHz  | Target: 0.10 MHz   | 
Clock: Clock_Hall(routed)                       | N/A                   | Target: 0.10 MHz   | 
Clock: Clock_Steering                           | Frequency: 40.10 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK                                | Frequency: 27.08 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(routed)                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                                | N/A                   | Target: 24.00 MHz  | 
Clock: Wait_Clock                               | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Hall          Clock_Hall      1e+007           9976417     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Hall(routed)  CyBUS_CLK       41666.7          11411       N/A              N/A         N/A              N/A         41666.7          11411       
Clock_Steering      Clock_Steering  1e+007           9975065     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           CyBUS_CLK       41666.7          4740        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name               Clock to Out  Clock Name:Phase  
----------------------  ------------  ----------------  
Input_LED(0)_PAD        30562         CyBUS_CLK:R       
Steering_Output(0)_PAD  26294         Clock_Steering:R  
drive_output_1(0)_PAD   31810         CyBUS_CLK:R       
drive_output_1(0)_PAD   30281         Clock_Hall:R      
drive_output_2(0)_PAD   31819         CyBUS_CLK:R       
drive_output_2(0)_PAD   30290         Clock_Hall:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Hall
****************************************
Clock: Clock_Hall
Frequency: 42.40 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976417p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -5090
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18493
-------------------------------------   ----- 
End-of-path arrival time (ps)           18493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3503   8783  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   9710  18493  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  18493  9976417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_Steering
********************************************
Clock: Clock_Steering
Frequency: 40.10 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9975065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -5090
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19845
-------------------------------------   ----- 
End-of-path arrival time (ps)           19845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   4855  10135  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  19845  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  19845  9975065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 27.08 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 4740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31827
-------------------------------------   ----- 
End-of-path arrival time (ps)           31827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell17     4301  12241   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell17     3350  15591   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3216  18807   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   9710  28517   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  28517   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2   3310  31827   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3      0  31827   4740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_Hall(routed):R vs. CyBUS_CLK:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 11411p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_Hall(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                -5100
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25156
-------------------------------------   ----- 
End-of-path arrival time (ps)           25156
 
Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0   COMP  RISE       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell12      6016   6016  11411  RISE       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell12      3350   9366  11411  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1    2770  12136  11411  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1    9710  21846  11411  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2       0  21846  11411  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2    3310  25156  11411  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3       0  25156  11411  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock_Hall(routed):F vs. CyBUS_CLK:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 11411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                    -5100
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4994900

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                         25156
-------------------------------------   ------- 
End-of-path arrival time (ps)           5025156
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell12      6016  5006016  11411  FALL       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell12      3350  5009366  11411  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1    2770  5012136  11411  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1    9710  5021846  11411  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2       0  5021846  11411  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2    3310  5025156  11411  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3       0  5025156  11411  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (Clock_Hall:R vs. Clock_Hall:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976417p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -5090
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18493
-------------------------------------   ----- 
End-of-path arrival time (ps)           18493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3503   8783  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   9710  18493  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  18493  9976417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (Clock_Steering:R vs. Clock_Steering:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9975065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -5090
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19845
-------------------------------------   ----- 
End-of-path arrival time (ps)           19845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   4855  10135  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  19845  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  19845  9975065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 4740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31827
-------------------------------------   ----- 
End-of-path arrival time (ps)           31827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell17     4301  12241   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell17     3350  15591   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3216  18807   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   9710  28517   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  28517   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2   3310  31827   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3      0  31827   4740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 4740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31827
-------------------------------------   ----- 
End-of-path arrival time (ps)           31827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell17     4301  12241   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell17     3350  15591   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3216  18807   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   9710  28517   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  28517   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2   3310  31827   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3      0  31827   4740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 8050p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28517
-------------------------------------   ----- 
End-of-path arrival time (ps)           28517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell17     4301  12241   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell17     3350  15591   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3216  18807   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   9710  28517   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  28517   8050  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 8436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28131
-------------------------------------   ----- 
End-of-path arrival time (ps)           28131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                         iocell_ireg     6160   6160   8436  RISE       1
Net_1809/main_0                                                   macrocell2      5816  11976   8436  RISE       1
Net_1809/q                                                        macrocell2      3350  15326   8436  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3095  18421   8436  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   9710  28131   8436  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  28131   8436  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 10397p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19740
-------------------------------------   ----- 
End-of-path arrival time (ps)           19740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell17     4301  12241   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell17     3350  15591   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell3   4149  19740  10397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 11314p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18822
-------------------------------------   ----- 
End-of-path arrival time (ps)           18822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell17     4301  12241   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell17     3350  15591   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell2   3231  18822  11314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 11330p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18807
-------------------------------------   ----- 
End-of-path arrival time (ps)           18807
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell17     4301  12241   4740  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell17     3350  15591   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3216  18807  11330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 11716p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18421
-------------------------------------   ----- 
End-of-path arrival time (ps)           18421
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                         iocell_ireg     6160   6160   8436  RISE       1
Net_1809/main_0                                                   macrocell2      5816  11976   8436  RISE       1
Net_1809/q                                                        macrocell2      3350  15326   8436  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3095  18421  11716  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 11717p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18420
-------------------------------------   ----- 
End-of-path arrival time (ps)           18420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                         iocell_ireg     6160   6160   8436  RISE       1
Net_1809/main_0                                                   macrocell2      5816  11976   8436  RISE       1
Net_1809/q                                                        macrocell2      3350  15326   8436  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   3094  18420  11717  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horizontal_Sync_Line(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 12708p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17429
-------------------------------------   ----- 
End-of-path arrival time (ps)           17429
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horizontal_Sync_Line(0)/clock                               iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horizontal_Sync_Line(0)/fb                                        iocell_ireg     6160   6160   9430  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_enable\/main_3          macrocell27     4670  10830   9430  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_enable\/q               macrocell27     3350  14180   9430  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell7   3249  17429  12708  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horizontal_Sync_Line(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 12710p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17427
-------------------------------------   ----- 
End-of-path arrival time (ps)           17427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horizontal_Sync_Line(0)/clock                               iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horizontal_Sync_Line(0)/fb                                        iocell_ireg     6160   6160   9430  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_enable\/main_3          macrocell27     4670  10830   9430  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_enable\/q               macrocell27     3350  14180   9430  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell6   3247  17427  12710  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 15541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21036
-------------------------------------   ----- 
End-of-path arrival time (ps)           21036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  15541  RISE       1
\Line_Timer:TimerUDB:run_mode\/main_1                     macrocell25     2312   4892  15541  RISE       1
\Line_Timer:TimerUDB:run_mode\/q                          macrocell25     3350   8242  15541  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell4   3084  11326  15541  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell4   9710  21036  15541  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell5      0  21036  15541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 17086p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                   -11530
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4988470

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                         13050
-------------------------------------   ------- 
End-of-path arrival time (ps)           5013050
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell12      6016  5006016  11411  FALL       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell12      3350  5009366  11411  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell3    3685  5013050  17086  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 17986p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                   -11530
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4988470

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                         12150
-------------------------------------   ------- 
End-of-path arrival time (ps)           5012150
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell12      6016  5006016  11411  FALL       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell12      3350  5009366  11411  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell2    2785  5012150  17986  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 18001p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                   -11530
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4988470

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                         12136
-------------------------------------   ------- 
End-of-path arrival time (ps)           5012136
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell12      6016  5006016  11411  FALL       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell12      3350  5009366  11411  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1    2770  5012136  18001  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/f0_load
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 18372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21365
-------------------------------------   ----- 
End-of-path arrival time (ps)           21365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                   iocell_ireg     6160   6160   5554  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/main_0           macrocell14     6187  12347  18372  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/q                macrocell14     3350  15697  18372  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/f0_load  datapathcell3   5667  21365  18372  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_4
Capture Clock  : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 18741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21355
-------------------------------------   ----- 
End-of-path arrival time (ps)           21355
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                        iocell_ireg    6160   6160   5554  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/main_0                macrocell14    6187  12347  18372  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/q                     macrocell14    3350  15697  18372  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_4  statusicell1   5658  21355  18741  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 18821p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11326
-------------------------------------   ----- 
End-of-path arrival time (ps)           11326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  15541  RISE       1
\Line_Timer:TimerUDB:run_mode\/main_1                     macrocell25     2312   4892  15541  RISE       1
\Line_Timer:TimerUDB:run_mode\/q                          macrocell25     3350   8242  15541  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell4   3084  11326  18821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18824p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11322
-------------------------------------   ----- 
End-of-path arrival time (ps)           11322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  15541  RISE       1
\Line_Timer:TimerUDB:run_mode\/main_1                     macrocell25     2312   4892  15541  RISE       1
\Line_Timer:TimerUDB:run_mode\/q                          macrocell25     3350   8242  15541  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell5   3081  11322  18824  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/f0_load
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 20417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19320
-------------------------------------   ----- 
End-of-path arrival time (ps)           19320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                   iocell_ireg     6160   6160   5554  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/main_0           macrocell14     6187  12347  18372  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/q                macrocell14     3350  15697  18372  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/f0_load  datapathcell2   3623  19320  20417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/f0_load
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 20470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19266
-------------------------------------   ----- 
End-of-path arrival time (ps)           19266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                   iocell_ireg     6160   6160   5554  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/main_0           macrocell14     6187  12347  18372  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/q                macrocell14     3350  15697  18372  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/f0_load  datapathcell1   3569  19266  20470  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 22120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17976
-------------------------------------   ----- 
End-of-path arrival time (ps)           17976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0           datapathcell1   3540   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i          datapathcell2      0   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0           datapathcell2   1440   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i          datapathcell3      0   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb      datapathcell3   2960   7940   4740  RISE       1
\Hall_Counter:CounterUDB:status_2\/main_0                 macrocell19     3788  11728  22120  RISE       1
\Hall_Counter:CounterUDB:status_2\/q                      macrocell19     3350  15078  22120  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell1    2899  17976  22120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 22182p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15975
-------------------------------------   ----- 
End-of-path arrival time (ps)           15975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  15541  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell20    3403   5983  22182  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell20    3350   9333  22182  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_3             macrocell23    6642  15975  22182  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell23         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 22268p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7879
-------------------------------------   ---- 
End-of-path arrival time (ps)           7879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4   2320   2320  18988  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0   2320  18988  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2960   5280  18988  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2599   7879  22268  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 22269p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4   2320   2320  18988  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0   2320  18988  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2960   5280  18988  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   2598   7878  22269  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 22629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17468
-------------------------------------   ----- 
End-of-path arrival time (ps)           17468
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cl1           datapathcell1   4900   4900  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cl1i          datapathcell2      0   4900  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cl1           datapathcell2   1530   6430  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cl1i          datapathcell3      0   6430  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cl1_comb      datapathcell3   3070   9500  22629  RISE       1
\Hall_Counter:CounterUDB:status_0\/main_0                 macrocell18     2306  11806  22629  RISE       1
\Hall_Counter:CounterUDB:status_0\/q                      macrocell18     3350  15156  22629  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell1    2312  17468  22629  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 22888p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15268
-------------------------------------   ----- 
End-of-path arrival time (ps)           15268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  15541  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell20    3403   5983  22182  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell20    3350   9333  22182  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_3                macrocell21    5936  15268  22888  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 23390p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18276
-------------------------------------   ----- 
End-of-path arrival time (ps)           18276
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                         iocell_ireg    6160   6160   8436  RISE       1
Net_1809/main_0                                                   macrocell2     5816  11976   8436  RISE       1
Net_1809/q                                                        macrocell2     3350  15326   8436  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell3   2951  18276  23390  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Line_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Line_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 23517p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16579
-------------------------------------   ----- 
End-of-path arrival time (ps)           16579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4   2320   2320  18988  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0   2320  18988  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2960   5280  18988  RISE       1
\Line_Timer:TimerUDB:status_tc\/main_2         macrocell26     4275   9555  23517  RISE       1
\Line_Timer:TimerUDB:status_tc\/q              macrocell26     3350  12905  23517  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    3674  16579  23517  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 23756p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15980
-------------------------------------   ----- 
End-of-path arrival time (ps)           15980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  15541  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell20     3403   5983  22182  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell20     3350   9333  22182  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/f0_load             datapathcell5   6648  15980  23756  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 23914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15822
-------------------------------------   ----- 
End-of-path arrival time (ps)           15822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  15541  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell20     3403   5983  22182  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell20     3350   9333  22182  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/f0_load             datapathcell4   6490  15822  23914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24217p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1535/q                                       macrocell1      1250   1250  20937  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell5   4680   5930  24217  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 24217p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1535/q                                       macrocell1      1250   1250  20937  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4680   5930  24217  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 25635p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14461
-------------------------------------   ----- 
End-of-path arrival time (ps)           14461
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0           datapathcell6   3540   3540  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0i          datapathcell7      0   3540  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb      datapathcell7   2960   6500  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:overflow_status\/main_0          macrocell30     2293   8793  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:overflow_status\/q               macrocell30     3350  12143  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell3    2318  14461  25635  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 25655p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14442
-------------------------------------   ----- 
End-of-path arrival time (ps)           14442
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce1           datapathcell6   3510   3510  25655  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce1i          datapathcell7      0   3510  25655  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce1_comb      datapathcell7   2950   6460  25655  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:status_0\/main_0                 macrocell31     2305   8765  25655  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:status_0\/q                      macrocell31     3350  12115  25655  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell3    2327  14442  25655  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : Net_658/main_0
Capture Clock  : Net_658/clock_0
Path slack     : 25851p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12306
-------------------------------------   ----- 
End-of-path arrival time (ps)           12306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell1   3540   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell2      0   3540   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell2   1440   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell3      0   4980   4740  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell3   2960   7940   4740  RISE       1
Net_658/main_0                                        macrocell11     4366  12306  25851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_658/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 25916p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12240
-------------------------------------   ----- 
End-of-path arrival time (ps)           12240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  15541  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell20    3403   5983  22182  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell20    3350   9333  22182  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_3             macrocell24    2907  12240  25916  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell24         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Hall_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Hall_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 26350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11806
-------------------------------------   ----- 
End-of-path arrival time (ps)           11806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell1   4900   4900  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell2      0   4900  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell2   1530   6430  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell3      0   6430  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell3   3070   9500  22629  RISE       1
\Hall_Counter:CounterUDB:prevCompare\/main_0          macrocell16     2306  11806  26350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:prevCompare\/clock_0               macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \Hall_Counter:CounterUDB:prevCapture\/clock_0
Path slack     : 26730p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11427
-------------------------------------   ----- 
End-of-path arrival time (ps)           11427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                            iocell_ireg   6160   6160   5554  RISE       1
\Hall_Counter:CounterUDB:prevCapture\/main_0  macrocell15   5267  11427  26730  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:prevCapture\/clock_0               macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 26949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11208
-------------------------------------   ----- 
End-of-path arrival time (ps)           11208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT  slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                  iocell_ireg   6160   6160   8436  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_0  macrocell29   5048  11208  26949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell29         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horizontal_Sync_Line(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 27327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10830
-------------------------------------   ----- 
End-of-path arrival time (ps)           10830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horizontal_Sync_Line(0)/clock                               iocell_ireg         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Horizontal_Sync_Line(0)/fb                                  iocell_ireg   6160   6160   9430  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_stored_i\/main_0  macrocell28   4670  10830  27327  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_stored_i\/clock_0  macrocell28         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : Net_1535/main_0
Capture Clock  : Net_1535/clock_0
Path slack     : 28299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9857
-------------------------------------   ---- 
End-of-path arrival time (ps)           9857
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell6   3540   3540  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell7      0   3540  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell7   2960   6500  25635  RISE       1
Net_1535/main_0                                                  macrocell1      3357   9857  28299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 28312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9845
-------------------------------------   ---- 
End-of-path arrival time (ps)           9845
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell6   3540   3540  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell7      0   3540  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell7   2960   6500  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_2        macrocell29     3345   9845  28312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell29         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 29187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10910
-------------------------------------   ----- 
End-of-path arrival time (ps)           10910
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/z0            datapathcell6   2320   2320  29187  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell7      0   2320  29187  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell7   2960   5280  29187  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell3    5630  10910  29187  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 29229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10868
-------------------------------------   ----- 
End-of-path arrival time (ps)           10868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/z0            datapathcell1   2320   2320  29229  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/z0i           datapathcell2      0   2320  29229  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/z0            datapathcell2   1430   3750  29229  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/z0i           datapathcell3      0   3750  29229  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/z0_comb       datapathcell3   2960   6710  29229  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell1    4158  10868  29229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : Net_1816/main_0
Capture Clock  : Net_1816/clock_0
Path slack     : 29391p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8765
-------------------------------------   ---- 
End-of-path arrival time (ps)           8765
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   3510   3510  25655  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   3510  25655  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2950   6460  25655  RISE       1
Net_1816/main_0                                                  macrocell3      2305   8765  29391  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1816/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 30903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   2580   2580  30903  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_2             macrocell23    4673   7253  30903  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 31429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1535/q                                     macrocell1    1250   1250  20937  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_0  macrocell24   5477   6727  31429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell24         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 31464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   2580   2580  30903  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_2                macrocell21    4113   6693  31464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 31840p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1535/q                                     macrocell1    1250   1250  20937  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_0  macrocell23   5067   6317  31840  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell23         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 32027p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   2580   2580  32027  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell23    3550   6130  32027  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell23         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   2580   2580  32027  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_1                macrocell21    3530   6110  32046  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Hall_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 32141p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                    -3510
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4996490

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                          6016
-------------------------------------   ------- 
End-of-path arrival time (ps)           5006016
 
Data path
pin name                                         model name      delay       AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_stored_i\/main_0  macrocell13      6016  5006016  32141  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:count_stored_i\/clock_0            macrocell13         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1535/q                                  macrocell1    1250   1250  20937  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_0  macrocell21   4381   5631  32526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 32526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT  slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1535/q                                                 macrocell1    1250   1250  20937  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_3  macrocell29   4381   5631  32526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell29         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/q
Path End       : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 32716p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell29         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT  slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/q       macrocell29   1250   1250  15379  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_1  macrocell29   4191   5441  32716  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell29         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 32940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   2580   2580  32027  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell24    2636   5216  32940  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell24         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   2580   2580  30903  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_2             macrocell24    2346   4926  33231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell24         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_1\/q    macrocell24   1250   1250  33382  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_4  macrocell21   3525   4775  33382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33383p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_0\/q       macrocell23   1250   1250  33383  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_5  macrocell24   3524   4774  33383  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell24         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33520p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_1\/q       macrocell24   1250   1250  33382  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell23   3387   4637  33520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34277p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_1\/q       macrocell24   1250   1250  33382  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell24   2630   3880  34277  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_0\/q    macrocell23   1250   1250  33383  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_5  macrocell21   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell21         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_0\/q       macrocell23   1250   1250  33383  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_5  macrocell23   2598   3848  34309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Line_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5943
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1535/q                                 macrocell1     1250   1250  20937  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell2   4693   5943  35724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Line_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Line_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell21         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:capt_int_temp\/q         macrocell21    1250   1250  36534  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2313   3563  36534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9975065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -5090
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19845
-------------------------------------   ----- 
End-of-path arrival time (ps)           19845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   4855  10135  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  19845  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  19845  9975065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976417p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -5090
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18493
-------------------------------------   ----- 
End-of-path arrival time (ps)           18493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3503   8783  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   9710  18493  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  18493  9976417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9978345p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10135
-------------------------------------   ----- 
End-of-path arrival time (ps)           10135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   4855  10135  9978345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9979280p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   3920   9200  9979280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9979286p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9194
-------------------------------------   ---- 
End-of-path arrival time (ps)           9194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   3914   9194  9979286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9979697p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8783
-------------------------------------   ---- 
End-of-path arrival time (ps)           8783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3503   8783  9979697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984608p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  9981328  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   2622   3872  9984608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984610p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  9981328  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   2620   3870  9984610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984617p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:runmode_enable\/q         macrocell39      1250   1250  9981337  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   2613   3863  9984617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984618p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:runmode_enable\/q         macrocell39      1250   1250  9981337  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   2612   3862  9984618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 9984627p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11863
-------------------------------------   ----- 
End-of-path arrival time (ps)           11863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   4140   4140  9984627  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   4140  9984627  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   3040   7180  9984627  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0     macrocell33     4683  11863  9984627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 9985182p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11308
-------------------------------------   ----- 
End-of-path arrival time (ps)           11308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   4140   4140  9984627  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   4140  9984627  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   3040   7180  9984627  RISE       1
\PWM:PWMUDB:status_0\/main_0         macrocell35     4128  11308  9985182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell35         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9986844p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0                datapathcell10   2320   2320  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i               datapathcell11      0   2320  9975065  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb           datapathcell11   2960   5280  9975065  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell5     6306  11586  9986844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1884/main_1
Capture Clock  : Net_1884/clock_0
Path slack     : 9986995p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9495
-------------------------------------   ---- 
End-of-path arrival time (ps)           9495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  9986995  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  9986995  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  9986995  RISE       1
Net_1884/main_1                               macrocell4       2315   9495  9986995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1884/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steering:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Steering:PWMUDB:prevCompare1\/clock_0
Path slack     : 9986995p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9495
-------------------------------------   ---- 
End-of-path arrival time (ps)           9495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  9986995  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  9986995  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  9986995  RISE       1
\PWM_Steering:PWMUDB:prevCompare1\/main_0     macrocell38      2315   9495  9986995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:prevCompare1\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steering:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Steering:PWMUDB:status_0\/clock_0
Path slack     : 9986995p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9495
-------------------------------------   ---- 
End-of-path arrival time (ps)           9495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  9986995  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  9986995  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  9986995  RISE       1
\PWM_Steering:PWMUDB:status_0\/main_0         macrocell40      2315   9495  9986995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:status_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2071/main_1
Capture Clock  : Net_2071/clock_0
Path slack     : 9987010p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   4140   4140  9984627  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   4140  9984627  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   3040   7180  9984627  RISE       1
Net_2071/main_1                      macrocell8      2300   9480  9987010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2071/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:final_kill_reg\/q
Path End       : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_5
Capture Clock  : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9987334p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11096
-------------------------------------   ----- 
End-of-path arrival time (ps)           11096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:final_kill_reg\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:final_kill_reg\/q                macrocell37    1250   1250  9987334  RISE       1
\PWM_Steering:PWMUDB:status_5\/main_0                 macrocell41    2295   3545  9987334  RISE       1
\PWM_Steering:PWMUDB:status_5\/q                      macrocell41    3350   6895  9987334  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_5  statusicell5   4201  11096  9987334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9988678p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9752
-------------------------------------   ---- 
End-of-path arrival time (ps)           9752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0                datapathcell8   2320   2320  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i               datapathcell9      0   2320  9976417  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb           datapathcell9   2960   5280  9976417  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell4    4472   9752  9988678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock                   statusicell4        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:final_kill_reg\/q
Path End       : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_5
Capture Clock  : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9989221p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9209
-------------------------------------   ---- 
End-of-path arrival time (ps)           9209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:final_kill_reg\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:final_kill_reg\/q                macrocell32    1250   1250  9989221  RISE       1
\PWM:PWMUDB:status_5\/main_0                 macrocell36    2305   3555  9989221  RISE       1
\PWM:PWMUDB:status_5\/q                      macrocell36    3350   6905  9989221  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_5  statusicell4   2304   9209  9989221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock                   statusicell4        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PWM_Steering:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Steering:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991090p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   2580   2580  9991090  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/main_0               macrocell39    2820   5400  9991090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/clock_0               macrocell39         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1884/main_0
Capture Clock  : Net_1884/clock_0
Path slack     : 9991099p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   2580   2580  9991090  RISE       1
Net_1884/main_0                                           macrocell4     2811   5391  9991099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1884/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991256p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock                controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  9991256  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0               macrocell34    2654   5234  9991256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_2071/main_0
Capture Clock  : Net_2071/clock_0
Path slack     : 9991270p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock                controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  9991256  RISE       1
Net_2071/main_0                                  macrocell8     2640   5220  9991270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2071/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 9992942p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell33   1250   1250  9992942  RISE       1
\PWM:PWMUDB:status_0\/main_1  macrocell35   2298   3548  9992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell35         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:prevCompare1\/q
Path End       : \PWM_Steering:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Steering:PWMUDB:status_0\/clock_0
Path slack     : 9992945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:prevCompare1\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:prevCompare1\/q   macrocell38   1250   1250  9992945  RISE       1
\PWM_Steering:PWMUDB:status_0\/main_1  macrocell40   2295   3545  9992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:status_0\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9994271p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell35         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:status_0\/q                      macrocell35    1250   1250  9994271  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell4   2909   4159  9994271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock                   statusicell4        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:status_0\/q
Path End       : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9994850p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:status_0\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:status_0\/q                      macrocell40    1250   1250  9994850  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell5   2330   3580  9994850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock          statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

