piton/design/chipset/axi_sd_bridge/rtl/rwspi_wire_data.v:187:            spi_clk_out       <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/rwspi_wire_data.v:193:            clk_delay_cnt     <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/init_sd.v:313:          check_sum_byte    <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:572:        read_write_sd_block_rdy <= 1'b0;
piton/design/chipset/axi_sd_bridge/rtl/read_write_sd_block.v:584:        check_sum_byte          <= 8'h00;
piton/design/chipset/axi_sd_bridge/rtl/sm_rx_fifo_bi.v:98:            force_empty_toggle_sync_to_spi_clk <= {force_empty_toggle_sync_to_spi_clk[1:0], force_empty_toggle};
piton/design/chipset/axi_sd_bridge/rtl/sm_tx_fifo_bi.v:96:            force_empty_toggle_sync_to_spi_clk <= {force_empty_toggle_sync_to_spi_clk[1:0], force_empty_toggle};
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:278:                    block_adr[f]   <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:279:                    block_val[f]   <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:280:                    block_dirty[f] <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:294:                            block_val[f]   <= 0;
piton/design/chipset/axi_sd_bridge/rtl/axi_sd_bridge.v:295:                            block_dirty[f] <= 0;
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:672:                io_splitter_ack_load_counter_f <= 0;
piton/design/chipset/noc_axilite_bridge/rtl/noc_axilite_bridge.v:685:                io_splitter_ack_load_counter_f <= r_resp_buf_header0_f[`MSG_LENGTH];
piton/design/chipset/io_ctrl/rtl/uart_reader.v:310:    gr_blk_num <= {`PC_FLIT_WIDTH{1'b0}};
piton/design/chipset/io_ctrl/rtl/uart_reader.v:316:    gr_blk <= rdata_val & gr_state_blk  ? {gr_blk[`PC_BLK_WIDTH-9:0], rdata} :
piton/design/chipset/io_ctrl/rtl/uart_reader.v:322:    gr_blk_cnt <= {`PC_BLK_NUM_WIDTH{1'b0}};
piton/design/chipset/io_ctrl/rtl/uart_reader.v:331:    pcblk_in_strgblk_cnt <= {`PC_BLK_NUM_WIDTH{1'b0}};    
piton/design/chipset/io_ctrl/rtl/uart_reader.v:346:    strgblk_in_gr_cnt <= {`PC_BLK_NUM_WIDTH{1'b0}};    
piton/design/chipset/io_ctrl/rtl/uart_reader.v:357:    strgblk_in_gr_cnt_prev <= {`PC_BLK_NUM_WIDTH{1'b0}};
piton/design/chipset/io_ctrl/rtl/net_int_sync.v:87:        ack_buffer_ff <= 1'b0;
piton/design/chipset/io_ctrl/rtl/net_int_sync.v:88:        sync_ack <= 1'b0;
piton/design/chipset/mc/rtl/mc_top.v:333:        ui_clk_syn_rst_delayed <= delay_cnt != 0;
piton/design/chipset/oled/rtl/ssd1306_spi.v:59:        sys_tick_cnt <= 8'b0;
piton/design/chipset/oled/rtl/ssd1306_spi.v:62:        sys_tick_cnt <= val_in | sclk_front | ~processing ? 8'b0 : sys_tick_cnt + 1;
piton/design/chipset/oled/rtl/ssd1306_spi.v:69:        sclk_falling <= 1'b0;
piton/design/chipset/oled/rtl/ssd1306_spi.v:72:        spi_sclk    <=  val_in          ? 1'b0          :
piton/design/chipset/oled/rtl/ssd1306_spi.v:75:        sclk_falling <= val_in          ? 1'b0          :
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:205:        next_block <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:206:        blkcnt_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:208:        blksize_reg <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:227:                next_block <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:245:                next_block <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:251:                next_block <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:344:                next_block <= (blkcnt_reg != 0);
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:360:                next_block <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_data_serial_host.v:398:                            next_block <= (blkcnt_reg != 0);
piton/design/chipset/noc_sd_bridge/rtl/piton_sd_cache_manager.v:166:            lock_status         <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:160:        crc_check <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:170:        index_check <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_cmd_master.v:171:        busy_check <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_clock_divider.v:62:            fast_clk    <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sd_clock_divider.v:63:            slow_clk    <=  1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:413:        argument_reg_sd_clk <= 32'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:414:        command_reg_sd_clk <= {`CMD_REG_SIZE{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:415:        software_reset_reg_sd_clk <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:416:        cmd_timeout_reg_sd_clk <= {`CMD_TIMEOUT_W{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:417:        data_timeout_reg_sd_clk <= {`DATA_TIMEOUT_W{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:419:        controll_setting_reg_sd_clk <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:420:        clock_divider_reg_sd_clk <= 8'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:421:        block_count_reg_sd_clk <= {`BLKCNT_W{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:422:        dma_addr_reg_sd_clk <= 32'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:424:        cmd_start_sd_clk <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:432:                cmd_start_sd_clk <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:436:                `argument: argument_reg_sd_clk <= wb2sd_fifo_dout[31:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:437:                `command: command_reg_sd_clk <= wb2sd_fifo_dout[`CMD_REG_SIZE-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:438:                `reset: software_reset_reg_sd_clk <= wb2sd_fifo_dout[0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:439:                `cmd_timeout: cmd_timeout_reg_sd_clk <= wb2sd_fifo_dout[`CMD_TIMEOUT_W-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:440:                `data_timeout: data_timeout_reg_sd_clk <= wb2sd_fifo_dout[`DATA_TIMEOUT_W-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:441:                `blksize: block_size_reg_sd_clk <= wb2sd_fifo_dout[`BLKSIZE_W-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:442:                `controller: controll_setting_reg_sd_clk <= wb2sd_fifo_dout[0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:443:                `clock_d: clock_divider_reg_sd_clk <= wb2sd_fifo_dout[7:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:444:                `blkcnt: block_count_reg_sd_clk <= wb2sd_fifo_dout[`BLKCNT_W-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:445:                `dst_src_addr: dma_addr_reg_sd_clk <= wb2sd_fifo_dout[31:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:448:            cmd_start_sd_clk <= 1'b0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:469:        response_0_reg_wb_clk <= 32'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:470:        response_1_reg_wb_clk <= 32'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:471:        response_2_reg_wb_clk <= 32'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:472:        response_3_reg_wb_clk <= 32'd0;
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:473:        cmd_int_status_reg_wb_clk <= {`INT_CMD_SIZE{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:474:        data_int_status_reg_wb_clk <= {`INT_DATA_SIZE{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:481:                `resp0: response_0_reg_wb_clk <= sd2wb_fifo_dout[31:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:482:                `resp1: response_1_reg_wb_clk <= sd2wb_fifo_dout[31:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:483:                `resp2: response_2_reg_wb_clk <= sd2wb_fifo_dout[31:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:484:                `resp3: response_3_reg_wb_clk <= sd2wb_fifo_dout[31:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:485:                `cmd_isr: cmd_int_status_reg_wb_clk <= sd2wb_fifo_dout[`INT_CMD_SIZE-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:486:                `data_isr: data_int_status_reg_wb_clk <= sd2wb_fifo_dout[`INT_DATA_SIZE-1:0];
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:505:        cmd_int_status_reg_sd_clk_f <= {`INT_CMD_SIZE{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sdc_controller.v:506:        data_int_status_reg_sd_clk_f <= {`INT_DATA_SIZE{1'b0}};
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:165:        wb_ack_o <= 0;
piton/design/chipset/noc_sd_bridge/rtl/sd_controller_wb.v:204:            wb_ack_o <= 1'b0;
piton/design/chip/jtag/rtl/jtag_ctap.v:126:        ctap_clk_en_reg <= ~(128'b0);
piton/design/chip/jtag/rtl/jtag_ctap.v:127:        ctap_oram_clk_en_reg <= 1'b0; // oram is off by default
piton/design/chip/rtl/chip.v.pyv:467:           chip_intf_credit_back_inter_buf_f <= 0;
piton/design/chip/tile/l2/rtl/l2_pipe1_dpath.v.pyv:1342:        data_clk_en_S3_f <= 0;
piton/design/chip/tile/sparc/lsu/rtl/lsu_stb_ctl.v:742://					stb_state_ack[i] <= 1'b0 ;
piton/design/chip/tile/l15/rtl/pico_decoder.v:87:            ack_reg <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:307:            ghid_ticketed_cache_val[l15_csm_clear_ticket] <= 1'b0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:312:         ghid_ticketed_cache[read_index_s2] <= 0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:313:         ghid_ticketed_cache_val[read_index_s2] <=1'b0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:316:            ghid_ticketed_cache_val[l15_csm_clear_ticket] <= 1'b0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:321:          ghid_ticketed_cache_val[l15_csm_clear_ticket] <= 1'b0;
piton/design/chip/tile/l15/rtl/l15_csm.v.pyv:364:      l15_csm_req_ticket_s3 <= 0;
piton/design/chip/tile/l15/rtl/l15_pipeline.v.pyv:2991://         csm_ticket_s2 <= 0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:120:   atomic_req_second_packet_coming <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:121:   atomic_ack_second <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:122:   // invalid_packet <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:123:   // is_buffer_full_2back <= 1'b0;
piton/design/chip/tile/l15/rtl/pcx_buffer.v:124:   is_buffer_full_1back <= 1'b0;
piton/design/chip/tile/pico/rtl/picorv32.v:2838:			ack_awvalid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2848:				ack_awvalid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2849:				ack_arvalid <= 0;
piton/design/chip/tile/pico/rtl/picorv32.v:2850:				ack_wvalid <= 0;
piton/design/chip/tile/ariane/fpga/src/fan_ctrl.sv:52:            ms_clock_q      <= '0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:156:    tx_packet_length <= 0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:159:    loopback <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:164:    phy_mdclk <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/framing_top.sv:186:        3: begin tx_enable_dly <= 0; tx_packet_length <= 0; end
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:117:        rgmii_tx_clk_2 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:127:            rgmii_tx_clk_rise <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:128:            rgmii_tx_clk_fall <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:134:                rgmii_tx_clk_1 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:135:                rgmii_tx_clk_2 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:142:            rgmii_tx_clk_rise <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:143:            rgmii_tx_clk_fall <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:149:                rgmii_tx_clk_2 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/rgmii_phy_if.sv:156:            rgmii_tx_clk_2 <= 1'b0;
piton/design/chip/tile/ariane/fpga/src/ariane-ethernet/axis_gmii_rx.sv:262:        mii_locked <= 1'b0;
piton/design/chip/tile/ariane/tb/common/SimJTAG.sv:66:         init_done_sticky <= 1'b0;
piton/design/chip/tile/ariane/src/frontend/ras.sv:65:            stack_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/test/addr_decode_tb.sv:59:    passed_checks <= 0;
piton/design/chip/tile/ariane/src/common_cells/test/addr_decode_tb.sv:60:    failed_checks <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/clk_div.sv:27:            clk_q       <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/clk_div.sv:30:            clk_q <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/prioarbiter.sv:73:      lock_q         <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/prioarbiter.sv:74:      arb_sel_lock_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/prioarbiter.sv:77:        lock_q         <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/prioarbiter.sv:78:        arb_sel_lock_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:119:             clk_div_valid_reg  <= 1'b0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider_counter.sv:132:                      clk_cnt <= 'h0;
piton/design/chip/tile/ariane/src/common_cells/src/deprecated/clock_divider.sv:177:            reg_clk_div <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:100:      ack_src_q <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:101:      ack_q     <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/cdc_2phase.sv:140:      ack_dst_q  <= 0;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:106:            lock_q <= '0;
piton/design/chip/tile/ariane/src/common_cells/src/rr_arb_tree.sv:109:              lock_q <= '0;
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:119:                    core_lock_reg <= 'b0; 
piton/design/chip/tile/ariane/src/dma/dma_wrapper.sv:146:                        core_lock_reg <= (wdata==0) ? 0 : ((core_lock_reg==0) ? wdata : 0); 
piton/design/chip/tile/ariane/src/aes1/aes1_wrapper.sv:233:            block_reg[i] <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:219:          block_w0_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:220:          block_w1_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:221:          block_w2_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:222:          block_w3_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:231:            block_w0_reg <= block_new[127 : 096];
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:234:            block_w1_reg <= block_new[095 : 064];
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:237:            block_w2_reg <= block_new[063 : 032];
piton/design/chip/tile/ariane/src/aes1/aes1_encipher_block.v:240:            block_w3_reg <= block_new[031 : 000];
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:258:          block_w0_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:259:          block_w1_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:260:          block_w2_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:261:          block_w3_reg  <= 32'h0;
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:270:            block_w0_reg <= block_new[127 : 096];
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:273:            block_w1_reg <= block_new[095 : 064];
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:276:            block_w2_reg <= block_new[063 : 032];
piton/design/chip/tile/ariane/src/aes1/aes1_decipher_block.v:279:            block_w3_reg <= block_new[031 : 000];
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_ctrl.sv:241:      rd_ack_q         <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_missunit.sv:511:    flush_ack_q           <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:485:      check_ptr_q   <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:486:      check_ptr_q1  <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:487:      check_en_q    <= '0;
piton/design/chip/tile/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv:488:      check_en_q1   <= '0;
piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv:83:                reglk_mem[j] <= 'h0;
piton/design/chip/tile/ariane/src/reglk/reglk_wrapper.sv:89:                    reglk_mem[0]  <= reglk_ctrl[3] ? reglk_mem[0] : wdata;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_to_axi_lite.sv:80:      clk <= 0;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_lite_to_axi.sv:73:      clk <= 0;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_lite_xbar.sv:249:      clk <= 0;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_delayer.sv:181:      clk <= 0;
piton/design/chip/tile/ariane/src/axi/test/tb_axi_id_remap.sv:88:      clk <= 0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:304:      axi.aw_lock   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:323:      axi.ar_lock   <= '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:382:      axi.aw_lock   <= #TA '0;
piton/design/chip/tile/ariane/src/axi/src/axi_test.sv:452:      axi.ar_lock   <= #TA '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/clk_div.sv:27:            clk_q       <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/clk_div.sv:30:            clk_q <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/prioarbiter.sv:73:      lock_q         <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/prioarbiter.sv:74:      arb_sel_lock_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/prioarbiter.sv:77:        lock_q         <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/prioarbiter.sv:78:        arb_sel_lock_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:119:             clk_div_valid_reg  <= 1'b0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider_counter.sv:132:                      clk_cnt <= 'h0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/deprecated/clock_divider.sv:177:            reg_clk_div <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:100:      ack_src_q <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:101:      ack_q     <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/cdc_2phase.sv:140:      ack_dst_q  <= 0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:98:            lock_q <= '0;
piton/design/chip/tile/ariane/src/fpu/src/common_cells/src/rr_arb_tree.sv:101:              lock_q <= '0;
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:266:        test_store_ack_f <= {PARALLEL_TRANSACTIONS{1'b0}};
piton/design/fpga_tests/memio_unit_tests/common/rtl/mem_test_par_driver.v.pyv:268:        test_load_ack_f <= {PARALLEL_TRANSACTIONS{1'b0}};
piton/verif/env/manycore/lsu_mon2.v.pyv:122:		spc0_ifu_lsu_pcxreq_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:126:		spc0_ifu_lsu_pcxreq_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:164:		spc0_tlu_lsu_pcxpkt_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:168:		spc0_tlu_lsu_pcxpkt_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:198:	spc0_spu_lsu_ldst_pckt_b123_d1 <= spc0_spu_lsu_ldst_pckt[`PCX_WIDTH-1];
piton/verif/env/manycore/lsu_mon2.v.pyv:203:	spc0_spu_lsu_ldst_pckt_rise_d1 <= spc0_spu_lsu_ldst_pckt_rise;
piton/verif/env/manycore/lsu_mon2.v.pyv:208:		spc0_spu_lsu_ldst_pckt_b71b70_saved <= spc0_spu_lsu_ldst_pckt[71:70];
piton/verif/env/manycore/lsu_mon2.v.pyv:213:		spc0_spu_lsu_ldst_pckt_saved <= spc0_spu_lsu_ldst_pckt;
piton/verif/env/manycore/lsu_mon2.v.pyv:217:		spc0_spu_lsu_ldst_pckt_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:221:		spc0_spu_lsu_ldst_pckt_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:263:		spc0_ffu_lsu_fpop_rq_vld_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:267:		spc0_ffu_lsu_fpop_rq_vld_check <= 1'b0;
piton/verif/env/manycore/lsu_mon2.v.pyv:1436:            spc0_pick_valid_h_d1  <= spc0_pick_valid_h;
piton/verif/env/manycore/lsu_mon2.v.pyv:1437:            spc0_pick_valid_h_d2  <= spc0_pick_valid_h_d1;
piton/verif/env/manycore/lsu_mon2.v.pyv:1735:        spc0_pick_valid_raw_d1        <= spc0_pick_valid_raw;
piton/verif/env/manycore/lsu_mon2.v.pyv:1736:        spc0_pick_status_d1           <= spc0_pick_status;
piton/verif/env/manycore/tso_mon.v.pyv:318:    blk_st_cnt1 <=  4'h0;
piton/verif/env/manycore/tso_mon.v.pyv:327:    st_blkst_mixture1 <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:2643:       spc1_stb_ack_cntr0 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2648:       spc1_stb_ack_cntr0 <= spc1_stb_ack_cntr0 + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:2652:       spc1_stb_ack_cntr0 <= spc1_stb_ack_cntr0 + 1;
piton/verif/env/manycore/lsu_mon.v.pyv:2656:       spc1_stb_ack_cntr0 <= spc1_stb_ack_cntr0;
piton/verif/env/manycore/lsu_mon.v.pyv:2661:       spc1_stb_ack_cntr1 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2679:       spc1_stb_ack_cntr2 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2697:       spc1_stb_ack_cntr3 <= 9'h000;
piton/verif/env/manycore/lsu_mon.v.pyv:2973:    spc1_dva_vld2lkup <= 1'b0;
piton/verif/env/manycore/lsu_mon.v.pyv:3035:    spc1_dva_invld2lkup <= 1'b0;
piton/verif/env/manycore/sas_task.v:1476:    tick_read_m <= local_rdpr_mx1_sel[0] &&  tlu_rdpr_mx5_sel[1] && tlu_rdpr_mx7_sel[1];
piton/verif/env/manycore/sas_task.v:1502:    sftint0_clk_del0      <= sftint_tmp0;
piton/verif/env/manycore/sas_task.v:1506:    sftint0_clk_del       <= sftint0_clk_del0;
piton/verif/env/manycore/sas_task.v:1507:    sftint1_clk_del       <= sftint1_clk_del0;
piton/verif/env/manycore/sas_task.v:1508:    sftint2_clk_del       <= sftint2_clk_del0;
piton/verif/env/manycore/sas_task.v:1509:    sftint3_clk_del       <= sftint3_clk_del0;
piton/verif/env/manycore/sas_task.v:6324:    tick_npt0_d <= tick_npt0;
piton/verif/env/manycore/sas_task.v:6329:        2'b00 : tick_delay[0] <= {tick_npt0_d, tick_del, 2'b00};
piton/verif/env/manycore/sas_task.v:6330:        2'b01 : tick_delay[1] <= {tick_npt1_d, tick_del, 2'b00};
piton/verif/env/manycore/sas_task.v:6331:        2'b10 : tick_delay[2] <= {tick_npt2_d, tick_del, 2'b00};
piton/verif/env/manycore/sas_task.v:6332:        2'b11 : tick_delay[3] <= {tick_npt3_d, tick_del, 2'b00};
piton/verif/env/manycore/sas_task.v:6489:    else back2back_flush <= 0;
