Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date         : Mon Feb 20 14:54:41 2023
| Host         : Edgar-Rincon running 64-bit Ubuntu 21.04
| Command      : report_timing_summary -max_paths 10 -file DAPHNE2_timing_summary_routed.rpt -pb DAPHNE2_timing_summary_routed.pb -rpx DAPHNE2_timing_summary_routed.rpx -warn_on_violation
| Design       : DAPHNE2
| Device       : 7a200t-fbg676
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (10)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (62)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (10)
----------------------------------
 There are 10 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (62)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There are 12 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.129        0.000                      0                26670        0.056        0.000                      0                26670        0.264        0.000                       0                 10640  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                      ------------         ----------      --------------
adn2814_clk                                                                                                                {0.000 1.600}        3.200           312.500         
  ep_clk62p5                                                                                                               {0.000 8.000}        16.000          62.500          
    fclk0                                                                                                                  {0.000 1.143}        2.286           437.500         
    mclk0                                                                                                                  {0.000 8.000}        16.000          62.500          
    mmcm1_clkfbout0                                                                                                        {0.000 8.000}        16.000          62.500          
  ep_clkfbout                                                                                                              {0.000 1.600}        3.200           312.500         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
  daq_clkfbout                                                                                                             {0.000 2.079}        4.159           240.442         
  daqclk0                                                                                                                  {0.000 4.159}        8.318           120.221         
  daqclk1                                                                                                                  {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK        {0.000 2.079}        4.159           240.442         
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 4.159}        8.317           120.236         
daq_refclk                                                                                                                 {0.000 4.159}        8.317           120.236         
gbe_refclk                                                                                                                 {0.000 4.000}        8.000           125.000         
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK                   {0.000 8.000}        16.000          62.500          
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                   {0.000 8.000}        16.000          62.500          
  oei_clkfbout                                                                                                             {0.000 8.000}        16.000          62.500          
  oeiclk                                                                                                                   {0.000 4.000}        8.000           125.000         
  oeihclk                                                                                                                  {0.000 8.000}        16.000          62.500          
sysclk                                                                                                                     {0.000 5.000}        10.000          100.000         
  local_clk62p5                                                                                                            {0.000 8.000}        16.000          62.500          
    fclk1                                                                                                                  {0.000 1.143}        2.286           437.500         
    mclk1                                                                                                                  {0.000 8.000}        16.000          62.500          
    mmcm1_clkfbout1                                                                                                        {0.000 8.000}        16.000          62.500          
  mmcm0_clkfbout                                                                                                           {0.000 5.000}        10.000          100.000         
  sclk100                                                                                                                  {0.000 5.000}        10.000          100.000         
  sclk200                                                                                                                  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adn2814_clk                                                                                                                0.803        0.000                      0                   64        0.121        0.000                      0                   64        0.600        0.000                       0                    66  
  ep_clk62p5                                                                                                               7.962        0.000                      0                 1488        0.058        0.000                      0                 1488        5.000        0.000                       0                  1039  
    fclk0                                                                                                                                                                                                                                                              0.693        0.000                       0                   182  
    mclk0                                                                                                                  2.528        0.000                      0                13160        0.056        0.000                      0                13160        7.230        0.000                       0                  5153  
    mmcm1_clkfbout0                                                                                                                                                                                                                                                   14.408        0.000                       0                     3  
  ep_clkfbout                                                                                                                                                                                                                                                          1.608        0.000                       0                     3  
core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK                                                                                                                                                    0.679        0.000                       0                     3  
  daq_clkfbout                                                                                                                                                                                                                                                         2.910        0.000                       0                     2  
  daqclk0                                                                                                                  1.090        0.000                      0                  960        0.148        0.000                      0                  960        2.258        0.000                       0                   422  
  daqclk1                                                                                                                  1.551        0.000                      0                  244        0.129        0.000                      0                  244        1.129        0.000                       0                   130  
daq_refclk                                                                                                                 7.145        0.000                      0                    7        0.215        0.000                      0                    7        3.388        0.000                       0                    12  
gbe_refclk                                                                                                                 5.012        0.000                      0                  107        0.166        0.000                      0                  107        2.286        0.000                       0                    79  
phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                               5.000        0.000                       0                     3  
  oei_clkfbout                                                                                                                                                                                                                                                        14.751        0.000                       0                     2  
  oeiclk                                                                                                                   0.129        0.000                      0                 8863        0.056        0.000                      0                 8863        3.230        0.000                       0                  2632  
  oeihclk                                                                                                                 13.046        0.000                      0                  146        0.148        0.000                      0                  146        7.500        0.000                       0                   116  
sysclk                                                                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  local_clk62p5                                                                                                                                                                                                                                                        5.000        0.000                       0                     3  
    fclk1                                                                                                                                                                                                                                                              0.693        0.000                       0                   182  
    mclk1                                                                                                                  2.528        0.000                      0                13160        0.056        0.000                      0                13160        7.230        0.000                       0                  5153  
    mmcm1_clkfbout1                                                                                                                                                                                                                                                   14.408        0.000                       0                     3  
  mmcm0_clkfbout                                                                                                                                                                                                                                                       8.408        0.000                       0                     3  
  sclk100                                                                                                                  6.127        0.000                      0                  870        0.079        0.000                      0                  870        4.230        0.000                       0                   451  
  sclk200                                                                                                                  1.654        0.000                      0                  586        0.129        0.000                      0                  586        0.264        0.000                       0                   335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
oeihclk       oeiclk              5.909        0.000                      0                   28        0.143        0.000                      0                   28  
oeiclk        oeihclk             4.248        0.000                      0                   24        0.145        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  gbe_refclk         gbe_refclk               5.062        0.000                      0                   31        0.596        0.000                      0                   31  
**async_default**  oeiclk             oeiclk                   1.488        0.000                      0                   76        0.589        0.000                      0                   76  
**async_default**  sclk200            sclk200                  3.162        0.000                      0                   16        0.596        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adn2814_clk
  To Clock:  adn2814_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 endpoint_inst/ep_rec_d_reg/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.747ns (32.167%)  route 1.575ns (67.833%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 7.134 - 3.200 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.508     4.277    endpoint_inst/adn2814_clk
    SLICE_X158Y77        FDRE                                         r  endpoint_inst/ep_rec_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y77        FDRE (Prop_fdre_C_Q)         0.393     4.670 r  endpoint_inst/ep_rec_d_reg/Q
                         net (fo=2, routed)           1.575     6.245    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxd
    SLICE_X136Y93        LUT6 (Prop_lut6_I5_O)        0.097     6.342 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa[9]_i_4/O
                         net (fo=1, routed)           0.000     6.342    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa[9]_i_4_n_0
    SLICE_X136Y93        MUXF7 (Prop_muxf7_I0_O)      0.182     6.524 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     6.524    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_2_n_0
    SLICE_X136Y93        MUXF8 (Prop_muxf8_I0_O)      0.075     6.599 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.599    endpoint_inst/pdts_endpoint_inst/ep/rxphy/s[15]_0
    SLICE_X136Y93        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.308     7.134    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X136Y93        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/C
                         clock pessimism              0.207     7.342    
                         clock uncertainty           -0.035     7.306    
    SLICE_X136Y93        FDRE (Setup_fdre_C_D)        0.096     7.402    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 endpoint_inst/ep_rec_d_reg/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.393ns (21.302%)  route 1.452ns (78.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 7.134 - 3.200 ) 
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.508     4.277    endpoint_inst/adn2814_clk
    SLICE_X158Y77        FDRE                                         r  endpoint_inst/ep_rec_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y77        FDRE (Prop_fdre_C_Q)         0.393     4.670 r  endpoint_inst/ep_rec_d_reg/Q
                         net (fo=2, routed)           1.452     6.122    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxd
    SLICE_X137Y92        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.308     7.134    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X137Y92        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[1][0]/C
                         clock pessimism              0.207     7.342    
                         clock uncertainty           -0.035     7.306    
    SLICE_X137Y92        FDRE (Setup_fdre_C_D)       -0.039     7.267    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[1][0]
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 endpoint_inst/IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/ep_rec_d_reg/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.561ns (34.263%)  route 1.076ns (65.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 7.232 - 3.200 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.510     4.278    endpoint_inst/adn2814_clk
    ILOGIC_X1Y72         IDDR                                         r  endpoint_inst/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y72         IDDR (Prop_iddr_C_Q1)        0.418     4.696 r  endpoint_inst/IDDR_inst/Q1
                         net (fo=1, routed)           1.076     5.773    endpoint_inst/ep_rec_d_ddr_0
    SLICE_X158Y77        LUT3 (Prop_lut3_I2_O)        0.143     5.916 r  endpoint_inst/ep_rec_d_i_1/O
                         net (fo=1, routed)           0.000     5.916    endpoint_inst/ep_rec_d_i_1_n_0
    SLICE_X158Y77        FDRE                                         r  endpoint_inst/ep_rec_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.406     7.232    endpoint_inst/adn2814_clk
    SLICE_X158Y77        FDRE                                         r  endpoint_inst/ep_rec_d_reg/C
                         clock pessimism              0.207     7.440    
                         clock uncertainty           -0.035     7.404    
    SLICE_X158Y77        FDRE (Setup_fdre_C_D)        0.069     7.473    endpoint_inst/ep_rec_d_reg
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.535ns (34.213%)  route 1.029ns (65.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 6.990 - 3.200 ) 
    Source Clock Delay      (SCD):    4.031ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.263     4.031    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X54Y128        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDRE (Prop_fdre_C_Q)         0.341     4.372 r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/Q
                         net (fo=2, routed)           0.600     4.972    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg_n_0_[5]
    SLICE_X54Y128        LUT6 (Prop_lut6_I0_O)        0.097     5.069 r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr[7]_i_3/O
                         net (fo=2, routed)           0.429     5.498    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr[7]_i_3_n_0
    SLICE_X54Y128        LUT2 (Prop_lut2_I0_O)        0.097     5.595 r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr[6]_i_1/O
                         net (fo=1, routed)           0.000     5.595    endpoint_inst/pdts_endpoint_inst/ep/startup/plusOp[6]
    SLICE_X54Y128        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.163     6.990    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X54Y128        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/C
                         clock pessimism              0.242     7.231    
                         clock uncertainty           -0.035     7.196    
    SLICE_X54Y128        FDRE (Setup_fdre_C_D)        0.032     7.228    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -5.595    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.341ns (28.311%)  route 0.863ns (71.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 7.103 - 3.200 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.394     4.163    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X93Y96         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y96         FDRE (Prop_fdre_C_Q)         0.341     4.504 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[1]/Q
                         net (fo=2, routed)           0.863     5.367    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa[1]
    SLICE_X75Y96         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.277     7.103    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X75Y96         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]/C
                         clock pessimism              0.153     7.256    
                         clock uncertainty           -0.035     7.221    
    SLICE_X75Y96         FDRE (Setup_fdre_C_D)       -0.039     7.182    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[0]
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.393ns (31.922%)  route 0.838ns (68.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns = ( 7.130 - 3.200 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.416     4.185    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X136Y93        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y93        FDRE (Prop_fdre_C_Q)         0.393     4.578 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/Q
                         net (fo=2, routed)           0.838     5.416    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa[9]
    SLICE_X113Y95        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.304     7.130    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X113Y95        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]/C
                         clock pessimism              0.207     7.338    
                         clock uncertainty           -0.035     7.302    
    SLICE_X113Y95        FDRE (Setup_fdre_C_D)       -0.049     7.253    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[8]
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.528ns (54.023%)  route 0.449ns (45.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 6.990 - 3.200 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.262     4.030    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X55Y127        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.313     4.343 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.195     4.538    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.215     4.753 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.255     5.008    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X54Y128        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.163     6.990    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X54Y128        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/C
                         clock pessimism              0.219     7.208    
                         clock uncertainty           -0.035     7.173    
    SLICE_X54Y128        FDRE (Setup_fdre_C_R)       -0.314     6.859    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.859    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.528ns (54.023%)  route 0.449ns (45.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 6.990 - 3.200 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.262     4.030    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X55Y127        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.313     4.343 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.195     4.538    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.215     4.753 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.255     5.008    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X54Y128        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.163     6.990    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X54Y128        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]/C
                         clock pessimism              0.219     7.208    
                         clock uncertainty           -0.035     7.173    
    SLICE_X54Y128        FDRE (Setup_fdre_C_R)       -0.314     6.859    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[6]
  -------------------------------------------------------------------
                         required time                          6.859    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.528ns (54.023%)  route 0.449ns (45.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 6.990 - 3.200 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.262     4.030    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X55Y127        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.313     4.343 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.195     4.538    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.215     4.753 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.255     5.008    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X54Y128        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.163     6.990    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X54Y128        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/C
                         clock pessimism              0.219     7.208    
                         clock uncertainty           -0.035     7.173    
    SLICE_X54Y128        FDSE (Setup_fdse_C_S)       -0.314     6.859    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]
  -------------------------------------------------------------------
                         required time                          6.859    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (adn2814_clk rise@3.200ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.528ns (54.204%)  route 0.446ns (45.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 6.990 - 3.200 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.262     4.030    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X55Y127        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.313     4.343 f  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/Q
                         net (fo=1, routed)           0.195     4.538    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/f_en
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.215     4.753 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/rctr[7]_i_1/O
                         net (fo=8, routed)           0.252     5.004    endpoint_inst/pdts_endpoint_inst/ep/startup/clear
    SLICE_X55Y128        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      3.200     3.200 r  
    AB2                                               0.000     3.200 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     3.200    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801     4.001 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753     5.754    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073     5.827 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.163     6.990    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X55Y128        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/C
                         clock pessimism              0.219     7.208    
                         clock uncertainty           -0.035     7.173    
    SLICE_X55Y128        FDRE (Setup_fdre_C_R)       -0.314     6.859    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.859    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                  1.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.575     1.851    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X55Y127        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.141     1.992 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db_reg[0]/Q
                         net (fo=1, routed)           0.055     2.047    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db
    SLICE_X55Y127        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.843     2.223    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/CLK
    SLICE_X55Y127        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
                         clock pessimism             -0.372     1.851    
    SLICE_X55Y127        FDRE (Hold_fdre_C_D)         0.075     1.926    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.567     1.843    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X71Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDRE (Prop_fdre_C_Q)         0.141     1.984 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[6]/Q
                         net (fo=1, routed)           0.086     2.070    endpoint_inst/pdts_endpoint_inst/ep/txphy/wc[6]
    SLICE_X70Y122        LUT4 (Prop_lut4_I0_O)        0.045     2.115 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[6]_i_1/O
                         net (fo=1, routed)           0.000     2.115    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[6]_i_1_n_0
    SLICE_X70Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.835     2.215    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X70Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[6]/C
                         clock pessimism             -0.359     1.856    
    SLICE_X70Y122        FDRE (Hold_fdre_C_D)         0.120     1.976    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.597%)  route 0.077ns (35.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.565     1.841    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X73Y123        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDSE (Prop_fdse_C_Q)         0.141     1.982 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]/Q
                         net (fo=11, routed)          0.077     2.060    endpoint_inst/pdts_endpoint_inst/ep/txphy/t[0]
    SLICE_X73Y123        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.833     2.213    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X73Y123        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]/C
                         clock pessimism             -0.372     1.841    
    SLICE_X73Y123        FDRE (Hold_fdre_C_D)         0.075     1.916    endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.093%)  route 0.125ns (46.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.661     1.938    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X135Y93        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y93        FDRE (Prop_fdre_C_Q)         0.141     2.079 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[8][0]/Q
                         net (fo=2, routed)           0.125     2.203    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[8]
    SLICE_X136Y93        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.936     2.316    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X136Y93        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[9][0]/C
                         clock pessimism             -0.341     1.975    
    SLICE_X136Y93        FDRE (Hold_fdre_C_D)         0.063     2.038    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[9][0]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.642%)  route 0.085ns (31.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.575     1.851    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X55Y128        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_fdre_C_Q)         0.141     1.992 r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[0]/Q
                         net (fo=7, routed)           0.085     2.077    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg_n_0_[0]
    SLICE_X54Y128        LUT6 (Prop_lut6_I2_O)        0.045     2.122 r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.122    endpoint_inst/pdts_endpoint_inst/ep/startup/plusOp[5]
    SLICE_X54Y128        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.844     2.224    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X54Y128        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]/C
                         clock pessimism             -0.360     1.864    
    SLICE_X54Y128        FDRE (Hold_fdre_C_D)         0.091     1.955    endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.099%)  route 0.125ns (46.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.575     1.851    endpoint_inst/pdts_endpoint_inst/ep/startup/CLK
    SLICE_X54Y128        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y128        FDSE (Prop_fdse_C_Q)         0.141     1.992 r  endpoint_inst/pdts_endpoint_inst/ep/startup/rctr_reg[7]/Q
                         net (fo=2, routed)           0.125     2.117    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/Q[0]
    SLICE_X54Y129        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.845     2.225    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/CLK
    SLICE_X54Y129        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]/C
                         clock pessimism             -0.359     1.866    
    SLICE_X54Y129        FDRE (Hold_fdre_C_D)         0.070     1.936    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.190ns (58.103%)  route 0.137ns (41.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.567     1.843    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X71Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDRE (Prop_fdre_C_Q)         0.141     1.984 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wc_reg[9]/Q
                         net (fo=1, routed)           0.137     2.121    endpoint_inst/pdts_endpoint_inst/ep/txphy/wc[9]
    SLICE_X70Y122        LUT3 (Prop_lut3_I2_O)        0.049     2.170 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[9]_i_1/O
                         net (fo=1, routed)           0.000     2.170    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb[9]_i_1_n_0
    SLICE_X70Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.835     2.215    endpoint_inst/pdts_endpoint_inst/ep/txphy/txclk
    SLICE_X70Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[9]/C
                         clock pessimism             -0.359     1.856    
    SLICE_X70Y122        FDRE (Hold_fdre_C_D)         0.131     1.987    endpoint_inst/pdts_endpoint_inst/ep/txphy/wb_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.278%)  route 0.127ns (43.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.660     1.937    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X136Y92        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y92        FDRE (Prop_fdre_C_Q)         0.164     2.101 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]/Q
                         net (fo=2, routed)           0.127     2.228    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5]
    SLICE_X135Y93        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.936     2.316    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X135Y93        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[6][0]/C
                         clock pessimism             -0.341     1.975    
    SLICE_X135Y93        FDRE (Hold_fdre_C_D)         0.070     2.045    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.323%)  route 0.119ns (45.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.655     1.932    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X105Y96        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y96        FDRE (Prop_fdre_C_Q)         0.141     2.073 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[3]/Q
                         net (fo=2, routed)           0.119     2.191    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa[3]
    SLICE_X104Y95        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.930     2.310    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X104Y95        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]/C
                         clock pessimism             -0.362     1.948    
    SLICE_X104Y95        FDRE (Hold_fdre_C_D)         0.059     2.007    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[12][0]/C
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adn2814_clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             adn2814_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adn2814_clk rise@0.000ns - adn2814_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.269ns (80.224%)  route 0.066ns (19.776%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.661     1.938    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/rxclk
    SLICE_X137Y93        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[12][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y93        FDRE (Prop_fdre_C_Q)         0.141     2.079 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[12][0]/Q
                         net (fo=2, routed)           0.066     2.145    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[12]
    SLICE_X136Y93        LUT6 (Prop_lut6_I5_O)        0.045     2.190 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa[9]_i_7/O
                         net (fo=1, routed)           0.000     2.190    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa[9]_i_7_n_0
    SLICE_X136Y93        MUXF7 (Prop_muxf7_I1_O)      0.064     2.254 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     2.254    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_3_n_0
    SLICE_X136Y93        MUXF8 (Prop_muxf8_I1_O)      0.019     2.273 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/wa_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.273    endpoint_inst/pdts_endpoint_inst/ep/rxphy/s[15]_0
    SLICE_X136Y93        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adn2814_clk rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.936     2.316    endpoint_inst/pdts_endpoint_inst/ep/rxphy/rxclk
    SLICE_X136Y93        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]/C
                         clock pessimism             -0.365     1.951    
    SLICE_X136Y93        FDRE (Hold_fdre_C_D)         0.134     2.085    endpoint_inst/pdts_endpoint_inst/ep/rxphy/wa_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adn2814_clk
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { adn2814_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         3.200       1.608      BUFGCTRL_X0Y5    endpoint_inst/cdr_clk_bufg_inst/I
Min Period        n/a     IDDR/C             n/a            1.263         3.200       1.937      ILOGIC_X1Y72     endpoint_inst/IDDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         3.200       1.951      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X137Y93    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[10][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X137Y93    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[11][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X137Y93    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[12][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X137Y93    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[13][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X137Y93    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[14][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X137Y93    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[15][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.200       2.200      SLICE_X137Y92    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[1][0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       3.200       96.800     MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X55Y127    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/db_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X55Y127    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_c/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X72Y123    endpoint_inst/pdts_endpoint_inst/ep/txphy/rsta_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.600       1.100      SLICE_X73Y123    endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X73Y123    endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X73Y123    endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X73Y123    endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X73Y123    endpoint_inst/pdts_endpoint_inst/ep/txphy/t_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.600       0.600      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X137Y92    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[1][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X136Y92    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[2][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X136Y92    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[3][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X136Y92    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[4][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X136Y92    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[5][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X54Y129    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/da_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X137Y93    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[10][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.600       1.100      SLICE_X137Y93    endpoint_inst/pdts_endpoint_inst/ep/rxphy/f_del/s_reg[11][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ep_clk62p5
  To Clock:  ep_clk62p5

Setup :            0  Failing Endpoints,  Worst Slack        7.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.962ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 1.798ns (23.141%)  route 5.972ns (76.859%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 19.789 - 16.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.271     4.043    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X65Y110        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=35, routed)          1.090     5.474    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X68Y119        LUT3 (Prop_lut3_I2_O)        0.097     5.571 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=8, routed)           0.811     6.382    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr0
    SLICE_X67Y117        LUT5 (Prop_lut5_I3_O)        0.097     6.479 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.223     6.702    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X66Y118        LUT6 (Prop_lut6_I5_O)        0.097     6.799 r  endpoint_inst/pdts_endpoint_inst/ep/rx/active_i_2/O
                         net (fo=4, routed)           0.557     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/actr_i_reg[0]
    SLICE_X64Y120        LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_11/O
                         net (fo=18, routed)          0.536     7.989    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X65Y121        LUT5 (Prop_lut5_I3_O)        0.111     8.100 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_12/O
                         net (fo=7, routed)           0.563     8.662    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/d_tx_inferred_i_7
    SLICE_X64Y119        LUT6 (Prop_lut6_I2_O)        0.247     8.909 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_4/O
                         net (fo=1, routed)           0.553     9.463    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[4]
    SLICE_X66Y119        LUT2 (Prop_lut2_I1_O)        0.114     9.577 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_4/O
                         net (fo=8, routed)           0.531    10.108    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[4]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.239    10.347 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.501    10.847    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X66Y119        LUT5 (Prop_lut5_I3_O)        0.100    10.947 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.288    11.235    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X67Y119        LUT4 (Prop_lut4_I0_O)        0.258    11.493 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[7]_i_1/O
                         net (fo=1, routed)           0.320    11.813    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[7]
    SLICE_X68Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.160    19.789    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X68Y120        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]/C
                         clock pessimism              0.204    19.992    
                         clock uncertainty           -0.065    19.927    
    SLICE_X68Y120        FDRE (Setup_fdre_C_D)       -0.152    19.775    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[7]
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  7.962    

Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 1.631ns (21.160%)  route 6.077ns (78.840%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 19.787 - 16.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.271     4.043    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X65Y110        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=35, routed)          1.090     5.474    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X68Y119        LUT3 (Prop_lut3_I2_O)        0.097     5.571 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=8, routed)           0.811     6.382    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr0
    SLICE_X67Y117        LUT5 (Prop_lut5_I3_O)        0.097     6.479 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.223     6.702    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X66Y118        LUT6 (Prop_lut6_I5_O)        0.097     6.799 r  endpoint_inst/pdts_endpoint_inst/ep/rx/active_i_2/O
                         net (fo=4, routed)           0.557     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/actr_i_reg[0]
    SLICE_X64Y120        LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_11/O
                         net (fo=18, routed)          0.536     7.989    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X65Y121        LUT5 (Prop_lut5_I3_O)        0.111     8.100 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_12/O
                         net (fo=7, routed)           0.746     8.846    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/d_tx_inferred_i_7
    SLICE_X64Y120        LUT6 (Prop_lut6_I2_O)        0.247     9.093 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_7/O
                         net (fo=1, routed)           0.612     9.705    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[1]
    SLICE_X66Y120        LUT2 (Prop_lut2_I0_O)        0.097     9.802 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_7/O
                         net (fo=10, routed)          0.376    10.178    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[1]
    SLICE_X67Y120        LUT3 (Prop_lut3_I1_O)        0.111    10.289 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.705    10.994    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.239    11.233 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.421    11.654    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X69Y121        LUT2 (Prop_lut2_I0_O)        0.097    11.751 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.751    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[0]
    SLICE_X69Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.158    19.787    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X69Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]/C
                         clock pessimism              0.204    19.990    
                         clock uncertainty           -0.065    19.925    
    SLICE_X69Y121        FDRE (Setup_fdre_C_D)        0.030    19.955    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[0]
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.222ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.724ns  (logic 1.647ns (21.324%)  route 6.077ns (78.676%))
  Logic Levels:           10  (LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 19.787 - 16.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.271     4.043    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X65Y110        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=35, routed)          1.090     5.474    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X68Y119        LUT3 (Prop_lut3_I2_O)        0.097     5.571 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=8, routed)           0.811     6.382    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr0
    SLICE_X67Y117        LUT5 (Prop_lut5_I3_O)        0.097     6.479 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.223     6.702    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X66Y118        LUT6 (Prop_lut6_I5_O)        0.097     6.799 r  endpoint_inst/pdts_endpoint_inst/ep/rx/active_i_2/O
                         net (fo=4, routed)           0.557     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/actr_i_reg[0]
    SLICE_X64Y120        LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_11/O
                         net (fo=18, routed)          0.536     7.989    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X65Y121        LUT5 (Prop_lut5_I3_O)        0.111     8.100 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_12/O
                         net (fo=7, routed)           0.746     8.846    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/d_tx_inferred_i_7
    SLICE_X64Y120        LUT6 (Prop_lut6_I2_O)        0.247     9.093 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_7/O
                         net (fo=1, routed)           0.612     9.705    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[1]
    SLICE_X66Y120        LUT2 (Prop_lut2_I0_O)        0.097     9.802 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_7/O
                         net (fo=10, routed)          0.376    10.178    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[1]
    SLICE_X67Y120        LUT3 (Prop_lut3_I1_O)        0.111    10.289 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.705    10.994    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.239    11.233 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.421    11.654    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X69Y121        LUT2 (Prop_lut2_I0_O)        0.113    11.767 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_1/O
                         net (fo=1, routed)           0.000    11.767    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[5]
    SLICE_X69Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.158    19.787    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X69Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]/C
                         clock pessimism              0.204    19.990    
                         clock uncertainty           -0.065    19.925    
    SLICE_X69Y121        FDRE (Setup_fdre_C_D)        0.064    19.989    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[5]
  -------------------------------------------------------------------
                         required time                         19.989    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  8.222    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 1.631ns (21.501%)  route 5.955ns (78.499%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 19.787 - 16.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.271     4.043    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X65Y110        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=35, routed)          1.090     5.474    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X68Y119        LUT3 (Prop_lut3_I2_O)        0.097     5.571 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=8, routed)           0.811     6.382    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr0
    SLICE_X67Y117        LUT5 (Prop_lut5_I3_O)        0.097     6.479 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.223     6.702    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X66Y118        LUT6 (Prop_lut6_I5_O)        0.097     6.799 r  endpoint_inst/pdts_endpoint_inst/ep/rx/active_i_2/O
                         net (fo=4, routed)           0.557     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/actr_i_reg[0]
    SLICE_X64Y120        LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_11/O
                         net (fo=18, routed)          0.536     7.989    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X65Y121        LUT5 (Prop_lut5_I3_O)        0.111     8.100 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_12/O
                         net (fo=7, routed)           0.746     8.846    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/d_tx_inferred_i_7
    SLICE_X64Y120        LUT6 (Prop_lut6_I2_O)        0.247     9.093 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_7/O
                         net (fo=1, routed)           0.612     9.705    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[1]
    SLICE_X66Y120        LUT2 (Prop_lut2_I0_O)        0.097     9.802 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_7/O
                         net (fo=10, routed)          0.376    10.178    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[1]
    SLICE_X67Y120        LUT3 (Prop_lut3_I1_O)        0.111    10.289 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.705    10.994    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.239    11.233 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.299    11.532    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X69Y121        LUT5 (Prop_lut5_I0_O)        0.097    11.629 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[1]_i_1/O
                         net (fo=1, routed)           0.000    11.629    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[1]
    SLICE_X69Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.158    19.787    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X69Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]/C
                         clock pessimism              0.204    19.990    
                         clock uncertainty           -0.065    19.925    
    SLICE_X69Y121        FDRE (Setup_fdre_C_D)        0.032    19.957    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[1]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                         -11.629    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.594ns  (logic 1.639ns (21.583%)  route 5.955ns (78.417%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 19.787 - 16.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.271     4.043    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X65Y110        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=35, routed)          1.090     5.474    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X68Y119        LUT3 (Prop_lut3_I2_O)        0.097     5.571 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=8, routed)           0.811     6.382    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr0
    SLICE_X67Y117        LUT5 (Prop_lut5_I3_O)        0.097     6.479 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.223     6.702    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X66Y118        LUT6 (Prop_lut6_I5_O)        0.097     6.799 r  endpoint_inst/pdts_endpoint_inst/ep/rx/active_i_2/O
                         net (fo=4, routed)           0.557     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/actr_i_reg[0]
    SLICE_X64Y120        LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_11/O
                         net (fo=18, routed)          0.536     7.989    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X65Y121        LUT5 (Prop_lut5_I3_O)        0.111     8.100 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_12/O
                         net (fo=7, routed)           0.746     8.846    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/d_tx_inferred_i_7
    SLICE_X64Y120        LUT6 (Prop_lut6_I2_O)        0.247     9.093 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_7/O
                         net (fo=1, routed)           0.612     9.705    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[1]
    SLICE_X66Y120        LUT2 (Prop_lut2_I0_O)        0.097     9.802 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_7/O
                         net (fo=10, routed)          0.376    10.178    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[1]
    SLICE_X67Y120        LUT3 (Prop_lut3_I1_O)        0.111    10.289 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.705    10.994    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.239    11.233 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.299    11.532    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X69Y121        LUT5 (Prop_lut5_I0_O)        0.105    11.637 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[3]_i_1/O
                         net (fo=1, routed)           0.000    11.637    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[3]
    SLICE_X69Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.158    19.787    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X69Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]/C
                         clock pessimism              0.204    19.990    
                         clock uncertainty           -0.065    19.925    
    SLICE_X69Y121        FDRE (Setup_fdre_C_D)        0.064    19.989    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[3]
  -------------------------------------------------------------------
                         required time                         19.989    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 1.631ns (21.724%)  route 5.877ns (78.276%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 19.787 - 16.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.271     4.043    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X65Y110        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=35, routed)          1.090     5.474    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X68Y119        LUT3 (Prop_lut3_I2_O)        0.097     5.571 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=8, routed)           0.811     6.382    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr0
    SLICE_X67Y117        LUT5 (Prop_lut5_I3_O)        0.097     6.479 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.223     6.702    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X66Y118        LUT6 (Prop_lut6_I5_O)        0.097     6.799 r  endpoint_inst/pdts_endpoint_inst/ep/rx/active_i_2/O
                         net (fo=4, routed)           0.557     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/actr_i_reg[0]
    SLICE_X64Y120        LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_11/O
                         net (fo=18, routed)          0.536     7.989    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X65Y121        LUT5 (Prop_lut5_I3_O)        0.111     8.100 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_12/O
                         net (fo=7, routed)           0.746     8.846    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/d_tx_inferred_i_7
    SLICE_X64Y120        LUT6 (Prop_lut6_I2_O)        0.247     9.093 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_7/O
                         net (fo=1, routed)           0.612     9.705    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[1]
    SLICE_X66Y120        LUT2 (Prop_lut2_I0_O)        0.097     9.802 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_7/O
                         net (fo=10, routed)          0.376    10.178    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[1]
    SLICE_X67Y120        LUT3 (Prop_lut3_I1_O)        0.111    10.289 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.705    10.994    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.239    11.233 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.221    11.454    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X69Y121        LUT6 (Prop_lut6_I0_O)        0.097    11.551 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[2]_i_1/O
                         net (fo=1, routed)           0.000    11.551    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[2]
    SLICE_X69Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.158    19.787    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X69Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]/C
                         clock pessimism              0.204    19.990    
                         clock uncertainty           -0.065    19.925    
    SLICE_X69Y121        FDRE (Setup_fdre_C_D)        0.033    19.958    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[2]
  -------------------------------------------------------------------
                         required time                         19.958    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.410ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 1.631ns (21.736%)  route 5.873ns (78.264%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 19.787 - 16.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.271     4.043    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X65Y110        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=35, routed)          1.090     5.474    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X68Y119        LUT3 (Prop_lut3_I2_O)        0.097     5.571 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=8, routed)           0.811     6.382    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr0
    SLICE_X67Y117        LUT5 (Prop_lut5_I3_O)        0.097     6.479 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.223     6.702    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X66Y118        LUT6 (Prop_lut6_I5_O)        0.097     6.799 r  endpoint_inst/pdts_endpoint_inst/ep/rx/active_i_2/O
                         net (fo=4, routed)           0.557     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/actr_i_reg[0]
    SLICE_X64Y120        LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_11/O
                         net (fo=18, routed)          0.536     7.989    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X65Y121        LUT5 (Prop_lut5_I3_O)        0.111     8.100 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_12/O
                         net (fo=7, routed)           0.746     8.846    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/d_tx_inferred_i_7
    SLICE_X64Y120        LUT6 (Prop_lut6_I2_O)        0.247     9.093 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_7/O
                         net (fo=1, routed)           0.612     9.705    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[1]
    SLICE_X66Y120        LUT2 (Prop_lut2_I0_O)        0.097     9.802 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_7/O
                         net (fo=10, routed)          0.376    10.178    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[1]
    SLICE_X67Y120        LUT3 (Prop_lut3_I1_O)        0.111    10.289 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_6/O
                         net (fo=1, routed)           0.705    10.994    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/p_11_in
    SLICE_X67Y120        LUT6 (Prop_lut6_I4_O)        0.239    11.233 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[5]_i_2/O
                         net (fo=6, routed)           0.217    11.450    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut17_out
    SLICE_X69Y121        LUT6 (Prop_lut6_I0_O)        0.097    11.547 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.547    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[4]
    SLICE_X69Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.158    19.787    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X69Y121        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]/C
                         clock pessimism              0.204    19.990    
                         clock uncertainty           -0.065    19.925    
    SLICE_X69Y121        FDRE (Setup_fdre_C_D)        0.032    19.957    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[4]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  8.410    

Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 1.790ns (24.243%)  route 5.594ns (75.757%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 19.790 - 16.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.271     4.043    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X65Y110        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=35, routed)          1.090     5.474    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X68Y119        LUT3 (Prop_lut3_I2_O)        0.097     5.571 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=8, routed)           0.811     6.382    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr0
    SLICE_X67Y117        LUT5 (Prop_lut5_I3_O)        0.097     6.479 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.223     6.702    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X66Y118        LUT6 (Prop_lut6_I5_O)        0.097     6.799 r  endpoint_inst/pdts_endpoint_inst/ep/rx/active_i_2/O
                         net (fo=4, routed)           0.557     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/actr_i_reg[0]
    SLICE_X64Y120        LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_11/O
                         net (fo=18, routed)          0.536     7.989    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X65Y121        LUT5 (Prop_lut5_I3_O)        0.111     8.100 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_12/O
                         net (fo=7, routed)           0.563     8.662    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/d_tx_inferred_i_7
    SLICE_X64Y119        LUT6 (Prop_lut6_I2_O)        0.247     8.909 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_4/O
                         net (fo=1, routed)           0.553     9.463    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[4]
    SLICE_X66Y119        LUT2 (Prop_lut2_I1_O)        0.114     9.577 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_4/O
                         net (fo=8, routed)           0.531    10.108    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[4]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.239    10.347 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.501    10.847    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X66Y119        LUT5 (Prop_lut5_I3_O)        0.100    10.947 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.229    11.177    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X68Y119        LUT6 (Prop_lut6_I5_O)        0.250    11.427 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[6]_i_1/O
                         net (fo=1, routed)           0.000    11.427    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[6]
    SLICE_X68Y119        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.161    19.790    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X68Y119        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]/C
                         clock pessimism              0.204    19.993    
                         clock uncertainty           -0.065    19.928    
    SLICE_X68Y119        FDRE (Setup_fdre_C_D)        0.069    19.997    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[6]
  -------------------------------------------------------------------
                         required time                         19.997    
                         arrival time                         -11.427    
  -------------------------------------------------------------------
                         slack                                  8.570    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 1.790ns (24.253%)  route 5.591ns (75.747%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 19.790 - 16.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.271     4.043    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X65Y110        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=35, routed)          1.090     5.474    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X68Y119        LUT3 (Prop_lut3_I2_O)        0.097     5.571 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=8, routed)           0.811     6.382    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr0
    SLICE_X67Y117        LUT5 (Prop_lut5_I3_O)        0.097     6.479 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.223     6.702    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X66Y118        LUT6 (Prop_lut6_I5_O)        0.097     6.799 r  endpoint_inst/pdts_endpoint_inst/ep/rx/active_i_2/O
                         net (fo=4, routed)           0.557     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/actr_i_reg[0]
    SLICE_X64Y120        LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_11/O
                         net (fo=18, routed)          0.536     7.989    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X65Y121        LUT5 (Prop_lut5_I3_O)        0.111     8.100 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_12/O
                         net (fo=7, routed)           0.563     8.662    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/d_tx_inferred_i_7
    SLICE_X64Y119        LUT6 (Prop_lut6_I2_O)        0.247     8.909 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_4/O
                         net (fo=1, routed)           0.553     9.463    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[4]
    SLICE_X66Y119        LUT2 (Prop_lut2_I1_O)        0.114     9.577 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_4/O
                         net (fo=8, routed)           0.531    10.108    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[4]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.239    10.347 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.501    10.847    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X66Y119        LUT5 (Prop_lut5_I3_O)        0.100    10.947 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.226    11.174    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X68Y119        LUT2 (Prop_lut2_I0_O)        0.250    11.424 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[8]_i_1/O
                         net (fo=1, routed)           0.000    11.424    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[8]
    SLICE_X68Y119        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.161    19.790    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X68Y119        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]/C
                         clock pessimism              0.204    19.993    
                         clock uncertainty           -0.065    19.928    
    SLICE_X68Y119        FDRE (Setup_fdre_C_D)        0.070    19.998    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[8]
  -------------------------------------------------------------------
                         required time                         19.998    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ep_clk62p5 rise@16.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 1.790ns (24.253%)  route 5.591ns (75.747%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 19.790 - 16.000 ) 
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.271     4.043    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X65Y110        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_fdre_C_Q)         0.341     4.384 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/stbo_reg/Q
                         net (fo=35, routed)          1.090     5.474    endpoint_inst/pdts_endpoint_inst/ep/rx/stbo
    SLICE_X68Y119        LUT3 (Prop_lut3_I2_O)        0.097     5.571 r  endpoint_inst/pdts_endpoint_inst/ep/rx/sctr[4]_i_2/O
                         net (fo=8, routed)           0.811     6.382    endpoint_inst/pdts_endpoint_inst/ep/rx/sctr0
    SLICE_X67Y117        LUT5 (Prop_lut5_I3_O)        0.097     6.479 r  endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f_i_2/O
                         net (fo=3, routed)           0.223     6.702    endpoint_inst/pdts_endpoint_inst/ep/rx/pend_f1__1
    SLICE_X66Y118        LUT6 (Prop_lut6_I5_O)        0.097     6.799 r  endpoint_inst/pdts_endpoint_inst/ep/rx/active_i_2/O
                         net (fo=4, routed)           0.557     7.356    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/actr_i_reg[0]
    SLICE_X64Y120        LUT4 (Prop_lut4_I2_O)        0.097     7.453 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_11/O
                         net (fo=18, routed)          0.536     7.989    endpoint_inst/pdts_endpoint_inst/ep/tx/smode__1
    SLICE_X65Y121        LUT5 (Prop_lut5_I3_O)        0.111     8.100 r  endpoint_inst/pdts_endpoint_inst/ep/tx/txphy_i_12/O
                         net (fo=7, routed)           0.563     8.662    endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/d_tx_inferred_i_7
    SLICE_X64Y119        LUT6 (Prop_lut6_I2_O)        0.247     8.909 r  endpoint_inst/pdts_endpoint_inst/ep/tx/cksum/crc/txphy_i_4/O
                         net (fo=1, routed)           0.553     9.463    endpoint_inst/pdts_endpoint_inst/ep/txphy/d[4]
    SLICE_X66Y119        LUT2 (Prop_lut2_I1_O)        0.114     9.577 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/d_tx_inferred_i_4/O
                         net (fo=8, routed)           0.531    10.108    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/d[4]
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.239    10.347 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/disp_i_2/O
                         net (fo=2, routed)           0.501    10.847    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dispOut143_out
    SLICE_X66Y119        LUT5 (Prop_lut5_I3_O)        0.100    10.947 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_3/O
                         net (fo=4, routed)           0.226    11.174    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut122_out
    SLICE_X68Y119        LUT6 (Prop_lut6_I5_O)        0.250    11.424 r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q[9]_i_1/O
                         net (fo=1, routed)           0.000    11.424    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/dataOut[9]
    SLICE_X68Y119        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.161    19.790    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/clk
    SLICE_X68Y119        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]/C
                         clock pessimism              0.204    19.993    
                         clock uncertainty           -0.065    19.928    
    SLICE_X68Y119        FDRE (Setup_fdre_C_D)        0.072    20.000    endpoint_inst/pdts_endpoint_inst/ep/txphy/enc/q_reg[9]
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  8.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[48][2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[49][2]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.961%)  route 0.180ns (56.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.654     1.933    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X57Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[48][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[48][2]/Q
                         net (fo=2, routed)           0.180     2.254    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[48][2]
    SLICE_X56Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[49][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.859     2.241    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X56Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[49][2]/C
                         clock pessimism             -0.109     2.132    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.063     2.195    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[49][2]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[59][2]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[60][2]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.509%)  route 0.245ns (63.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.654     1.933    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X57Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[59][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[59][2]/Q
                         net (fo=2, routed)           0.245     2.319    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[59][2]
    SLICE_X57Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[60][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.859     2.241    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X57Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[60][2]/C
                         clock pessimism             -0.109     2.132    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.071     2.203    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[60][2]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.176%)  route 0.083ns (30.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.581     1.859    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X63Y110        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.141     2.000 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr_reg[0]/Q
                         net (fo=7, routed)           0.083     2.083    endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr_reg[0]
    SLICE_X62Y110        LUT6 (Prop_lut6_I2_O)        0.045     2.128 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.128    endpoint_inst/pdts_endpoint_inst/ep/rxphy/plusOp__0[5]
    SLICE_X62Y110        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.852     2.234    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X62Y110        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr_reg[5]/C
                         clock pessimism             -0.362     1.872    
    SLICE_X62Y110        FDRE (Hold_fdre_C_D)         0.121     1.993    endpoint_inst/pdts_endpoint_inst/ep/rxphy/ectr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.970%)  route 0.073ns (34.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.573     1.851    endpoint_inst/pdts_endpoint_inst/ep/idle/clk
    SLICE_X58Y123        FDSE                                         r  endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y123        FDSE (Prop_fdse_C_Q)         0.141     1.992 r  endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[0]/Q
                         net (fo=2, routed)           0.073     2.065    endpoint_inst/pdts_endpoint_inst/ep/idle/Q[0]
    SLICE_X58Y123        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.841     2.223    endpoint_inst/pdts_endpoint_inst/ep/idle/clk
    SLICE_X58Y123        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[1]/C
                         clock pessimism             -0.372     1.851    
    SLICE_X58Y123        FDRE (Hold_fdre_C_D)         0.075     1.926    endpoint_inst/pdts_endpoint_inst/ep/idle/r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/cctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/cctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.658%)  route 0.093ns (33.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.581     1.859    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X61Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/cctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDRE (Prop_fdre_C_Q)         0.141     2.000 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/cctr_reg[0]/Q
                         net (fo=7, routed)           0.093     2.093    endpoint_inst/pdts_endpoint_inst/ep/rxphy/cctr_reg[0]
    SLICE_X60Y113        LUT6 (Prop_lut6_I2_O)        0.045     2.138 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/cctr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.138    endpoint_inst/pdts_endpoint_inst/ep/rxphy/plusOp[5]
    SLICE_X60Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/cctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.851     2.233    endpoint_inst/pdts_endpoint_inst/ep/rxphy/clk
    SLICE_X60Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/cctr_reg[5]/C
                         clock pessimism             -0.361     1.872    
    SLICE_X60Y113        FDRE (Hold_fdre_C_D)         0.121     1.993    endpoint_inst/pdts_endpoint_inst/ep/rxphy/cctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[58][8]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[59][8]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.128ns (25.689%)  route 0.370ns (74.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.589     1.867    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X53Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[58][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.128     1.995 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[58][8]/Q
                         net (fo=2, routed)           0.370     2.365    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[58][8]
    SLICE_X52Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[59][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.929     2.311    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X52Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[59][8]/C
                         clock pessimism             -0.109     2.202    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.010     2.212    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[59][8]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[44][8]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[45][8]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.528%)  route 0.243ns (65.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.655     1.934    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X50Y99         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[44][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.128     2.062 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[44][8]/Q
                         net (fo=2, routed)           0.243     2.305    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[44][8]
    SLICE_X50Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[45][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.859     2.241    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X50Y100        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[45][8]/C
                         clock pessimism             -0.109     2.132    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.017     2.149    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[45][8]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[33][9]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[34][9]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.926%)  route 0.125ns (47.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.654     1.933    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X51Y96         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[33][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[33][9]/Q
                         net (fo=2, routed)           0.125     2.199    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[33][9]
    SLICE_X49Y96         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[34][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.928     2.310    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/clk
    SLICE_X49Y96         FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[34][9]/C
                         clock pessimism             -0.341     1.969    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.072     2.041    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[34][9]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.578     1.856    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X62Y116        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_fdre_C_Q)         0.164     2.020 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[0]/Q
                         net (fo=1, routed)           0.055     2.075    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db[0]
    SLICE_X62Y116        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.847     2.229    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X62Y116        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]/C
                         clock pessimism             -0.373     1.856    
    SLICE_X62Y116        FDRE (Hold_fdre_C_D)         0.060     1.916    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_clk62p5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ep_clk62p5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_clk62p5 rise@0.000ns - ep_clk62p5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.584     1.862    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X60Y109        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_fdre_C_Q)         0.164     2.026 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db_reg[1]/Q
                         net (fo=1, routed)           0.055     2.081    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/db[1]
    SLICE_X60Y109        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_clk62p5 rise edge)
                                                      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.855     2.237    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/clk
    SLICE_X60Y109        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[1]/C
                         clock pessimism             -0.375     1.862    
    SLICE_X60Y109        FDRE (Hold_fdre_C_D)         0.060     1.922    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_clk/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y20   endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X52Y97     endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[20][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X54Y92     endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[20][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X56Y102    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[21][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X67Y110    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[21][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X70Y99     endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[21][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X58Y97     endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[21][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X68Y94     endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[21][3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X56Y102    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[21][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X85Y104    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[21][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X56Y102    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[22][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X85Y104    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[22][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X56Y102    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[23][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X87Y104    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[23][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X56Y102    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[24][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X87Y104    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[24][6]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X52Y97     endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[20][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X54Y92     endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[20][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X70Y99     endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[21][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X58Y97     endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[21][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X68Y94     endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[21][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X84Y98     endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[21][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X85Y104    endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[21][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X69Y91     endpoint_inst/pdts_endpoint_inst/ep/rxphy/c_del/s_reg[21][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  fclk0
  To Clock:  fclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk0
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y156    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y156    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y155    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[3].dfebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y155    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[3].dfebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y160    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y160    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y159    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[4].dfebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y159    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[4].dfebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y158    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk0
  To Clock:  mclk0

Setup :            0  Failing Endpoints,  Worst Slack        2.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        13.286ns  (logic 0.438ns (3.297%)  route 12.848ns (96.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 19.989 - 16.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328     4.103    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341     4.444 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431     4.875    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097     4.972 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        12.417    17.389    gen_spy_afe[0].gen_spy_bit[4].spy_inst/E[0]
    SLICE_X10Y74         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.359    19.989    gen_spy_afe[0].gen_spy_bit[4].spy_inst/mclk
    SLICE_X10Y74         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[1]/C
                         clock pessimism              0.144    20.133    
                         clock uncertainty           -0.097    20.036    
    SLICE_X10Y74         FDRE (Setup_fdre_C_CE)      -0.119    19.917    gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.917    
                         arrival time                         -17.389    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        13.286ns  (logic 0.438ns (3.297%)  route 12.848ns (96.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 19.989 - 16.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328     4.103    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341     4.444 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431     4.875    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097     4.972 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        12.417    17.389    gen_spy_afe[0].gen_spy_bit[5].spy_inst/E[0]
    SLICE_X10Y74         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.359    19.989    gen_spy_afe[0].gen_spy_bit[5].spy_inst/mclk
    SLICE_X10Y74         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[10]/C
                         clock pessimism              0.144    20.133    
                         clock uncertainty           -0.097    20.036    
    SLICE_X10Y74         FDRE (Setup_fdre_C_CE)      -0.119    19.917    gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         19.917    
                         arrival time                         -17.389    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        13.054ns  (logic 0.438ns (3.355%)  route 12.616ns (96.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 19.991 - 16.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328     4.103    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341     4.444 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431     4.875    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097     4.972 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        12.185    17.157    gen_spy_afe[0].gen_spy_bit[5].spy_inst/E[0]
    SLICE_X12Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.361    19.991    gen_spy_afe[0].gen_spy_bit[5].spy_inst/mclk
    SLICE_X12Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[11]/C
                         clock pessimism              0.144    20.135    
                         clock uncertainty           -0.097    20.038    
    SLICE_X12Y72         FDRE (Setup_fdre_C_CE)      -0.119    19.919    gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         19.919    
                         arrival time                         -17.157    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        13.054ns  (logic 0.438ns (3.355%)  route 12.616ns (96.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 19.991 - 16.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328     4.103    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341     4.444 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431     4.875    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097     4.972 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        12.185    17.157    gen_spy_afe[0].gen_spy_bit[5].spy_inst/E[0]
    SLICE_X12Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.361    19.991    gen_spy_afe[0].gen_spy_bit[5].spy_inst/mclk
    SLICE_X12Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[8]/C
                         clock pessimism              0.144    20.135    
                         clock uncertainty           -0.097    20.038    
    SLICE_X12Y72         FDRE (Setup_fdre_C_CE)      -0.119    19.919    gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         19.919    
                         arrival time                         -17.157    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        12.934ns  (logic 0.438ns (3.386%)  route 12.496ns (96.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 19.990 - 16.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328     4.103    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341     4.444 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431     4.875    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097     4.972 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        12.065    17.037    gen_spy_afe[0].gen_spy_bit[4].spy_inst/E[0]
    SLICE_X16Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.360    19.990    gen_spy_afe[0].gen_spy_bit[4].spy_inst/mclk
    SLICE_X16Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[2]/C
                         clock pessimism              0.144    20.134    
                         clock uncertainty           -0.097    20.037    
    SLICE_X16Y72         FDRE (Setup_fdre_C_CE)      -0.119    19.918    gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -17.037    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        12.934ns  (logic 0.438ns (3.386%)  route 12.496ns (96.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 19.990 - 16.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328     4.103    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341     4.444 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431     4.875    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097     4.972 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        12.065    17.037    gen_spy_afe[0].gen_spy_bit[5].spy_inst/E[0]
    SLICE_X16Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.360    19.990    gen_spy_afe[0].gen_spy_bit[5].spy_inst/mclk
    SLICE_X16Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[9]/C
                         clock pessimism              0.144    20.134    
                         clock uncertainty           -0.097    20.037    
    SLICE_X16Y72         FDRE (Setup_fdre_C_CE)      -0.119    19.918    gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         19.918    
                         arrival time                         -17.037    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 0.438ns (3.424%)  route 12.355ns (96.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 19.995 - 16.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328     4.103    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341     4.444 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431     4.875    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097     4.972 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        11.924    16.895    gen_spy_afe[0].gen_spy_bit[5].spy_inst/E[0]
    SLICE_X16Y67         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.365    19.995    gen_spy_afe[0].gen_spy_bit[5].spy_inst/mclk
    SLICE_X16Y67         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[2]/C
                         clock pessimism              0.144    20.139    
                         clock uncertainty           -0.097    20.042    
    SLICE_X16Y67         FDRE (Setup_fdre_C_CE)      -0.119    19.923    gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.923    
                         arrival time                         -16.895    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 0.438ns (3.424%)  route 12.355ns (96.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 19.995 - 16.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328     4.103    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341     4.444 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431     4.875    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097     4.972 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        11.924    16.895    gen_spy_afe[0].gen_spy_bit[5].spy_inst/E[0]
    SLICE_X16Y67         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.365    19.995    gen_spy_afe[0].gen_spy_bit[5].spy_inst/mclk
    SLICE_X16Y67         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[3]/C
                         clock pessimism              0.144    20.139    
                         clock uncertainty           -0.097    20.042    
    SLICE_X16Y67         FDRE (Setup_fdre_C_CE)      -0.119    19.923    gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.923    
                         arrival time                         -16.895    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        12.722ns  (logic 0.438ns (3.443%)  route 12.284ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 19.994 - 16.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328     4.103    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341     4.444 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431     4.875    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097     4.972 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        11.853    16.824    gen_spy_afe[0].gen_spy_bit[7].spy_inst/E[0]
    SLICE_X10Y79         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.364    19.994    gen_spy_afe[0].gen_spy_bit[7].spy_inst/mclk
    SLICE_X10Y79         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[1]/C
                         clock pessimism              0.144    20.138    
                         clock uncertainty           -0.097    20.041    
    SLICE_X10Y79         FDRE (Setup_fdre_C_CE)      -0.119    19.922    gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.922    
                         arrival time                         -16.824    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk0 rise@16.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        12.722ns  (logic 0.438ns (3.443%)  route 12.284ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 19.994 - 16.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.849     2.692    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.769 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.526     4.295    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.416     0.879 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.817     2.696    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.076     2.772 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.516     4.288    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.244     1.043 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655     2.699    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.775 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328     4.103    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341     4.444 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431     4.875    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097     4.972 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        11.853    16.824    gen_spy_afe[0].gen_spy_bit[7].spy_inst/E[0]
    SLICE_X10Y79         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)     16.000    16.000 r  
    AB2                                               0.000    16.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.801    16.801 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           1.753    18.554    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.073    18.627 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          1.423    20.050    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.219    16.831 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           1.725    18.557    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    18.629 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        1.414    20.042    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.060    16.982 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    18.559    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.631 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.364    19.994    gen_spy_afe[0].gen_spy_bit[7].spy_inst/mclk
    SLICE_X10Y79         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[8]/C
                         clock pessimism              0.144    20.138    
                         clock uncertainty           -0.097    20.041    
    SLICE_X10Y79         FDRE (Setup_fdre_C_CE)      -0.119    19.922    gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         19.922    
                         arrival time                         -16.824    
  -------------------------------------------------------------------
                         slack                                  3.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 core_inst/sender1_inst/ch2_3_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender1_inst/fifo_gen[6].fifo18e1_inst/DI[11]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.266%)  route 0.243ns (59.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.642     1.923    core_inst/sender1_inst/mclk
    SLICE_X62Y66         FDRE                                         r  core_inst/sender1_inst/ch2_3_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.164     2.087 r  core_inst/sender1_inst/ch2_3_reg_reg[7]/Q
                         net (fo=1, routed)           0.243     2.330    core_inst/sender1_inst/temp[6]_27[11]
    RAMB18_X3Y24         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[6].fifo18e1_inst/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.956     2.340    core_inst/sender1_inst/mclk
    RAMB18_X3Y24         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[6].fifo18e1_inst/WRCLK
                         clock pessimism             -0.362     1.978    
    RAMB18_X3Y24         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[11])
                                                      0.296     2.274    core_inst/sender1_inst/fifo_gen[6].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[4].spy_inst/addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.680%)  route 0.182ns (56.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.623     1.903    gen_spy_afe[2].gen_spy_bit[4].spy_inst/mclk
    SLICE_X11Y113        FDRE                                         r  gen_spy_afe[2].gen_spy_bit[4].spy_inst/addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141     2.044 r  gen_spy_afe[2].gen_spy_bit[4].spy_inst/addr_reg_reg[11]/Q
                         net (fo=6, routed)           0.182     2.226    gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ADDRARDADDR[11]
    RAMB18_X0Y45         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.930     2.314    gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/mclk
    RAMB18_X0Y45         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.338     1.976    
    RAMB18_X0Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.159    gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[3].spy_inst/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.204%)  route 0.164ns (53.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.639     1.920    gen_spy_afe[1].gen_spy_bit[3].spy_inst/mclk
    SLICE_X63Y69         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     2.061 r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/addr_reg_reg[0]/Q
                         net (fo=7, routed)           0.164     2.225    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ADDRARDADDR[0]
    RAMB18_X3Y27         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.949     2.333    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X3Y27         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.362     1.971    
    RAMB18_X3Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.154    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.009%)  route 0.165ns (53.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.650     1.931    gen_spy_afe[1].gen_spy_bit[6].spy_inst/mclk
    SLICE_X43Y89         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     2.072 r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg_reg[6]/Q
                         net (fo=6, routed)           0.165     2.237    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ADDRARDADDR[6]
    RAMB18_X2Y35         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.961     2.345    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X2Y35         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.362     1.983    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.166    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.761%)  route 0.167ns (54.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.650     1.931    gen_spy_afe[1].gen_spy_bit[6].spy_inst/mclk
    SLICE_X43Y88         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     2.072 r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg_reg[2]/Q
                         net (fo=6, routed)           0.167     2.239    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ADDRARDADDR[2]
    RAMB18_X2Y35         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.961     2.345    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X2Y35         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.362     1.983    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.166    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.200%)  route 0.171ns (54.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.618     1.898    gen_spy_afe[2].gen_spy_bit[7].spy_inst/mclk
    SLICE_X23Y132        FDRE                                         r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.141     2.039 r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg_reg[4]/Q
                         net (fo=6, routed)           0.171     2.210    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ADDRARDADDR[4]
    RAMB18_X1Y53         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.925     2.309    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X1Y53         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.360     1.949    
    RAMB18_X1Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.132    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.200%)  route 0.171ns (54.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.618     1.898    gen_spy_afe[2].gen_spy_bit[7].spy_inst/mclk
    SLICE_X23Y132        FDRE                                         r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.141     2.039 r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg_reg[4]/Q
                         net (fo=6, routed)           0.171     2.210    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ADDRARDADDR[4]
    RAMB18_X1Y52         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.925     2.309    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X1Y52         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.360     1.949    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.132    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.812%)  route 0.174ns (55.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.585     1.865    gen_spy_afe[4].gen_spy_bit[5].spy_inst/mclk
    SLICE_X43Y140        FDRE                                         r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y140        FDRE (Prop_fdre_C_Q)         0.141     2.006 r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg_reg[8]/Q
                         net (fo=6, routed)           0.174     2.180    gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ADDRARDADDR[8]
    RAMB18_X2Y57         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.893     2.277    gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X2Y57         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.359     1.918    
    RAMB18_X2Y57         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.101    gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.812%)  route 0.174ns (55.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.585     1.865    gen_spy_afe[4].gen_spy_bit[5].spy_inst/mclk
    SLICE_X43Y140        FDRE                                         r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y140        FDRE (Prop_fdre_C_Q)         0.141     2.006 r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg_reg[8]/Q
                         net (fo=6, routed)           0.174     2.180    gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ADDRARDADDR[8]
    RAMB18_X2Y56         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.893     2.277    gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/mclk
    RAMB18_X2Y56         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.359     1.918    
    RAMB18_X2Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.101    gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[3].spy_inst/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk0 rise@0.000ns - mclk0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.178%)  route 0.359ns (71.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.829     1.250    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.027     1.277 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.692     1.969    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.479 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.773     1.253    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.279 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.679     1.958    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.401     0.557 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698     1.255    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.281 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.688     1.969    gen_spy_afe[2].gen_spy_bit[3].spy_inst/mclk
    SLICE_X24Y95         FDRE                                         r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_fdre_C_Q)         0.141     2.110 r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/addr_reg_reg[8]/Q
                         net (fo=6, routed)           0.359     2.469    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ADDRARDADDR[8]
    RAMB18_X1Y41         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mclk0 rise edge)      0.000     0.000 r  
    AB2                                               0.000     0.000 r  adn2814_clk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/adn2814_clk_p
    AB2                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  endpoint_inst/cdr_clk_ibuf_inst/O
                         net (fo=1, routed)           0.894     1.350    endpoint_inst/adn2814_clk_ibuf
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.380 r  endpoint_inst/cdr_clk_bufg_inst/O
                         net (fo=65, routed)          0.966     2.346    endpoint_inst/pdts_endpoint_inst/ep/clkgen/CLK
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.837     0.510 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKOUT0
                         net (fo=1, routed)           0.844     1.353    endpoint_inst/pdts_endpoint_inst/ep/clkgen/clki
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.382 r  endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufg0/O
                         net (fo=1037, routed)        0.953     2.335    endpoint_inst/ep_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.735     0.600 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755     1.355    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.384 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.932     2.316    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X1Y41         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.109     2.207    
    RAMB18_X1Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.390    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y156    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[3].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y160    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[4].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y158    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[5].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y166    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[6].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y170    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[7].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y224    fe_inst/gen_afe[4].AFE1_4.afe_inst/ffebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y210    fe_inst/gen_afe[4].AFE1_4.afe_inst/genfebit[0].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y208    fe_inst/gen_afe[4].AFE1_4.afe_inst/genfebit[1].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y214    fe_inst/gen_afe[4].AFE1_4.afe_inst/genfebit[2].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y218    fe_inst/gen_afe[4].AFE1_4.afe_inst/genfebit[3].dfebit_inst/IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X14Y136    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[0].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X14Y136    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[0].srlc32e_1_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[10].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[10].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[10].srlc32e_1_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[10].srlc32e_1_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X12Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[11].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X12Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[11].srlc32e_1_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[12].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[12].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X14Y136    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X14Y136    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[0].srlc32e_1_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[10].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[10].srlc32e_1_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X12Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[11].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X12Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[11].srlc32e_1_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[12].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[12].srlc32e_1_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X10Y132    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[13].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X14Y94     gen_spy_afe[1].gen_spy_bit[5].spy_inst/gendelay[0].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout0
  To Clock:  mmcm1_clkfbout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y8    endpoint_inst/mmcm1_clkfb_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ep_clkfbout
  To Clock:  ep_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_clkfbout
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         3.200       1.608      BUFGCTRL_X0Y22   endpoint_inst/pdts_endpoint_inst/ep/clkgen/bufgfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         3.200       1.951      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         3.200       1.951      MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       3.200       96.800     MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       3.200       210.160    MMCME2_ADV_X1Y4  endpoint_inst/pdts_endpoint_inst/ep/clkgen/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
  To Clock:  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.159       1.735      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.159       2.567      BUFGCTRL_X0Y21      core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.159       95.841     MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.080       0.680      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.079       0.679      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  daq_clkfbout
  To Clock:  daq_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_clkfbout
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.159       95.841     MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.159       209.201    MMCME2_ADV_X1Y3  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  daqclk0
  To Clock:  daqclk0

Setup :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 1.523ns (21.295%)  route 5.629ns (78.705%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 13.310 - 8.318 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.244     5.318    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X63Y168        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y168        FDRE (Prop_fdre_C_Q)         0.341     5.659 r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.646     6.306    core_inst/sender3_inst/crc_inst/Q[3]
    SLICE_X63Y167        LUT5 (Prop_lut5_I2_O)        0.097     6.403 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2/O
                         net (fo=128, routed)         1.819     8.221    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2_n_0
    SLICE_X79Y129        LUT3 (Prop_lut3_I1_O)        0.239     8.460 r  core_inst/sender3_inst/crc_inst/dout_reg[30]_i_4__2/O
                         net (fo=1, routed)           1.264     9.724    core_inst/sender3_inst/crc_inst/dout_reg[30]_i_4__2_n_0
    SLICE_X80Y166        LUT6 (Prop_lut6_I5_O)        0.097     9.821 r  core_inst/sender3_inst/crc_inst/dout_reg[30]_i_2__2/O
                         net (fo=1, routed)           0.000     9.821    core_inst/sender3_inst/crc_inst/dout_reg[30]_i_2__2_n_0
    SLICE_X80Y166        MUXF7 (Prop_muxf7_I0_O)      0.182    10.003 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[30]_i_1__2/O
                         net (fo=4, routed)           0.847    10.851    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_9
    SLICE_X73Y167        LUT3 (Prop_lut3_I0_O)        0.231    11.082 r  core_inst/sender3_inst/crc_inst/lfsr_c[4]_i_4__2/O
                         net (fo=3, routed)           0.453    11.534    core_inst/sender3_inst/crc_inst/lfsr_c[4]_i_4__2_n_0
    SLICE_X70Y168        LUT6 (Prop_lut6_I5_O)        0.239    11.773 r  core_inst/sender3_inst/crc_inst/lfsr_c[4]_i_3__2/O
                         net (fo=1, routed)           0.600    12.373    core_inst/sender3_inst/crc_inst/lfsr_c[4]_i_3__2_n_0
    SLICE_X69Y168        LUT6 (Prop_lut6_I2_O)        0.097    12.470 r  core_inst/sender3_inst/crc_inst/lfsr_c[4]_i_1__2/O
                         net (fo=1, routed)           0.000    12.470    core_inst/sender3_inst/crc_inst/lfsr_c041_out
    SLICE_X69Y168        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.141    13.310    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X69Y168        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[4]/C
                         clock pessimism              0.282    13.592    
                         clock uncertainty           -0.062    13.531    
    SLICE_X69Y168        FDSE (Setup_fdse_C_D)        0.030    13.561    core_inst/sender3_inst/crc_inst/lfsr_c_reg[4]
  -------------------------------------------------------------------
                         required time                         13.561    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.339ns (18.654%)  route 5.839ns (81.346%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 13.310 - 8.318 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.244     5.318    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X63Y168        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y168        FDRE (Prop_fdre_C_Q)         0.341     5.659 r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.646     6.306    core_inst/sender3_inst/crc_inst/Q[3]
    SLICE_X63Y167        LUT5 (Prop_lut5_I2_O)        0.097     6.403 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2/O
                         net (fo=128, routed)         1.878     8.280    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2_n_0
    SLICE_X79Y125        LUT5 (Prop_lut5_I3_O)        0.239     8.519 r  core_inst/sender3_inst/crc_inst/dout_reg[12]_i_4__2/O
                         net (fo=1, routed)           1.305     9.824    core_inst/sender3_inst/crc_inst/dout_reg[12]_i_4__2_n_0
    SLICE_X80Y166        LUT6 (Prop_lut6_I5_O)        0.097     9.921 r  core_inst/sender3_inst/crc_inst/dout_reg[12]_i_2__2/O
                         net (fo=1, routed)           0.000     9.921    core_inst/sender3_inst/crc_inst/dout_reg[12]_i_2__2_n_0
    SLICE_X80Y166        MUXF7 (Prop_muxf7_I0_O)      0.156    10.077 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[12]_i_1__2/O
                         net (fo=5, routed)           0.906    10.983    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_11
    SLICE_X70Y168        LUT3 (Prop_lut3_I2_O)        0.215    11.198 r  core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_8/O
                         net (fo=3, routed)           0.620    11.818    core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_8_n_0
    SLICE_X69Y168        LUT6 (Prop_lut6_I3_O)        0.097    11.915 r  core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_2__2/O
                         net (fo=4, routed)           0.485    12.400    core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_2__2_n_0
    SLICE_X68Y168        LUT6 (Prop_lut6_I3_O)        0.097    12.497 r  core_inst/sender3_inst/crc_inst/lfsr_c[13]_i_1__2/O
                         net (fo=1, routed)           0.000    12.497    core_inst/sender3_inst/crc_inst/lfsr_c056_out
    SLICE_X68Y168        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.141    13.310    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X68Y168        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[13]/C
                         clock pessimism              0.282    13.592    
                         clock uncertainty           -0.062    13.531    
    SLICE_X68Y168        FDSE (Setup_fdse_C_D)        0.069    13.600    core_inst/sender3_inst/crc_inst/lfsr_c_reg[13]
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 1.646ns (23.064%)  route 5.491ns (76.936%))
  Logic Levels:           7  (LUT3=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 13.308 - 8.318 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.244     5.318    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X63Y168        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y168        FDRE (Prop_fdre_C_Q)         0.341     5.659 r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.646     6.306    core_inst/sender3_inst/crc_inst/Q[3]
    SLICE_X63Y167        LUT5 (Prop_lut5_I2_O)        0.097     6.403 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2/O
                         net (fo=128, routed)         1.819     8.221    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2_n_0
    SLICE_X79Y129        LUT3 (Prop_lut3_I1_O)        0.257     8.478 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_9__2/O
                         net (fo=1, routed)           1.154     9.632    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_9__2_n_0
    SLICE_X80Y167        LUT6 (Prop_lut6_I5_O)        0.240     9.872 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_4__2/O
                         net (fo=1, routed)           0.000     9.872    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_4__2_n_0
    SLICE_X80Y167        MUXF7 (Prop_muxf7_I0_O)      0.156    10.028 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[31]_i_2__2/O
                         net (fo=2, routed)           0.520    10.548    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_27
    SLICE_X73Y167        LUT3 (Prop_lut3_I2_O)        0.215    10.763 r  core_inst/sender3_inst/crc_inst/lfsr_c[2]_i_2__2/O
                         net (fo=6, routed)           0.622    11.385    core_inst/sender3_inst/crc_inst/lfsr_c[2]_i_2__2_n_0
    SLICE_X72Y168        LUT3 (Prop_lut3_I2_O)        0.101    11.486 r  core_inst/sender3_inst/crc_inst/lfsr_c[11]_i_4__2/O
                         net (fo=4, routed)           0.730    12.216    core_inst/sender3_inst/crc_inst/lfsr_c[11]_i_4__2_n_0
    SLICE_X71Y167        LUT6 (Prop_lut6_I1_O)        0.239    12.455 r  core_inst/sender3_inst/crc_inst/lfsr_c[6]_i_1__2/O
                         net (fo=1, routed)           0.000    12.455    core_inst/sender3_inst/crc_inst/lfsr_c045_out
    SLICE_X71Y167        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.139    13.308    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X71Y167        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[6]/C
                         clock pessimism              0.282    13.590    
                         clock uncertainty           -0.062    13.529    
    SLICE_X71Y167        FDSE (Setup_fdse_C_D)        0.030    13.559    core_inst/sender3_inst/crc_inst/lfsr_c_reg[6]
  -------------------------------------------------------------------
                         required time                         13.559    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 1.482ns (20.993%)  route 5.577ns (79.007%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns = ( 13.311 - 8.318 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.245     5.319    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X62Y167        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y167        FDRE (Prop_fdre_C_Q)         0.361     5.680 r  core_inst/sender3_inst/FSM_sequential_state_reg[4]/Q
                         net (fo=18, routed)          0.522     6.202    core_inst/sender3_inst/crc_inst/Q[4]
    SLICE_X63Y167        LUT2 (Prop_lut2_I0_O)        0.199     6.401 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_8__2/O
                         net (fo=122, routed)         1.885     8.287    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_8__2_n_0
    SLICE_X79Y128        LUT5 (Prop_lut5_I2_O)        0.097     8.384 r  core_inst/sender3_inst/crc_inst/dout_reg[21]_i_4__2/O
                         net (fo=1, routed)           1.122     9.505    core_inst/sender3_inst/crc_inst/dout_reg[21]_i_4__2_n_0
    SLICE_X79Y166        LUT6 (Prop_lut6_I5_O)        0.097     9.602 r  core_inst/sender3_inst/crc_inst/dout_reg[21]_i_2__2/O
                         net (fo=1, routed)           0.000     9.602    core_inst/sender3_inst/crc_inst/dout_reg[21]_i_2__2_n_0
    SLICE_X79Y166        MUXF7 (Prop_muxf7_I0_O)      0.163     9.765 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[21]_i_1__2/O
                         net (fo=3, routed)           0.739    10.504    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_16
    SLICE_X68Y166        LUT3 (Prop_lut3_I0_O)        0.234    10.738 r  core_inst/sender3_inst/crc_inst/lfsr_c[19]_i_11__2/O
                         net (fo=7, routed)           0.614    11.352    core_inst/sender3_inst/crc_inst/lfsr_c[19]_i_11__2_n_0
    SLICE_X67Y168        LUT6 (Prop_lut6_I5_O)        0.234    11.586 r  core_inst/sender3_inst/crc_inst/lfsr_c[19]_i_4__2/O
                         net (fo=3, routed)           0.696    12.282    core_inst/sender3_inst/crc_inst/lfsr_c[19]_i_4__2_n_0
    SLICE_X69Y167        LUT6 (Prop_lut6_I0_O)        0.097    12.379 r  core_inst/sender3_inst/crc_inst/lfsr_c[19]_i_3__2/O
                         net (fo=1, routed)           0.000    12.379    core_inst/sender3_inst/crc_inst/p_41_out[19]
    SLICE_X69Y167        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.142    13.311    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X69Y167        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[19]/C
                         clock pessimism              0.282    13.593    
                         clock uncertainty           -0.062    13.532    
    SLICE_X69Y167        FDSE (Setup_fdse_C_D)        0.032    13.564    core_inst/sender3_inst/crc_inst/lfsr_c_reg[19]
  -------------------------------------------------------------------
                         required time                         13.564    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 1.502ns (21.251%)  route 5.566ns (78.749%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 13.308 - 8.318 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.244     5.318    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X63Y168        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y168        FDRE (Prop_fdre_C_Q)         0.341     5.659 r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.646     6.306    core_inst/sender3_inst/crc_inst/Q[3]
    SLICE_X63Y167        LUT5 (Prop_lut5_I2_O)        0.097     6.403 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2/O
                         net (fo=128, routed)         1.914     8.317    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2_n_0
    SLICE_X79Y124        LUT5 (Prop_lut5_I3_O)        0.239     8.556 r  core_inst/sender3_inst/crc_inst/dout_reg[16]_i_4__2/O
                         net (fo=1, routed)           1.339     9.896    core_inst/sender3_inst/crc_inst/dout_reg[16]_i_4__2_n_0
    SLICE_X79Y165        LUT6 (Prop_lut6_I5_O)        0.097     9.993 r  core_inst/sender3_inst/crc_inst/dout_reg[16]_i_2__2/O
                         net (fo=1, routed)           0.000     9.993    core_inst/sender3_inst/crc_inst/dout_reg[16]_i_2__2_n_0
    SLICE_X79Y165        MUXF7 (Prop_muxf7_I0_O)      0.163    10.156 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[16]_i_1__2/O
                         net (fo=5, routed)           0.637    10.792    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_18
    SLICE_X70Y166        LUT3 (Prop_lut3_I2_O)        0.234    11.026 r  core_inst/sender3_inst/crc_inst/lfsr_c[8]_i_4__2/O
                         net (fo=1, routed)           0.599    11.625    core_inst/sender3_inst/crc_inst/lfsr_c[8]_i_4__2_n_0
    SLICE_X70Y167        LUT6 (Prop_lut6_I1_O)        0.234    11.859 r  core_inst/sender3_inst/crc_inst/lfsr_c[8]_i_2__2/O
                         net (fo=1, routed)           0.430    12.289    core_inst/sender3_inst/crc_inst/lfsr_c[8]_i_2__2_n_0
    SLICE_X70Y167        LUT6 (Prop_lut6_I3_O)        0.097    12.386 r  core_inst/sender3_inst/crc_inst/lfsr_c[8]_i_1__2/O
                         net (fo=1, routed)           0.000    12.386    core_inst/sender3_inst/crc_inst/lfsr_c049_out
    SLICE_X70Y167        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.139    13.308    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X70Y167        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[8]/C
                         clock pessimism              0.282    13.590    
                         clock uncertainty           -0.062    13.529    
    SLICE_X70Y167        FDSE (Setup_fdse_C_D)        0.072    13.601    core_inst/sender3_inst/crc_inst/lfsr_c_reg[8]
  -------------------------------------------------------------------
                         required time                         13.601    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 1.339ns (18.948%)  route 5.728ns (81.052%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 13.309 - 8.318 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.244     5.318    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X63Y168        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y168        FDRE (Prop_fdre_C_Q)         0.341     5.659 r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.646     6.306    core_inst/sender3_inst/crc_inst/Q[3]
    SLICE_X63Y167        LUT5 (Prop_lut5_I2_O)        0.097     6.403 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2/O
                         net (fo=128, routed)         2.041     8.444    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2_n_0
    SLICE_X80Y124        LUT5 (Prop_lut5_I3_O)        0.239     8.683 r  core_inst/sender3_inst/crc_inst/dout_reg[20]_i_4__2/O
                         net (fo=1, routed)           1.384    10.067    core_inst/sender3_inst/crc_inst/dout_reg[20]_i_4__2_n_0
    SLICE_X74Y166        LUT6 (Prop_lut6_I5_O)        0.097    10.164 r  core_inst/sender3_inst/crc_inst/dout_reg[20]_i_2__2/O
                         net (fo=1, routed)           0.000    10.164    core_inst/sender3_inst/crc_inst/dout_reg[20]_i_2__2_n_0
    SLICE_X74Y166        MUXF7 (Prop_muxf7_I0_O)      0.156    10.320 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[20]_i_1__2/O
                         net (fo=4, routed)           0.425    10.745    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_22
    SLICE_X73Y167        LUT3 (Prop_lut3_I0_O)        0.215    10.960 r  core_inst/sender3_inst/crc_inst/lfsr_c[11]_i_2__2/O
                         net (fo=6, routed)           0.519    11.479    core_inst/sender3_inst/crc_inst/lfsr_c[11]_i_2__2_n_0
    SLICE_X72Y166        LUT6 (Prop_lut6_I3_O)        0.097    11.576 r  core_inst/sender3_inst/crc_inst/lfsr_c[16]_i_2__2/O
                         net (fo=3, routed)           0.712    12.288    core_inst/sender3_inst/crc_inst/lfsr_c[16]_i_2__2_n_0
    SLICE_X72Y166        LUT6 (Prop_lut6_I3_O)        0.097    12.385 r  core_inst/sender3_inst/crc_inst/lfsr_c[1]_i_1__2/O
                         net (fo=1, routed)           0.000    12.385    core_inst/sender3_inst/crc_inst/lfsr_c029_out
    SLICE_X72Y166        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.140    13.309    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X72Y166        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[1]/C
                         clock pessimism              0.282    13.591    
                         clock uncertainty           -0.062    13.530    
    SLICE_X72Y166        FDSE (Setup_fdse_C_D)        0.070    13.600    core_inst/sender3_inst/crc_inst/lfsr_c_reg[1]
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 1.339ns (19.098%)  route 5.672ns (80.902%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 13.309 - 8.318 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.244     5.318    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X63Y168        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y168        FDRE (Prop_fdre_C_Q)         0.341     5.659 r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.646     6.306    core_inst/sender3_inst/crc_inst/Q[3]
    SLICE_X63Y167        LUT5 (Prop_lut5_I2_O)        0.097     6.403 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2/O
                         net (fo=128, routed)         1.878     8.280    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2_n_0
    SLICE_X79Y125        LUT5 (Prop_lut5_I3_O)        0.239     8.519 r  core_inst/sender3_inst/crc_inst/dout_reg[12]_i_4__2/O
                         net (fo=1, routed)           1.305     9.824    core_inst/sender3_inst/crc_inst/dout_reg[12]_i_4__2_n_0
    SLICE_X80Y166        LUT6 (Prop_lut6_I5_O)        0.097     9.921 r  core_inst/sender3_inst/crc_inst/dout_reg[12]_i_2__2/O
                         net (fo=1, routed)           0.000     9.921    core_inst/sender3_inst/crc_inst/dout_reg[12]_i_2__2_n_0
    SLICE_X80Y166        MUXF7 (Prop_muxf7_I0_O)      0.156    10.077 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[12]_i_1__2/O
                         net (fo=5, routed)           0.906    10.983    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_11
    SLICE_X70Y168        LUT3 (Prop_lut3_I2_O)        0.215    11.198 r  core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_8/O
                         net (fo=3, routed)           0.620    11.818    core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_8_n_0
    SLICE_X69Y168        LUT6 (Prop_lut6_I3_O)        0.097    11.915 r  core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_2__2/O
                         net (fo=4, routed)           0.318    12.233    core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_2__2_n_0
    SLICE_X71Y166        LUT6 (Prop_lut6_I0_O)        0.097    12.330 r  core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_1__2/O
                         net (fo=1, routed)           0.000    12.330    core_inst/sender3_inst/crc_inst/lfsr_c064_out
    SLICE_X71Y166        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.140    13.309    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X71Y166        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[17]/C
                         clock pessimism              0.282    13.591    
                         clock uncertainty           -0.062    13.530    
    SLICE_X71Y166        FDSE (Setup_fdse_C_D)        0.032    13.562    core_inst/sender3_inst/crc_inst/lfsr_c_reg[17]
  -------------------------------------------------------------------
                         required time                         13.562    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 1.523ns (21.740%)  route 5.483ns (78.260%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 13.308 - 8.318 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.244     5.318    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X63Y168        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y168        FDRE (Prop_fdre_C_Q)         0.341     5.659 r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.646     6.306    core_inst/sender3_inst/crc_inst/Q[3]
    SLICE_X63Y167        LUT5 (Prop_lut5_I2_O)        0.097     6.403 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2/O
                         net (fo=128, routed)         1.819     8.221    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2_n_0
    SLICE_X79Y129        LUT3 (Prop_lut3_I1_O)        0.239     8.460 r  core_inst/sender3_inst/crc_inst/dout_reg[30]_i_4__2/O
                         net (fo=1, routed)           1.264     9.724    core_inst/sender3_inst/crc_inst/dout_reg[30]_i_4__2_n_0
    SLICE_X80Y166        LUT6 (Prop_lut6_I5_O)        0.097     9.821 r  core_inst/sender3_inst/crc_inst/dout_reg[30]_i_2__2/O
                         net (fo=1, routed)           0.000     9.821    core_inst/sender3_inst/crc_inst/dout_reg[30]_i_2__2_n_0
    SLICE_X80Y166        MUXF7 (Prop_muxf7_I0_O)      0.182    10.003 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[30]_i_1__2/O
                         net (fo=4, routed)           0.847    10.851    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_9
    SLICE_X73Y167        LUT3 (Prop_lut3_I0_O)        0.231    11.082 r  core_inst/sender3_inst/crc_inst/lfsr_c[4]_i_4__2/O
                         net (fo=3, routed)           0.616    11.697    core_inst/sender3_inst/crc_inst/lfsr_c[4]_i_4__2_n_0
    SLICE_X71Y168        LUT5 (Prop_lut5_I0_O)        0.239    11.936 r  core_inst/sender3_inst/crc_inst/lfsr_c[0]_i_2__2/O
                         net (fo=1, routed)           0.291    12.227    core_inst/sender3_inst/crc_inst/lfsr_c[0]_i_2__2_n_0
    SLICE_X71Y167        LUT6 (Prop_lut6_I2_O)        0.097    12.324 r  core_inst/sender3_inst/crc_inst/lfsr_c[0]_i_1__2/O
                         net (fo=1, routed)           0.000    12.324    core_inst/sender3_inst/crc_inst/lfsr_c0
    SLICE_X71Y167        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.139    13.308    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X71Y167        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[0]/C
                         clock pessimism              0.282    13.590    
                         clock uncertainty           -0.062    13.529    
    SLICE_X71Y167        FDSE (Setup_fdse_C_D)        0.032    13.561    core_inst/sender3_inst/crc_inst/lfsr_c_reg[0]
  -------------------------------------------------------------------
                         required time                         13.561    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 1.646ns (23.411%)  route 5.385ns (76.589%))
  Logic Levels:           7  (LUT3=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 13.308 - 8.318 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.244     5.318    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X63Y168        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y168        FDRE (Prop_fdre_C_Q)         0.341     5.659 r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.646     6.306    core_inst/sender3_inst/crc_inst/Q[3]
    SLICE_X63Y167        LUT5 (Prop_lut5_I2_O)        0.097     6.403 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2/O
                         net (fo=128, routed)         1.819     8.221    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2_n_0
    SLICE_X79Y129        LUT3 (Prop_lut3_I1_O)        0.257     8.478 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_9__2/O
                         net (fo=1, routed)           1.154     9.632    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_9__2_n_0
    SLICE_X80Y167        LUT6 (Prop_lut6_I5_O)        0.240     9.872 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_4__2/O
                         net (fo=1, routed)           0.000     9.872    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_4__2_n_0
    SLICE_X80Y167        MUXF7 (Prop_muxf7_I0_O)      0.156    10.028 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[31]_i_2__2/O
                         net (fo=2, routed)           0.520    10.548    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_27
    SLICE_X73Y167        LUT3 (Prop_lut3_I2_O)        0.215    10.763 r  core_inst/sender3_inst/crc_inst/lfsr_c[2]_i_2__2/O
                         net (fo=6, routed)           0.622    11.385    core_inst/sender3_inst/crc_inst/lfsr_c[2]_i_2__2_n_0
    SLICE_X72Y168        LUT3 (Prop_lut3_I2_O)        0.101    11.486 r  core_inst/sender3_inst/crc_inst/lfsr_c[11]_i_4__2/O
                         net (fo=4, routed)           0.624    12.110    core_inst/sender3_inst/crc_inst/lfsr_c[11]_i_4__2_n_0
    SLICE_X70Y167        LUT6 (Prop_lut6_I5_O)        0.239    12.349 r  core_inst/sender3_inst/crc_inst/lfsr_c[7]_i_1__2/O
                         net (fo=1, routed)           0.000    12.349    core_inst/sender3_inst/crc_inst/lfsr_c047_out
    SLICE_X70Y167        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.139    13.308    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X70Y167        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[7]/C
                         clock pessimism              0.282    13.590    
                         clock uncertainty           -0.062    13.529    
    SLICE_X70Y167        FDSE (Setup_fdse_C_D)        0.069    13.598    core_inst/sender3_inst/crc_inst/lfsr_c_reg[7]
  -------------------------------------------------------------------
                         required time                         13.598    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/crc_inst/lfsr_c_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.318ns  (daqclk0 rise@8.318ns - daqclk0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 1.339ns (19.031%)  route 5.697ns (80.969%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 13.310 - 8.318 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.244     5.318    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X63Y168        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y168        FDRE (Prop_fdre_C_Q)         0.341     5.659 r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.646     6.306    core_inst/sender3_inst/crc_inst/Q[3]
    SLICE_X63Y167        LUT5 (Prop_lut5_I2_O)        0.097     6.403 r  core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2/O
                         net (fo=128, routed)         1.878     8.280    core_inst/sender3_inst/crc_inst/dout_reg[31]_i_6__2_n_0
    SLICE_X79Y125        LUT5 (Prop_lut5_I3_O)        0.239     8.519 r  core_inst/sender3_inst/crc_inst/dout_reg[12]_i_4__2/O
                         net (fo=1, routed)           1.305     9.824    core_inst/sender3_inst/crc_inst/dout_reg[12]_i_4__2_n_0
    SLICE_X80Y166        LUT6 (Prop_lut6_I5_O)        0.097     9.921 r  core_inst/sender3_inst/crc_inst/dout_reg[12]_i_2__2/O
                         net (fo=1, routed)           0.000     9.921    core_inst/sender3_inst/crc_inst/dout_reg[12]_i_2__2_n_0
    SLICE_X80Y166        MUXF7 (Prop_muxf7_I0_O)      0.156    10.077 r  core_inst/sender3_inst/crc_inst/dout_reg_reg[12]_i_1__2/O
                         net (fo=5, routed)           0.906    10.983    core_inst/sender3_inst/crc_inst/FSM_sequential_state_reg[4]_11
    SLICE_X70Y168        LUT3 (Prop_lut3_I2_O)        0.215    11.198 r  core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_8/O
                         net (fo=3, routed)           0.622    11.820    core_inst/sender3_inst/crc_inst/lfsr_c[17]_i_8_n_0
    SLICE_X68Y168        LUT6 (Prop_lut6_I4_O)        0.097    11.917 r  core_inst/sender3_inst/crc_inst/lfsr_c[5]_i_2__2/O
                         net (fo=1, routed)           0.340    12.257    core_inst/sender3_inst/crc_inst/lfsr_c[5]_i_2__2_n_0
    SLICE_X68Y168        LUT6 (Prop_lut6_I3_O)        0.097    12.354 r  core_inst/sender3_inst/crc_inst/lfsr_c[5]_i_1__2/O
                         net (fo=1, routed)           0.000    12.354    core_inst/sender3_inst/crc_inst/lfsr_c043_out
    SLICE_X68Y168        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    8.318     8.318 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.318 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.390    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     9.462 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264    10.727    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.792 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    12.097    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.169 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         1.141    13.310    core_inst/sender3_inst/crc_inst/GT3_TXUSRCLK2_OUT
    SLICE_X68Y168        FDSE                                         r  core_inst/sender3_inst/crc_inst/lfsr_c_reg[5]/C
                         clock pessimism              0.282    13.592    
                         clock uncertainty           -0.062    13.531    
    SLICE_X68Y168        FDSE (Setup_fdse_C_D)        0.072    13.603    core_inst/sender3_inst/crc_inst/lfsr_c_reg[5]
  -------------------------------------------------------------------
                         required time                         13.603    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                  1.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.164ns (31.188%)  route 0.362ns (68.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.564     2.288    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X84Y135        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y135        FDRE (Prop_fdre_C_Q)         0.164     2.452 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[9]/Q
                         net (fo=1, routed)           0.362     2.814    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/Q[1]
    RAMB18_X5Y55         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.880     2.965    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X5Y55         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.596     2.370    
    RAMB18_X5Y55         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.666    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.164ns (29.456%)  route 0.393ns (70.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.564     2.288    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X84Y135        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y135        FDRE (Prop_fdre_C_Q)         0.164     2.452 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[15]/Q
                         net (fo=1, routed)           0.393     2.844    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/Q[3]
    RAMB18_X5Y54         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.880     2.965    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X5Y54         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.596     2.370    
    RAMB18_X5Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.666    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.164ns (29.331%)  route 0.395ns (70.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.577     2.301    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X90Y141        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y141        FDRE (Prop_fdre_C_Q)         0.164     2.465 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[4]/Q
                         net (fo=1, routed)           0.395     2.860    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/Q[0]
    RAMB18_X6Y57         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.894     2.979    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y57         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.596     2.384    
    RAMB18_X6Y57         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.680    core_inst/sender0_spy_hi_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.324%)  route 0.275ns (62.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.960ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.576     2.300    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X96Y131        FDRE                                         r  core_inst/sender0_spy_lo_inst/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y131        FDRE (Prop_fdre_C_Q)         0.164     2.464 r  core_inst/sender0_spy_lo_inst/addr_reg_reg[8]/Q
                         net (fo=6, routed)           0.275     2.739    core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ADDRARDADDR[8]
    RAMB18_X5Y53         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.875     2.960    core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X5Y53         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.596     2.365    
    RAMB18_X5Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.548    core_inst/sender0_spy_lo_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender3_inst/kout_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.100%)  route 0.140ns (42.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.570     2.294    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X63Y168        FDRE                                         r  core_inst/sender3_inst/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y168        FDRE (Prop_fdre_C_Q)         0.141     2.435 f  core_inst/sender3_inst/FSM_sequential_state_reg[3]/Q
                         net (fo=20, routed)          0.140     2.575    core_inst/sender3_inst/state[3]
    SLICE_X62Y168        LUT6 (Prop_lut6_I1_O)        0.045     2.620 r  core_inst/sender3_inst/kout_reg[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.620    core_inst/sender3_inst/kout_reg[0]_i_1__2_n_0
    SLICE_X62Y168        FDRE                                         r  core_inst/sender3_inst/kout_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.838     2.924    core_inst/sender3_inst/GT3_TXUSRCLK2_OUT
    SLICE_X62Y168        FDRE                                         r  core_inst/sender3_inst/kout_reg_reg[0]/C
                         clock pessimism             -0.618     2.307    
    SLICE_X62Y168        FDRE (Hold_fdre_C_D)         0.120     2.427    core_inst/sender3_inst/kout_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.503%)  route 0.636ns (79.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.564     2.288    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X80Y135        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.164     2.452 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[14]/Q
                         net (fo=1, routed)           0.636     3.088    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/Q[2]
    RAMB18_X5Y54         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.880     2.965    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X5Y54         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.367     2.599    
    RAMB18_X5Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.895    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/dia_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.503%)  route 0.636ns (79.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.279ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.555     2.279    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X80Y125        FDRE                                         r  core_inst/sender0_spy_lo_inst/dia_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.164     2.443 r  core_inst/sender0_spy_lo_inst/dia_reg_reg[2]/Q
                         net (fo=1, routed)           0.636     3.079    core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/Q[2]
    RAMB18_X5Y50         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.870     2.955    core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X5Y50         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.367     2.589    
    RAMB18_X5Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.885    core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.164ns (28.047%)  route 0.421ns (71.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.567     2.291    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X84Y140        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        FDRE (Prop_fdre_C_Q)         0.164     2.455 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[0]/Q
                         net (fo=1, routed)           0.421     2.875    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/Q[0]
    RAMB18_X6Y56         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.894     2.979    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X6Y56         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.596     2.384    
    RAMB18_X6Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.680    core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_hi_inst/dia_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.164ns (20.257%)  route 0.646ns (79.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.564     2.288    core_inst/sender0_spy_hi_inst/GT0_TXUSRCLK2_OUT
    SLICE_X80Y135        FDRE                                         r  core_inst/sender0_spy_hi_inst/dia_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        FDRE (Prop_fdre_C_Q)         0.164     2.452 r  core_inst/sender0_spy_hi_inst/dia_reg_reg[13]/Q
                         net (fo=1, routed)           0.646     3.097    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/Q[1]
    RAMB18_X5Y54         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.880     2.965    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X5Y54         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.367     2.599    
    RAMB18_X5Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.895    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 core_inst/sender0_spy_lo_inst/dia_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Destination:            core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by daqclk0  {rise@0.000ns fall@4.159ns period=8.318ns})
  Path Group:             daqclk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk0 rise@0.000ns - daqclk0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.164ns (20.355%)  route 0.642ns (79.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.562     2.286    core_inst/sender0_spy_lo_inst/GT0_TXUSRCLK2_OUT
    SLICE_X76Y125        FDRE                                         r  core_inst/sender0_spy_lo_inst/dia_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y125        FDRE (Prop_fdre_C_Q)         0.164     2.450 r  core_inst/sender0_spy_lo_inst/dia_reg_reg[0]/Q
                         net (fo=1, routed)           0.642     3.091    core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/Q[0]
    RAMB18_X5Y50         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock daqclk0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=420, routed)         0.870     2.955    core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/GT0_TXUSRCLK2_OUT
    RAMB18_X5Y50         RAMB18E1                                     r  core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.367     2.589    
    RAMB18_X5Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.885    core_inst/sender0_spy_lo_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk0
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.318
Sources:            { core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y5  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y6  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.318       2.258      GTPE2_CHANNEL_X0Y7  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.962         8.318       6.356      RAMB36_X4Y20        core_inst/sender0_inst/ts_fifo_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X1Y40        core_inst/sender2_inst/fifo_gen[0].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X1Y44        core_inst/sender2_inst/fifo_gen[1].fifo18e1_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X0Y44        core_inst/sender2_inst/fifo_gen[2].fifo18e1_inst/RDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            1.962         8.318       6.356      RAMB18_X6Y56        core_inst/sender0_spy_hi_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK           n/a            1.962         8.318       6.356      RAMB18_X0Y36        core_inst/sender2_inst/fifo_gen[3].fifo18e1_inst/RDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.318       205.042    MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y136       core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y136       core_inst/sender0_spy_hi_inst/gendelay[11].srlc32e_1_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y136       core_inst/sender0_spy_hi_inst/gendelay[12].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y136       core_inst/sender0_spy_hi_inst/gendelay[12].srlc32e_1_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y135       core_inst/sender0_spy_hi_inst/gendelay[13].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y135       core_inst/sender0_spy_hi_inst/gendelay[13].srlc32e_1_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y135       core_inst/sender0_spy_hi_inst/gendelay[14].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y135       core_inst/sender0_spy_hi_inst/gendelay[14].srlc32e_1_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X84Y135       core_inst/sender0_spy_hi_inst/gendelay[15].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X84Y135       core_inst/sender0_spy_hi_inst/gendelay[15].srlc32e_1_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X84Y140       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X84Y140       core_inst/sender0_spy_hi_inst/gendelay[0].srlc32e_1_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X76Y140       core_inst/sender0_spy_hi_inst/gendelay[1].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X76Y140       core_inst/sender0_spy_hi_inst/gendelay[1].srlc32e_1_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y140       core_inst/sender0_spy_hi_inst/gendelay[2].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y140       core_inst/sender0_spy_hi_inst/gendelay[2].srlc32e_1_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y141       core_inst/sender0_spy_hi_inst/gendelay[5].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y141       core_inst/sender0_spy_hi_inst/gendelay[5].srlc32e_1_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y143       core_inst/sender0_spy_hi_inst/gendelay[7].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.770         4.159       3.389      SLICE_X80Y143       core_inst/sender0_spy_hi_inst/gendelay[7].srlc32e_1_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  daqclk1
  To Clock:  daqclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.684ns (28.427%)  route 1.722ns (71.573%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 9.323 - 4.159 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.420     5.495    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y247        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y247        FDRE (Prop_fdre_C_Q)         0.393     5.888 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.500     6.388    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X47Y247        LUT4 (Prop_lut4_I2_O)        0.097     6.485 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2/O
                         net (fo=1, routed)           0.581     7.066    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2_n_0
    SLICE_X47Y246        LUT4 (Prop_lut4_I2_O)        0.097     7.163 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.299     7.462    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X47Y247        LUT2 (Prop_lut2_I0_O)        0.097     7.559 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=16, routed)          0.342     7.901    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X46Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.312     9.322    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.305     9.628    
                         clock uncertainty           -0.056     9.571    
    SLICE_X46Y244        FDRE (Setup_fdre_C_CE)      -0.119     9.452    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.684ns (28.427%)  route 1.722ns (71.573%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 9.323 - 4.159 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.420     5.495    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y247        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y247        FDRE (Prop_fdre_C_Q)         0.393     5.888 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.500     6.388    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X47Y247        LUT4 (Prop_lut4_I2_O)        0.097     6.485 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2/O
                         net (fo=1, routed)           0.581     7.066    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2_n_0
    SLICE_X47Y246        LUT4 (Prop_lut4_I2_O)        0.097     7.163 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.299     7.462    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X47Y247        LUT2 (Prop_lut2_I0_O)        0.097     7.559 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=16, routed)          0.342     7.901    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X46Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.312     9.322    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.305     9.628    
                         clock uncertainty           -0.056     9.571    
    SLICE_X46Y244        FDRE (Setup_fdre_C_CE)      -0.119     9.452    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.684ns (28.427%)  route 1.722ns (71.573%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 9.323 - 4.159 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.420     5.495    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y247        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y247        FDRE (Prop_fdre_C_Q)         0.393     5.888 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.500     6.388    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X47Y247        LUT4 (Prop_lut4_I2_O)        0.097     6.485 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2/O
                         net (fo=1, routed)           0.581     7.066    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2_n_0
    SLICE_X47Y246        LUT4 (Prop_lut4_I2_O)        0.097     7.163 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.299     7.462    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X47Y247        LUT2 (Prop_lut2_I0_O)        0.097     7.559 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=16, routed)          0.342     7.901    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X46Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.312     9.322    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.305     9.628    
                         clock uncertainty           -0.056     9.571    
    SLICE_X46Y244        FDRE (Setup_fdre_C_CE)      -0.119     9.452    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.684ns (28.427%)  route 1.722ns (71.573%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 9.323 - 4.159 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.420     5.495    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y247        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y247        FDRE (Prop_fdre_C_Q)         0.393     5.888 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.500     6.388    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X47Y247        LUT4 (Prop_lut4_I2_O)        0.097     6.485 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2/O
                         net (fo=1, routed)           0.581     7.066    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2_n_0
    SLICE_X47Y246        LUT4 (Prop_lut4_I2_O)        0.097     7.163 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.299     7.462    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X47Y247        LUT2 (Prop_lut2_I0_O)        0.097     7.559 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=16, routed)          0.342     7.901    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X46Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.312     9.322    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y244        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.305     9.628    
                         clock uncertainty           -0.056     9.571    
    SLICE_X46Y244        FDRE (Setup_fdre_C_CE)      -0.119     9.452    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.684ns (28.464%)  route 1.719ns (71.536%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 9.323 - 4.159 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.420     5.495    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y247        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y247        FDRE (Prop_fdre_C_Q)         0.393     5.888 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.500     6.388    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X47Y247        LUT4 (Prop_lut4_I2_O)        0.097     6.485 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2/O
                         net (fo=1, routed)           0.581     7.066    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2_n_0
    SLICE_X47Y246        LUT4 (Prop_lut4_I2_O)        0.097     7.163 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.299     7.462    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X47Y247        LUT2 (Prop_lut2_I0_O)        0.097     7.559 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=16, routed)          0.339     7.898    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X46Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.312     9.322    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.305     9.628    
                         clock uncertainty           -0.056     9.571    
    SLICE_X46Y245        FDRE (Setup_fdre_C_CE)      -0.119     9.452    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.684ns (28.464%)  route 1.719ns (71.536%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 9.323 - 4.159 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.420     5.495    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y247        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y247        FDRE (Prop_fdre_C_Q)         0.393     5.888 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.500     6.388    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X47Y247        LUT4 (Prop_lut4_I2_O)        0.097     6.485 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2/O
                         net (fo=1, routed)           0.581     7.066    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2_n_0
    SLICE_X47Y246        LUT4 (Prop_lut4_I2_O)        0.097     7.163 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.299     7.462    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X47Y247        LUT2 (Prop_lut2_I0_O)        0.097     7.559 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=16, routed)          0.339     7.898    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X46Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.312     9.322    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.305     9.628    
                         clock uncertainty           -0.056     9.571    
    SLICE_X46Y245        FDRE (Setup_fdre_C_CE)      -0.119     9.452    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.684ns (28.464%)  route 1.719ns (71.536%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 9.323 - 4.159 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.420     5.495    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y247        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y247        FDRE (Prop_fdre_C_Q)         0.393     5.888 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.500     6.388    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X47Y247        LUT4 (Prop_lut4_I2_O)        0.097     6.485 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2/O
                         net (fo=1, routed)           0.581     7.066    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2_n_0
    SLICE_X47Y246        LUT4 (Prop_lut4_I2_O)        0.097     7.163 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.299     7.462    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X47Y247        LUT2 (Prop_lut2_I0_O)        0.097     7.559 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=16, routed)          0.339     7.898    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X46Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.312     9.322    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.305     9.628    
                         clock uncertainty           -0.056     9.571    
    SLICE_X46Y245        FDRE (Setup_fdre_C_CE)      -0.119     9.452    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.684ns (28.464%)  route 1.719ns (71.536%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 9.323 - 4.159 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.420     5.495    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y247        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y247        FDRE (Prop_fdre_C_Q)         0.393     5.888 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.500     6.388    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X47Y247        LUT4 (Prop_lut4_I2_O)        0.097     6.485 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2/O
                         net (fo=1, routed)           0.581     7.066    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_5__2_n_0
    SLICE_X47Y246        LUT4 (Prop_lut4_I2_O)        0.097     7.163 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.299     7.462    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X47Y247        LUT2 (Prop_lut2_I0_O)        0.097     7.559 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=16, routed)          0.339     7.898    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X46Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.312     9.322    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X46Y245        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.305     9.628    
                         clock uncertainty           -0.056     9.571    
    SLICE_X46Y245        FDRE (Setup_fdre_C_CE)      -0.119     9.452    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.632ns (27.645%)  route 1.654ns (72.355%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 9.313 - 4.159 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.406     5.481    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/CLK1_OUT
    SLICE_X45Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y221        FDRE (Prop_fdre_C_Q)         0.341     5.822 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.470     6.292    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X44Y221        LUT4 (Prop_lut4_I2_O)        0.097     6.389 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0/O
                         net (fo=1, routed)           0.469     6.857    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0_n_0
    SLICE_X44Y219        LUT4 (Prop_lut4_I2_O)        0.097     6.954 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.330     7.284    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X44Y219        LUT2 (Prop_lut2_I0_O)        0.097     7.381 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=16, routed)          0.386     7.767    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X45Y220        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.303     9.313    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/CLK1_OUT
    SLICE_X45Y220        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.305     9.619    
                         clock uncertainty           -0.056     9.562    
    SLICE_X45Y220        FDRE (Setup_fdre_C_CE)      -0.150     9.412    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.412    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.159ns  (daqclk1 rise@4.159ns - daqclk1 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.632ns (27.645%)  route 1.654ns (72.355%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 9.313 - 4.159 ) 
    Source Clock Delay      (SCD):    5.481ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.076     1.201 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.359     2.559    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.628 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.370     3.999    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     4.075 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.406     5.481    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/CLK1_OUT
    SLICE_X45Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y221        FDRE (Prop_fdre_C_Q)         0.341     5.822 f  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.470     6.292    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X44Y221        LUT4 (Prop_lut4_I2_O)        0.097     6.389 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0/O
                         net (fo=1, routed)           0.469     6.857    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_5__0_n_0
    SLICE_X44Y219        LUT4 (Prop_lut4_I2_O)        0.097     6.954 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.330     7.284    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X44Y219        LUT2 (Prop_lut2_I0_O)        0.097     7.381 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=16, routed)          0.386     7.767    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X45Y220        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    4.159     4.159 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.159 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.231    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.072     5.303 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.264     6.568    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.633 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.305     7.938    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     8.010 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         1.303     9.313    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/CLK1_OUT
    SLICE_X45Y220        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.305     9.619    
                         clock uncertainty           -0.056     9.562    
    SLICE_X45Y220        FDRE (Setup_fdre_C_CE)      -0.150     9.412    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.412    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                  1.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.659     2.383    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X50Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y221        FDRE (Prop_fdre_C_Q)         0.141     2.524 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.063     2.587    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X50Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.932     3.018    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X50Y221        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.383    
    SLICE_X50Y221        FDRE (Hold_fdre_C_D)         0.075     2.458    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.577     2.301    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X62Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y194        FDRE (Prop_fdre_C_Q)         0.164     2.465 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.520    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X62Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.847     2.933    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X62Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.632     2.301    
    SLICE_X62Y194        FDRE (Hold_fdre_C_D)         0.060     2.361    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.578     2.302    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X62Y199        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y199        FDRE (Prop_fdre_C_Q)         0.164     2.466 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.521    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X62Y199        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.849     2.934    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X62Y199        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.632     2.302    
    SLICE_X62Y199        FDRE (Hold_fdre_C_D)         0.060     2.362    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.661     2.385    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X48Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y219        FDRE (Prop_fdre_C_Q)         0.164     2.549 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.604    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X48Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.934     3.020    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X48Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.385    
    SLICE_X48Y219        FDRE (Hold_fdre_C_D)         0.060     2.445    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.666     2.390    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X44Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y236        FDRE (Prop_fdre_C_Q)         0.164     2.554 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.609    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X44Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.940     3.026    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X44Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.636     2.390    
    SLICE_X44Y236        FDRE (Hold_fdre_C_D)         0.060     2.450    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.666     2.390    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X44Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y235        FDRE (Prop_fdre_C_Q)         0.164     2.554 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.609    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X44Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.940     3.026    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X44Y235        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.636     2.390    
    SLICE_X44Y235        FDRE (Hold_fdre_C_D)         0.060     2.450    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.031ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.670     2.394    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X48Y247        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y247        FDRE (Prop_fdre_C_Q)         0.164     2.558 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.613    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X48Y247        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.945     3.031    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X48Y247        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.637     2.394    
    SLICE_X48Y247        FDRE (Hold_fdre_C_D)         0.060     2.454    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.669     2.393    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X48Y246        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y246        FDRE (Prop_fdre_C_Q)         0.164     2.557 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.612    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X48Y246        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.944     3.030    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X48Y246        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.637     2.393    
    SLICE_X48Y246        FDRE (Hold_fdre_C_D)         0.060     2.453    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.666     2.390    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X44Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y236        FDRE (Prop_fdre_C_Q)         0.164     2.554 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.110     2.665    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/data_out
    SLICE_X45Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.940     3.026    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X45Y236        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.623     2.403    
    SLICE_X45Y236        FDRE (Hold_fdre_C_D)         0.070     2.473    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by daqclk1  {rise@0.000ns fall@2.079ns period=4.159ns})
  Path Group:             daqclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daqclk1 rise@0.000ns - daqclk1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     0.518 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.599     1.117    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.167 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.698    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.724 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.577     2.301    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X62Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y194        FDRE (Prop_fdre_C_Q)         0.164     2.465 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.110     2.575    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/data_out
    SLICE_X63Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock daqclk1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     0.558 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.868     1.425    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.478 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.057    core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.086 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=128, routed)         0.847     2.933    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/CLK1_OUT
    SLICE_X63Y194        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.619     2.314    
    SLICE_X63Y194        FDRE (Hold_fdre_C_D)         0.070     2.384    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daqclk1
Waveform(ns):       { 0.000 2.079 }
Period(ns):         4.159
Sources:            { core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y5  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y6  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.159       1.129      GTPE2_CHANNEL_X0Y7  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.159       2.567      BUFGCTRL_X0Y17      core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.159       2.910      MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X63Y194       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X62Y194       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X62Y194       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.159       3.159      SLICE_X62Y194       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.159       209.201    MMCME2_ADV_X1Y3     core_inst/daq_quad_inst/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X48Y219       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X48Y219       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X48Y219       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X48Y219       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X48Y219       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X48Y219       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X46Y219       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/time_out_wait_bypass_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X46Y219       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X46Y221       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X50Y221       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X44Y235       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X44Y235       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X44Y235       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X44Y235       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X44Y235       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X44Y235       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X42Y235       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X42Y235       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X43Y235       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.079       1.579      SLICE_X43Y235       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  daq_refclk
  To Clock:  daq_refclk

Setup :            0  Failing Endpoints,  Worst Slack        7.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 1.206ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.748 - 8.317 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.206     4.618 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.618    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.603    10.748    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              0.981    11.729    
                         clock uncertainty           -0.035    11.694    
    SLICE_X48Y222        FDRE (Setup_fdre_C_D)        0.069    11.763    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 1.206ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.206     4.634 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y200        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y200        FDRE (Setup_fdre_C_D)        0.069    11.779    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.870ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.870     4.298 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.298    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y200        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.047    11.663    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.873ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.873     4.301 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.301    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y200        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.033    11.677    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.873ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.748 - 8.317 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.873     4.285 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.285    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.603    10.748    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              0.981    11.729    
                         clock uncertainty           -0.035    11.694    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.033    11.661    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.866ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.760 - 8.317 ) 
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.985ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.657     3.428    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.866     4.294 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.294    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.615    10.760    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              0.985    11.745    
                         clock uncertainty           -0.035    11.710    
    SLICE_X48Y200        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    11.688    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -4.294    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.866ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.748 - 8.317 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.981ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.538     2.673    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.098     2.771 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.641     3.412    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.866     4.278 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.278    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.317    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.602 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.478    10.080    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.065    10.145 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.603    10.748    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              0.981    11.729    
                         clock uncertainty           -0.035    11.694    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    11.672    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                  7.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.300 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.300    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y200        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.085    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.299 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.299    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y200        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.083    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.300 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.300    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y200        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.077    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.302     0.968    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.458 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.458    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y200        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.529     1.534    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y200        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.566     0.968    
    SLICE_X48Y200        FDRE (Hold_fdre_C_D)         0.120     1.088    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.205     0.646    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  daq_refclk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/gt_usrclk_source/Q0_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/O
                         net (fo=2, routed)           0.230     0.962    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        FDRE (Hold_fdre_C_D)         0.120     1.077    core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_refclk
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.317
Sources:            { daq_refclk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFH/I                  n/a            1.592         8.317       6.725      BUFHCE_X0Y48       core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/use_bufh_cpll.refclk_buf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         8.317       6.802      GTPE2_COMMON_X0Y1  core_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.219         8.317       7.098      IBUFDS_GTE2_X0Y2   core_inst/daq_quad_inst/U0/gt_usrclk_source/ibufds_instq0_clk0/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.317       7.317      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.317       7.317      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y200      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.158       3.388      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.159       3.389      SLICE_X48Y222      core_inst/daq_quad_inst/U0/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.866ns (35.665%)  route 1.562ns (64.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.855     6.923    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.111     7.034 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.707     7.741    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y4          FDRE (Setup_fdre_C_CE)      -0.298    12.753    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.866ns (35.665%)  route 1.562ns (64.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.855     6.923    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.111     7.034 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.707     7.741    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y4          FDRE (Setup_fdre_C_CE)      -0.298    12.753    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.866ns (35.665%)  route 1.562ns (64.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.855     6.923    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.111     7.034 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.707     7.741    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y4          FDRE (Setup_fdre_C_CE)      -0.298    12.753    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.866ns (35.665%)  route 1.562ns (64.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.855     6.923    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.111     7.034 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.707     7.741    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X50Y4          FDRE (Setup_fdre_C_CE)      -0.298    12.753    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.866ns (37.299%)  route 1.456ns (62.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.855     6.923    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.111     7.034 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.600     7.635    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X51Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X51Y6          FDRE (Setup_fdre_C_CE)      -0.298    12.753    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.866ns (37.299%)  route 1.456ns (62.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.855     6.923    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.111     7.034 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.600     7.635    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X51Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/C
                         clock pessimism              1.005    13.086    
                         clock uncertainty           -0.035    13.051    
    SLICE_X51Y6          FDRE (Setup_fdre_C_CE)      -0.298    12.753    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.866ns (39.527%)  route 1.325ns (60.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.855     6.923    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.111     7.034 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.469     7.504    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X49Y7          FDRE (Setup_fdre_C_CE)      -0.298    12.737    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.866ns (39.527%)  route 1.325ns (60.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.855     6.923    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.111     7.034 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.469     7.504    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X49Y7          FDRE (Setup_fdre_C_CE)      -0.298    12.737    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.866ns (39.527%)  route 1.325ns (60.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.855     6.923    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.111     7.034 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.469     7.504    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X49Y7          FDRE (Setup_fdre_C_CE)      -0.298    12.737    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.866ns (39.527%)  route 1.325ns (60.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.989ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.729     5.313    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.755     6.068 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.855     6.923    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X51Y8          LUT3 (Prop_lut3_I1_O)        0.111     7.034 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.469     7.504    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
                         clock pessimism              0.989    13.070    
                         clock uncertainty           -0.035    13.035    
    SLICE_X49Y7          FDRE (Setup_fdre_C_CE)      -0.298    12.737    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  5.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/Q
                         net (fo=1, routed)           0.084     2.047    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[0]
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.045     2.092 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.092    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[0]_i_1_n_0
    SLICE_X51Y4          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y4          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.602     1.835    
    SLICE_X51Y4          FDCE (Hold_fdce_C_D)         0.091     1.926    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[4]/Q
                         net (fo=1, routed)           0.084     2.047    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[4]
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.045     2.092 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.092    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[4]_i_1_n_0
    SLICE_X51Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism             -0.602     1.835    
    SLICE_X51Y5          FDCE (Hold_fdce_C_D)         0.091     1.926    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.032%)  route 0.115ns (44.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.715     1.813    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y20         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDCE (Prop_fdce_C_Q)         0.141     1.954 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/Q
                         net (fo=1, routed)           0.115     2.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s
    SLICE_X50Y19         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.992     2.427    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y19         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                         clock pessimism             -0.599     1.828    
    SLICE_X50Y19         FDCE (Hold_fdce_C_D)         0.070     1.898    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/Q
                         net (fo=1, routed)           0.089     2.052    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[6]
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.045     2.097 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.097    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[6]_i_1_n_0
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.602     1.835    
    SLICE_X50Y6          FDCE (Hold_fdce_C_D)         0.091     1.926    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.966%)  route 0.149ns (44.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.723     1.821    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141     1.962 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/Q
                         net (fo=1, routed)           0.149     2.110    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[11]
    SLICE_X50Y7          LUT3 (Prop_lut3_I1_O)        0.048     2.158 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[11]_i_1/O
                         net (fo=1, routed)           0.000     2.158    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[11]_i_1_n_0
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism             -0.578     1.858    
    SLICE_X50Y7          FDCE (Hold_fdce_C_D)         0.107     1.965    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.187ns (57.945%)  route 0.136ns (42.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y4          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/Q
                         net (fo=1, routed)           0.136     2.098    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[1]
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.046     2.144 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.144    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1_n_0
    SLICE_X51Y4          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y4          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.602     1.835    
    SLICE_X51Y4          FDCE (Hold_fdce_C_D)         0.107     1.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.187ns (57.945%)  route 0.136ns (42.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[5]/Q
                         net (fo=1, routed)           0.136     2.098    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[5]
    SLICE_X51Y5          LUT3 (Prop_lut3_I1_O)        0.046     2.144 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.144    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[5]_i_1_n_0
    SLICE_X51Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y5          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism             -0.602     1.835    
    SLICE_X51Y5          FDCE (Hold_fdce_C_D)         0.107     1.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.994%)  route 0.129ns (41.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.722     1.820    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y10         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDCE (Prop_fdce_C_Q)         0.141     1.961 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.129     2.090    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg_n_0_[7]
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.045     2.135 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_i/O
                         net (fo=1, routed)           0.000     2.135    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_i__0
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism             -0.599     1.837    
    SLICE_X51Y8          FDCE (Hold_fdce_C_D)         0.092     1.929    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.187ns (56.462%)  route 0.144ns (43.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.724     1.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.141     1.963 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[7]/Q
                         net (fo=1, routed)           0.144     2.107    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[7]
    SLICE_X50Y6          LUT3 (Prop_lut3_I1_O)        0.046     2.153 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.153    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[7]_i_1_n_0
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.002     2.437    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/C
                         clock pessimism             -0.602     1.835    
    SLICE_X50Y6          FDCE (Hold_fdce_C_D)         0.107     1.942    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gbe_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.714     1.812    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     2.144 r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.144    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.989     2.424    phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y22         SRLC32E                                      r  phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.612     1.812    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.929    phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gbe_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gbe_refclk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK    n/a            5.714         8.000       2.286      GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                  n/a            1.592         8.000       6.408      BUFGCTRL_X0Y4       phy_inst/U0/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         8.000       6.485      GTPE2_COMMON_X0Y0   phy_inst/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.219         8.000       6.781      IBUFDS_GTE2_X0Y0    phy_inst/U0/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X60Y50        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[127]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X51Y8         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDPE/C                  n/a            1.000         8.000       7.000      SLICE_X50Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X51Y7         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X51Y7         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X60Y50        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X60Y50        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X60Y50        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X60Y50        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X60Y50        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X60Y50        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X60Y50        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X60Y50        phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.770         4.000       3.230      SLICE_X48Y22        phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y9       phy_inst/U0/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  oei_clkfbout
  To Clock:  oei_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oei_clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[4]_rep__9/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.729ns  (logic 0.490ns (6.340%)  route 7.239ns (93.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.875ns = ( 13.875 - 8.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.257     6.245    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X84Y141        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.393     6.638 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg[8]/Q
                         net (fo=271, routed)         7.239    13.877    eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg_n_0_[8]
    SLICE_X75Y120        LUT6 (Prop_lut6_I3_O)        0.097    13.974 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[4]_rep_i_1__9/O
                         net (fo=1, routed)           0.000    13.974    eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[4]_rep_i_1__9_n_0
    SLICE_X75Y120        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[4]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.155    13.875    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X75Y120        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[4]_rep__9/C
                         clock pessimism              0.274    14.149    
                         clock uncertainty           -0.077    14.073    
    SLICE_X75Y120        FDRE (Setup_fdre_C_D)        0.030    14.103    eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[4]_rep__9
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 rx_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 1.182ns (16.512%)  route 5.976ns (83.488%))
  Logic Levels:           7  (LUT2=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 13.906 - 8.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.268     6.256    oeiclk
    SLICE_X71Y110        FDRE                                         r  rx_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDRE (Prop_fdre_C_Q)         0.341     6.597 f  rx_addr_reg_reg[16]/Q
                         net (fo=111, routed)         0.936     7.533    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_337[16]
    SLICE_X79Y106        LUT2 (Prop_lut2_I0_O)        0.111     7.644 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_487/O
                         net (fo=2, routed)           0.661     8.304    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_487_n_0
    SLICE_X73Y113        LUT6 (Prop_lut6_I0_O)        0.245     8.549 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_779/O
                         net (fo=1, routed)           0.297     8.846    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_779_n_0
    SLICE_X73Y113        LUT6 (Prop_lut6_I4_O)        0.097     8.943 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_531/O
                         net (fo=1, routed)           0.536     9.479    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_531_n_0
    SLICE_X74Y112        LUT6 (Prop_lut6_I3_O)        0.097     9.576 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_252/O
                         net (fo=17, routed)          0.937    10.513    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/rx_addr_reg_reg[0]_0
    SLICE_X74Y104        LUT2 (Prop_lut2_I1_O)        0.097    10.610 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_237/O
                         net (fo=20, routed)          1.388    11.998    gen_spy_afe[2].gen_spy_bit[5].spy_inst/genbuffer[0].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_65_2
    SLICE_X56Y121        LUT6 (Prop_lut6_I5_O)        0.097    12.095 r  gen_spy_afe[2].gen_spy_bit[5].spy_inst/genbuffer[0].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_188/O
                         net (fo=1, routed)           0.875    12.970    eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_5
    SLICE_X77Y121        LUT6 (Prop_lut6_I2_O)        0.097    13.067 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_65/O
                         net (fo=1, routed)           0.348    13.414    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[1]
    RAMB36_X4Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.186    13.906    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.329    14.235    
                         clock uncertainty           -0.077    14.158    
    RAMB36_X4Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[1])
                                                     -0.577    13.581    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 rx_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[9]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 1.182ns (16.642%)  route 5.921ns (83.358%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 13.906 - 8.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.268     6.256    oeiclk
    SLICE_X71Y110        FDRE                                         r  rx_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDRE (Prop_fdre_C_Q)         0.341     6.597 f  rx_addr_reg_reg[16]/Q
                         net (fo=111, routed)         0.936     7.533    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_337[16]
    SLICE_X79Y106        LUT2 (Prop_lut2_I0_O)        0.111     7.644 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_487/O
                         net (fo=2, routed)           0.661     8.304    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_487_n_0
    SLICE_X73Y113        LUT6 (Prop_lut6_I0_O)        0.245     8.549 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_779/O
                         net (fo=1, routed)           0.297     8.846    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_779_n_0
    SLICE_X73Y113        LUT6 (Prop_lut6_I4_O)        0.097     8.943 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_531/O
                         net (fo=1, routed)           0.536     9.479    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_531_n_0
    SLICE_X74Y112        LUT6 (Prop_lut6_I3_O)        0.097     9.576 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_252/O
                         net (fo=17, routed)          0.937    10.513    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/rx_addr_reg_reg[0]_0
    SLICE_X74Y104        LUT2 (Prop_lut2_I1_O)        0.097    10.610 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_237/O
                         net (fo=20, routed)          1.201    11.810    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_57_1
    SLICE_X50Y124        LUT4 (Prop_lut4_I3_O)        0.097    11.907 r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_156/O
                         net (fo=1, routed)           1.048    12.955    eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_45
    SLICE_X77Y124        LUT6 (Prop_lut6_I2_O)        0.097    13.052 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_57/O
                         net (fo=1, routed)           0.306    13.359    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[9]
    RAMB36_X4Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.186    13.906    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.329    14.235    
                         clock uncertainty           -0.077    14.158    
    RAMB36_X4Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[9])
                                                     -0.577    13.581    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 rx_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[7]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.182ns (16.841%)  route 5.836ns (83.159%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 13.906 - 8.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.268     6.256    oeiclk
    SLICE_X71Y110        FDRE                                         r  rx_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDRE (Prop_fdre_C_Q)         0.341     6.597 f  rx_addr_reg_reg[16]/Q
                         net (fo=111, routed)         0.936     7.533    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_337[16]
    SLICE_X79Y106        LUT2 (Prop_lut2_I0_O)        0.111     7.644 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_487/O
                         net (fo=2, routed)           0.661     8.304    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_487_n_0
    SLICE_X73Y113        LUT6 (Prop_lut6_I0_O)        0.245     8.549 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_779/O
                         net (fo=1, routed)           0.297     8.846    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_779_n_0
    SLICE_X73Y113        LUT6 (Prop_lut6_I4_O)        0.097     8.943 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_531/O
                         net (fo=1, routed)           0.536     9.479    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_531_n_0
    SLICE_X74Y112        LUT6 (Prop_lut6_I3_O)        0.097     9.576 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_252/O
                         net (fo=17, routed)          0.937    10.513    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/rx_addr_reg_reg[0]_0
    SLICE_X74Y104        LUT2 (Prop_lut2_I1_O)        0.097    10.610 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_237/O
                         net (fo=20, routed)          1.497    12.106    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_62_1
    SLICE_X58Y123        LUT4 (Prop_lut4_I3_O)        0.097    12.203 r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_164/O
                         net (fo=1, routed)           0.519    12.722    eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_35
    SLICE_X73Y123        LUT6 (Prop_lut6_I2_O)        0.097    12.819 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_59/O
                         net (fo=1, routed)           0.455    13.274    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[7]
    RAMB36_X4Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.186    13.906    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.329    14.235    
                         clock uncertainty           -0.077    14.158    
    RAMB36_X4Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[7])
                                                     -0.577    13.581    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                         -13.274    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 rx_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[8]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.004ns  (logic 1.182ns (16.876%)  route 5.822ns (83.124%))
  Logic Levels:           7  (LUT2=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 13.906 - 8.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.268     6.256    oeiclk
    SLICE_X71Y110        FDRE                                         r  rx_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDRE (Prop_fdre_C_Q)         0.341     6.597 f  rx_addr_reg_reg[16]/Q
                         net (fo=111, routed)         0.936     7.533    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_337[16]
    SLICE_X79Y106        LUT2 (Prop_lut2_I0_O)        0.111     7.644 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_487/O
                         net (fo=2, routed)           0.661     8.304    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_487_n_0
    SLICE_X73Y113        LUT6 (Prop_lut6_I0_O)        0.245     8.549 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_779/O
                         net (fo=1, routed)           0.297     8.846    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_779_n_0
    SLICE_X73Y113        LUT6 (Prop_lut6_I4_O)        0.097     8.943 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_531/O
                         net (fo=1, routed)           0.536     9.479    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_531_n_0
    SLICE_X74Y112        LUT6 (Prop_lut6_I3_O)        0.097     9.576 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_252/O
                         net (fo=17, routed)          0.937    10.513    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/rx_addr_reg_reg[0]_0
    SLICE_X74Y104        LUT2 (Prop_lut2_I1_O)        0.097    10.610 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_237/O
                         net (fo=20, routed)          1.396    12.006    gen_spy_afe[2].gen_spy_bit[5].spy_inst/genbuffer[2].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_58_2
    SLICE_X59Y122        LUT6 (Prop_lut6_I5_O)        0.097    12.103 r  gen_spy_afe[2].gen_spy_bit[5].spy_inst/genbuffer[2].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_160/O
                         net (fo=1, routed)           0.752    12.855    eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_40
    SLICE_X75Y122        LUT6 (Prop_lut6_I2_O)        0.097    12.952 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_58/O
                         net (fo=1, routed)           0.308    13.260    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[8]
    RAMB36_X4Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.186    13.906    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.329    14.235    
                         clock uncertainty           -0.077    14.158    
    RAMB36_X4Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[8])
                                                     -0.577    13.581    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 0.393ns (5.523%)  route 6.723ns (94.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 13.989 - 8.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.266     6.255    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X46Y128        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDRE (Prop_fdre_C_Q)         0.393     6.648 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep/Q
                         net (fo=30, routed)          6.723    13.371    ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ADDRBWRADDR[0]
    RAMB18_X7Y49         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.269    13.989    ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/userclk2_out
    RAMB18_X7Y49         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.263    
                         clock uncertainty           -0.077    14.187    
    RAMB18_X7Y49         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.442    13.745    ts_spy_gen[1].ts_spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[1].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 0.393ns (5.523%)  route 6.723ns (94.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 13.989 - 8.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.266     6.255    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X46Y128        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDRE (Prop_fdre_C_Q)         0.393     6.648 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_rep/Q
                         net (fo=30, routed)          6.723    13.371    ts_spy_gen[1].ts_spy_inst/genbuffer[1].ramb_inst/ADDRBWRADDR[0]
    RAMB18_X7Y48         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.269    13.989    ts_spy_gen[1].ts_spy_inst/genbuffer[1].ramb_inst/userclk2_out
    RAMB18_X7Y48         RAMB18E1                                     r  ts_spy_gen[1].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism              0.274    14.263    
                         clock uncertainty           -0.077    14.187    
    RAMB18_X7Y48         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.442    13.745    ts_spy_gen[1].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]_rep__6/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 0.490ns (6.523%)  route 7.022ns (93.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 13.883 - 8.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.257     6.245    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X84Y141        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.393     6.638 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg[8]/Q
                         net (fo=271, routed)         7.022    13.660    eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0_reg_n_0_[8]
    SLICE_X48Y124        LUT6 (Prop_lut6_I3_O)        0.097    13.757 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[11]_rep__6_i_1/O
                         net (fo=1, routed)           0.000    13.757    eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[11]_rep__6_i_1_n_0
    SLICE_X48Y124        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.163    13.883    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X48Y124        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]_rep__6/C
                         clock pessimism              0.274    14.157    
                         clock uncertainty           -0.077    14.081    
    SLICE_X48Y124        FDRE (Setup_fdre_C_D)        0.070    14.151    eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[11]_rep__6
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -13.757    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 rx_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 1.182ns (17.088%)  route 5.735ns (82.912%))
  Logic Levels:           7  (LUT2=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 13.906 - 8.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.268     6.256    oeiclk
    SLICE_X71Y110        FDRE                                         r  rx_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDRE (Prop_fdre_C_Q)         0.341     6.597 f  rx_addr_reg_reg[16]/Q
                         net (fo=111, routed)         0.936     7.533    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_337[16]
    SLICE_X79Y106        LUT2 (Prop_lut2_I0_O)        0.111     7.644 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_487/O
                         net (fo=2, routed)           0.661     8.304    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_487_n_0
    SLICE_X73Y113        LUT6 (Prop_lut6_I0_O)        0.245     8.549 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_779/O
                         net (fo=1, routed)           0.297     8.846    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_779_n_0
    SLICE_X73Y113        LUT6 (Prop_lut6_I4_O)        0.097     8.943 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_531/O
                         net (fo=1, routed)           0.536     9.479    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_531_n_0
    SLICE_X74Y112        LUT6 (Prop_lut6_I3_O)        0.097     9.576 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_252/O
                         net (fo=17, routed)          0.937    10.513    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/rx_addr_reg_reg[0]_0
    SLICE_X74Y104        LUT2 (Prop_lut2_I1_O)        0.097    10.610 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_237/O
                         net (fo=20, routed)          1.201    11.811    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[0].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_64_2
    SLICE_X57Y121        LUT6 (Prop_lut6_I5_O)        0.097    11.908 r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[0].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_180/O
                         net (fo=1, routed)           0.969    12.877    eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_15
    SLICE_X76Y123        LUT6 (Prop_lut6_I2_O)        0.097    12.974 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_63/O
                         net (fo=1, routed)           0.200    13.173    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[3]
    RAMB36_X4Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.186    13.906    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.329    14.235    
                         clock uncertainty           -0.077    14.158    
    RAMB36_X4Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[3])
                                                     -0.577    13.581    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                         -13.173    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 rx_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[5]
                            (rising edge-triggered cell FIFO36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 1.182ns (17.105%)  route 5.728ns (82.895%))
  Logic Levels:           7  (LUT2=2 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 13.906 - 8.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.268     6.256    oeiclk
    SLICE_X71Y110        FDRE                                         r  rx_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y110        FDRE (Prop_fdre_C_Q)         0.341     6.597 f  rx_addr_reg_reg[16]/Q
                         net (fo=111, routed)         0.936     7.533    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_337[16]
    SLICE_X79Y106        LUT2 (Prop_lut2_I0_O)        0.111     7.644 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_487/O
                         net (fo=2, routed)           0.661     8.304    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_487_n_0
    SLICE_X73Y113        LUT6 (Prop_lut6_I0_O)        0.245     8.549 f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_779/O
                         net (fo=1, routed)           0.297     8.846    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_779_n_0
    SLICE_X73Y113        LUT6 (Prop_lut6_I4_O)        0.097     8.943 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_531/O
                         net (fo=1, routed)           0.536     9.479    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_531_n_0
    SLICE_X74Y112        LUT6 (Prop_lut6_I3_O)        0.097     9.576 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_252/O
                         net (fo=17, routed)          0.937    10.513    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/rx_addr_reg_reg[0]_0
    SLICE_X74Y104        LUT2 (Prop_lut2_I1_O)        0.097    10.610 r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_237/O
                         net (fo=20, routed)          1.288    11.898    gen_spy_afe[2].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_61_2
    SLICE_X56Y123        LUT6 (Prop_lut6_I5_O)        0.097    11.995 r  gen_spy_afe[2].gen_spy_bit[6].spy_inst/genbuffer[1].ramb_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_172/O
                         net (fo=1, routed)           0.875    12.870    eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_25
    SLICE_X77Y123        LUT6 (Prop_lut6_I2_O)        0.097    12.967 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_61/O
                         net (fo=1, routed)           0.199    13.166    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[5]
    RAMB36_X4Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.186    13.906    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.329    14.235    
                         clock uncertainty           -0.077    14.158    
    RAMB36_X4Y24         FIFO36E1 (Setup_fifo36e1_WRCLK_DI[5])
                                                     -0.577    13.581    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                         -13.166    
  -------------------------------------------------------------------
                         slack                                  0.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.583     2.802    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X61Y138        FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y138        FDRE (Prop_fdre_C_Q)         0.141     2.943 r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[2]/Q
                         net (fo=1, routed)           0.112     3.055    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch[2]
    SLICE_X60Y137        SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.852     3.467    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X60Y137        SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
                         clock pessimism             -0.651     2.816    
    SLICE_X60Y137        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.999    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.845%)  route 0.167ns (54.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.801ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.582     2.801    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X63Y140        FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y140        FDRE (Prop_fdre_C_Q)         0.141     2.942 r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[0]/Q
                         net (fo=1, routed)           0.167     3.108    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch[0]
    SLICE_X64Y140        SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.852     3.467    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X64Y140        SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
                         clock pessimism             -0.630     2.837    
    SLICE_X64Y140        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     3.020    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ts_spy_gen[0].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.540%)  route 0.154ns (48.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.567     2.786    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X88Y129        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDRE (Prop_fdre_C_Q)         0.164     2.950 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__1/Q
                         net (fo=10, routed)          0.154     3.104    ts_spy_gen[0].ts_spy_inst/genbuffer[1].ramb_inst/ADDRBWRADDR[3]
    RAMB18_X5Y51         RAMB18E1                                     r  ts_spy_gen[0].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.867     3.482    ts_spy_gen[0].ts_spy_inst/genbuffer[1].ramb_inst/userclk2_out
    RAMB18_X5Y51         RAMB18E1                                     r  ts_spy_gen[0].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.650     2.832    
    RAMB18_X5Y51         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     3.015    ts_spy_gen[0].ts_spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.354%)  route 0.162ns (49.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.573     2.792    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X88Y137        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.164     2.956 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__0/Q
                         net (fo=10, routed)          0.162     3.118    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/spy_addr[3]
    RAMB18_X5Y55         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.877     3.492    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/userclk2_out
    RAMB18_X5Y55         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.650     2.842    
    RAMB18_X5Y55         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     3.025    core_inst/sender0_spy_hi_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.354%)  route 0.162ns (49.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.573     2.792    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X88Y137        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y137        FDRE (Prop_fdre_C_Q)         0.164     2.956 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_rep__0/Q
                         net (fo=10, routed)          0.162     3.118    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/spy_addr[3]
    RAMB18_X5Y54         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.877     3.492    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/userclk2_out
    RAMB18_X5Y54         RAMB18E1                                     r  core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.650     2.842    
    RAMB18_X5Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     3.025    core_inst/sender0_spy_hi_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/tx_info_fifo_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.879%)  route 0.243ns (62.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.574     2.793    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X88Y139        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/tx_info_fifo_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.148     2.941 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/tx_info_fifo_wr_data_reg[2]/Q
                         net (fo=1, routed)           0.243     3.184    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_info_fifo_din[2]
    RAMB18_X5Y52         FIFO18E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.873     3.488    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X5Y52         FIFO18E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.650     2.838    
    RAMB18_X5Y52         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.243     3.081    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.479%)  route 0.051ns (21.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.569     2.788    eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/userclk2_out
    SLICE_X65Y124        FDRE                                         r  eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y124        FDRE (Prop_fdre_C_Q)         0.141     2.929 r  eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[54]/Q
                         net (fo=1, routed)           0.051     2.980    eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg[54]
    SLICE_X64Y124        LUT6 (Prop_lut6_I1_O)        0.045     3.025 r  eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg[46]_i_1/O
                         net (fo=1, routed)           0.000     3.025    eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg[46]_i_1_n_0
    SLICE_X64Y124        FDRE                                         r  eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.837     3.452    eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/userclk2_out
    SLICE_X64Y124        FDRE                                         r  eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[46]/C
                         clock pessimism             -0.651     2.801    
    SLICE_X64Y124        FDRE (Hold_fdre_C_D)         0.121     2.922    eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.335%)  route 0.114ns (44.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.581     2.800    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X63Y138        FDRE                                         r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y138        FDRE (Prop_fdre_C_Q)         0.141     2.941 r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[7]/Q
                         net (fo=1, routed)           0.114     3.055    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch[7]
    SLICE_X64Y137        SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.849     3.464    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X64Y137        SRLC32E                                      r  eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][7]_srl32/CLK
                         clock pessimism             -0.630     2.834    
    SLICE_X64Y137        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     2.949    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -2.949    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.563%)  route 0.207ns (59.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.569     2.788    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X77Y117        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y117        FDRE (Prop_fdre_C_Q)         0.141     2.929 r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_rep__1/Q
                         net (fo=10, routed)          0.207     3.136    gen_spy_afe[0].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/ADDRBWRADDR[1]
    RAMB18_X4Y47         RAMB18E1                                     r  gen_spy_afe[0].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.875     3.490    gen_spy_afe[0].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/userclk2_out
    RAMB18_X4Y47         RAMB18E1                                     r  gen_spy_afe[0].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.651     2.839    
    RAMB18_X4Y47         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     3.022    gen_spy_afe[0].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.695%)  route 0.063ns (25.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.587     2.806    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X53Y142        FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y142        FDPE (Prop_fdpe_C_Q)         0.141     2.947 r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[17]/Q
                         net (fo=2, routed)           0.063     3.010    eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/Q[15]
    SLICE_X52Y142        LUT6 (Prop_lut6_I5_O)        0.045     3.055 r  eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/CRC_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     3.055    eth_int_inst/ec_wrapper/crcChk/D[23]
    SLICE_X52Y142        FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.857     3.472    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X52Y142        FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[25]/C
                         clock pessimism             -0.653     2.819    
    SLICE_X52Y142        FDPE (Hold_fdpe_C_D)         0.121     2.940    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeiclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y32     gen_spy_afe[0].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X3Y44     gen_spy_afe[1].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X1Y42     gen_spy_afe[2].gen_spy_bit[2].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y61     gen_spy_afe[3].gen_spy_bit[4].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X1Y58     gen_spy_afe[4].gen_spy_bit[6].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB36_X5Y24     BRAM0_inst/ramb_bl.ramb36_sin_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X2Y71     gen_spy_afe[4].gen_spy_bit[1].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y31     gen_spy_afe[0].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X2Y45     gen_spy_afe[2].gen_spy_bit[2].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X6Y62     gen_spy_afe[3].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X64Y137    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X68Y139    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X64Y137    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X64Y137    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[42][1]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X68Y139    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[42][3]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X64Y137    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[42][7]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X56Y68     phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X56Y68     phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X56Y68     phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X56Y68     phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X60Y137    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         4.000       3.230      SLICE_X60Y137    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X60Y137    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[42][2]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X60Y137    eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[42][6]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X56Y68     phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X56Y68     phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X56Y68     phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X56Y68     phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X56Y68     phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.000       3.230      SLICE_X56Y68     phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack       13.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.046ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.632ns (23.244%)  route 2.087ns (76.756%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.011ns = ( 22.011 - 16.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     6.387    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.341     6.728 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.606     7.334    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.097     7.431 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.648     8.079    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.097     8.176 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.294     8.471    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.097     8.568 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.539     9.106    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X53Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.291    22.011    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.376    22.387    
                         clock uncertainty           -0.085    22.303    
    SLICE_X53Y58         FDRE (Setup_fdre_C_CE)      -0.150    22.153    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         22.153    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                 13.046    

Slack (MET) :             13.121ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.632ns (24.124%)  route 1.988ns (75.876%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 22.012 - 16.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     6.387    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.341     6.728 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.606     7.334    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.097     7.431 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.648     8.079    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.097     8.176 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.294     8.471    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.097     8.568 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.440     9.007    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X53Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.292    22.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.351    22.363    
                         clock uncertainty           -0.085    22.279    
    SLICE_X53Y57         FDRE (Setup_fdre_C_CE)      -0.150    22.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                 13.121    

Slack (MET) :             13.121ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.632ns (24.124%)  route 1.988ns (75.876%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 22.012 - 16.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     6.387    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.341     6.728 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.606     7.334    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.097     7.431 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.648     8.079    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.097     8.176 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.294     8.471    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.097     8.568 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.440     9.007    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X53Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.292    22.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.351    22.363    
                         clock uncertainty           -0.085    22.279    
    SLICE_X53Y57         FDRE (Setup_fdre_C_CE)      -0.150    22.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                 13.121    

Slack (MET) :             13.121ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.632ns (24.124%)  route 1.988ns (75.876%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 22.012 - 16.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     6.387    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.341     6.728 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.606     7.334    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.097     7.431 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.648     8.079    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.097     8.176 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.294     8.471    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.097     8.568 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.440     9.007    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X53Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.292    22.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.351    22.363    
                         clock uncertainty           -0.085    22.279    
    SLICE_X53Y57         FDRE (Setup_fdre_C_CE)      -0.150    22.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                 13.121    

Slack (MET) :             13.121ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.632ns (24.124%)  route 1.988ns (75.876%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 22.012 - 16.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     6.387    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.341     6.728 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.606     7.334    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.097     7.431 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.648     8.079    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.097     8.176 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.294     8.471    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.097     8.568 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.440     9.007    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X53Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.292    22.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.351    22.363    
                         clock uncertainty           -0.085    22.279    
    SLICE_X53Y57         FDRE (Setup_fdre_C_CE)      -0.150    22.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                 13.121    

Slack (MET) :             13.123ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.632ns (24.134%)  route 1.987ns (75.866%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 22.012 - 16.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     6.387    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.341     6.728 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.606     7.334    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.097     7.431 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.648     8.079    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.097     8.176 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.294     8.471    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.097     8.568 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.439     9.006    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X53Y54         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.292    22.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y54         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.351    22.363    
                         clock uncertainty           -0.085    22.279    
    SLICE_X53Y54         FDRE (Setup_fdre_C_CE)      -0.150    22.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 13.123    

Slack (MET) :             13.123ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.632ns (24.134%)  route 1.987ns (75.866%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 22.012 - 16.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     6.387    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.341     6.728 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.606     7.334    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.097     7.431 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.648     8.079    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.097     8.176 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.294     8.471    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.097     8.568 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.439     9.006    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X53Y54         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.292    22.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y54         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.351    22.363    
                         clock uncertainty           -0.085    22.279    
    SLICE_X53Y54         FDRE (Setup_fdre_C_CE)      -0.150    22.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 13.123    

Slack (MET) :             13.123ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.632ns (24.134%)  route 1.987ns (75.866%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 22.012 - 16.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     6.387    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.341     6.728 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.606     7.334    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.097     7.431 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.648     8.079    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.097     8.176 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.294     8.471    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.097     8.568 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.439     9.006    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X53Y54         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.292    22.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y54         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.351    22.363    
                         clock uncertainty           -0.085    22.279    
    SLICE_X53Y54         FDRE (Setup_fdre_C_CE)      -0.150    22.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 13.123    

Slack (MET) :             13.123ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.632ns (24.134%)  route 1.987ns (75.866%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 22.012 - 16.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     6.387    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.341     6.728 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.606     7.334    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.097     7.431 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.648     8.079    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.097     8.176 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.294     8.471    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.097     8.568 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.439     9.006    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X53Y54         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.292    22.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y54         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.351    22.363    
                         clock uncertainty           -0.085    22.279    
    SLICE_X53Y54         FDRE (Setup_fdre_C_CE)      -0.150    22.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 13.123    

Slack (MET) :             13.218ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.632ns (25.044%)  route 1.892ns (74.956%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns = ( 22.012 - 16.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     6.387    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y58         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.341     6.728 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.606     7.334    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.097     7.431 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.648     8.079    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.097     8.176 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.294     8.471    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X52Y57         LUT2 (Prop_lut2_I0_O)        0.097     8.568 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.343     8.911    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X53Y55         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.292    22.012    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X53Y55         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.351    22.363    
                         clock uncertainty           -0.085    22.279    
    SLICE_X53Y55         FDRE (Setup_fdre_C_CE)      -0.150    22.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                 13.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[9]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.143%)  route 0.331ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.727     2.946    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X44Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.164     3.110 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/Q
                         net (fo=1, routed)           0.331     3.441    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[9]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.108     3.293    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.441    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[7]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.010%)  route 0.333ns (66.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.727     2.946    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X44Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.164     3.110 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/Q
                         net (fo=1, routed)           0.333     3.443    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[7]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.108     3.293    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.443    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPMODE[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.427%)  route 0.312ns (65.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.164     3.109 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/Q
                         net (fo=1, routed)           0.312     3.421    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_1[0]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPMODE[0])
                                                      0.084     3.269    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[15]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.219%)  route 0.342ns (72.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.128     3.073 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/Q
                         net (fo=1, routed)           0.342     3.415    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[15]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[15])
                                                      0.055     3.240    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.258%)  route 0.127ns (37.742%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.654     2.874    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X42Y55         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     3.038 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.127     3.164    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3
    SLICE_X44Y55         LUT4 (Prop_lut4_I1_O)        0.045     3.209 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.209    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X44Y55         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.929     3.544    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X44Y55         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.634     2.910    
    SLICE_X44Y55         FDRE (Hold_fdre_C_D)         0.120     3.030    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[10]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.059%)  route 0.364ns (68.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/Q
                         net (fo=1, routed)           0.364     3.472    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[10]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[10])
                                                      0.108     3.293    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPVAL[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.231%)  route 0.361ns (68.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.727     2.946    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X44Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y6          FDRE (Prop_fdre_C_Q)         0.164     3.110 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/Q
                         net (fo=1, routed)           0.361     3.471    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_2[0]
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPVAL[0]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.206     3.822    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.637     3.185    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPVAL[0])
                                                      0.105     3.290    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -3.290    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.652     2.872    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X56Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.164     3.036 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.110     3.146    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_out
    SLICE_X57Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.927     3.542    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X57Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.658     2.885    
    SLICE_X57Y57         FDRE (Hold_fdre_C_D)         0.070     2.954    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.655     2.875    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X44Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.164     3.039 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.110     3.149    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X45Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.930     3.545    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X45Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.658     2.888    
    SLICE_X45Y52         FDRE (Hold_fdre_C_D)         0.070     2.957    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.070%)  route 0.122ns (36.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.653     2.872    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X52Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.164     3.036 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.122     3.159    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3
    SLICE_X54Y57         LUT4 (Prop_lut4_I1_O)        0.045     3.204 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.204    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X54Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.927     3.542    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X54Y57         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.634     2.908    
    SLICE_X54Y57         FDRE (Hold_fdre_C_D)         0.091     3.000    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeihclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y0  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y18      phy_inst/U0/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X51Y21        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X50Y13        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X51Y13        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X49Y14        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y4     phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y13        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y13        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y13        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y13        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y14        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y13        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y13        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y13        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y13        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y14        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y21        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y21        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y14        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y14        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X50Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X48Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X46Y10        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y11        phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  local_clk62p5
  To Clock:  local_clk62p5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         local_clk62p5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y6    endpoint_inst/mmcm0_clk0_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN2   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN2   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN2   n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  fclk1
  To Clock:  fclk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fclk1
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y3    endpoint_inst/mmcm1_clk0_inst/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y156    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y156    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y155    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[3].dfebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y155    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[3].dfebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y160    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y160    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y159    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[4].dfebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y159    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[4].dfebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y158    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.286       211.074    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mclk1
  To Clock:  mclk1

Setup :            0  Failing Endpoints,  Worst Slack        2.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        13.286ns  (logic 0.438ns (3.297%)  route 12.848ns (96.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 14.759 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328    -1.015    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341    -0.674 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431    -0.243    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097    -0.146 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        12.417    12.271    gen_spy_afe[0].gen_spy_bit[4].spy_inst/E[0]
    SLICE_X10Y74         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.359    14.759    gen_spy_afe[0].gen_spy_bit[4].spy_inst/mclk
    SLICE_X10Y74         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[1]/C
                         clock pessimism              0.257    15.015    
                         clock uncertainty           -0.097    14.918    
    SLICE_X10Y74         FDRE (Setup_fdre_C_CE)      -0.119    14.799    gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        13.286ns  (logic 0.438ns (3.297%)  route 12.848ns (96.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 14.759 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328    -1.015    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341    -0.674 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431    -0.243    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097    -0.146 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        12.417    12.271    gen_spy_afe[0].gen_spy_bit[5].spy_inst/E[0]
    SLICE_X10Y74         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.359    14.759    gen_spy_afe[0].gen_spy_bit[5].spy_inst/mclk
    SLICE_X10Y74         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[10]/C
                         clock pessimism              0.257    15.015    
                         clock uncertainty           -0.097    14.918    
    SLICE_X10Y74         FDRE (Setup_fdre_C_CE)      -0.119    14.799    gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        13.054ns  (logic 0.438ns (3.355%)  route 12.616ns (96.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 14.761 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328    -1.015    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341    -0.674 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431    -0.243    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097    -0.146 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        12.185    12.039    gen_spy_afe[0].gen_spy_bit[5].spy_inst/E[0]
    SLICE_X12Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.361    14.761    gen_spy_afe[0].gen_spy_bit[5].spy_inst/mclk
    SLICE_X12Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[11]/C
                         clock pessimism              0.257    15.017    
                         clock uncertainty           -0.097    14.920    
    SLICE_X12Y72         FDRE (Setup_fdre_C_CE)      -0.119    14.801    gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        13.054ns  (logic 0.438ns (3.355%)  route 12.616ns (96.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 14.761 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328    -1.015    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341    -0.674 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431    -0.243    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097    -0.146 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        12.185    12.039    gen_spy_afe[0].gen_spy_bit[5].spy_inst/E[0]
    SLICE_X12Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.361    14.761    gen_spy_afe[0].gen_spy_bit[5].spy_inst/mclk
    SLICE_X12Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[8]/C
                         clock pessimism              0.257    15.017    
                         clock uncertainty           -0.097    14.920    
    SLICE_X12Y72         FDRE (Setup_fdre_C_CE)      -0.119    14.801    gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        12.934ns  (logic 0.438ns (3.386%)  route 12.496ns (96.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 14.760 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328    -1.015    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341    -0.674 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431    -0.243    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097    -0.146 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        12.065    11.919    gen_spy_afe[0].gen_spy_bit[4].spy_inst/E[0]
    SLICE_X16Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.360    14.760    gen_spy_afe[0].gen_spy_bit[4].spy_inst/mclk
    SLICE_X16Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[2]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.097    14.919    
    SLICE_X16Y72         FDRE (Setup_fdre_C_CE)      -0.119    14.800    gen_spy_afe[0].gen_spy_bit[4].spy_inst/dia_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        12.934ns  (logic 0.438ns (3.386%)  route 12.496ns (96.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 14.760 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328    -1.015    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341    -0.674 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431    -0.243    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097    -0.146 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        12.065    11.919    gen_spy_afe[0].gen_spy_bit[5].spy_inst/E[0]
    SLICE_X16Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.360    14.760    gen_spy_afe[0].gen_spy_bit[5].spy_inst/mclk
    SLICE_X16Y72         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[9]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.097    14.919    
    SLICE_X16Y72         FDRE (Setup_fdre_C_CE)      -0.119    14.800    gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 0.438ns (3.424%)  route 12.355ns (96.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 14.765 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328    -1.015    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341    -0.674 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431    -0.243    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097    -0.146 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        11.924    11.778    gen_spy_afe[0].gen_spy_bit[5].spy_inst/E[0]
    SLICE_X16Y67         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.365    14.765    gen_spy_afe[0].gen_spy_bit[5].spy_inst/mclk
    SLICE_X16Y67         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[2]/C
                         clock pessimism              0.257    15.021    
                         clock uncertainty           -0.097    14.924    
    SLICE_X16Y67         FDRE (Setup_fdre_C_CE)      -0.119    14.805    gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 0.438ns (3.424%)  route 12.355ns (96.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 14.765 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328    -1.015    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341    -0.674 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431    -0.243    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097    -0.146 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        11.924    11.778    gen_spy_afe[0].gen_spy_bit[5].spy_inst/E[0]
    SLICE_X16Y67         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.365    14.765    gen_spy_afe[0].gen_spy_bit[5].spy_inst/mclk
    SLICE_X16Y67         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[3]/C
                         clock pessimism              0.257    15.021    
                         clock uncertainty           -0.097    14.924    
    SLICE_X16Y67         FDRE (Setup_fdre_C_CE)      -0.119    14.805    gen_spy_afe[0].gen_spy_bit[5].spy_inst/dia_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        12.722ns  (logic 0.438ns (3.443%)  route 12.284ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 14.764 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328    -1.015    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341    -0.674 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431    -0.243    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097    -0.146 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        11.853    11.706    gen_spy_afe[0].gen_spy_bit[7].spy_inst/E[0]
    SLICE_X10Y79         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.364    14.764    gen_spy_afe[0].gen_spy_bit[7].spy_inst/mclk
    SLICE_X10Y79         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[1]/C
                         clock pessimism              0.257    15.020    
                         clock uncertainty           -0.097    14.923    
    SLICE_X10Y79         FDRE (Setup_fdre_C_CE)      -0.119    14.804    gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mclk1 rise@16.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        12.722ns  (logic 0.438ns (3.443%)  route 12.284ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 14.764 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.513    -0.830    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.244    -4.075 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -2.419    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.328    -1.015    ts_spy_gen[3].ts_spy_inst/mclk
    SLICE_X37Y157        FDRE                                         r  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDRE (Prop_fdre_C_Q)         0.341    -0.674 f  ts_spy_gen[3].ts_spy_inst/reset_reg_reg/Q
                         net (fo=246, routed)         0.431    -0.243    ts_spy_gen[3].ts_spy_inst/reset_reg
    SLICE_X38Y153        LUT1 (Prop_lut1_I0_O)        0.097    -0.146 r  ts_spy_gen[3].ts_spy_inst/dia_reg[15]_i_1__0/O
                         net (fo=680, routed)        11.853    11.706    gen_spy_afe[0].gen_spy_bit[7].spy_inst/E[0]
    SLICE_X10Y79         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    16.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    17.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.915    11.784 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           1.544    13.328    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           1.412    14.812    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -3.060    11.752 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           1.576    13.328    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    13.400 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        1.364    14.764    gen_spy_afe[0].gen_spy_bit[7].spy_inst/mclk
    SLICE_X10Y79         FDRE                                         r  gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[8]/C
                         clock pessimism              0.257    15.020    
                         clock uncertainty           -0.097    14.923    
    SLICE_X10Y79         FDRE (Setup_fdre_C_CE)      -0.119    14.804    gen_spy_afe[0].gen_spy_bit[7].spy_inst/dia_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  3.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 core_inst/sender1_inst/ch2_3_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_inst/sender1_inst/fifo_gen[6].fifo18e1_inst/DI[11]
                            (rising edge-triggered cell FIFO18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.266%)  route 0.243ns (59.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.642    -0.484    core_inst/sender1_inst/mclk
    SLICE_X62Y66         FDRE                                         r  core_inst/sender1_inst/ch2_3_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.320 r  core_inst/sender1_inst/ch2_3_reg_reg[7]/Q
                         net (fo=1, routed)           0.243    -0.076    core_inst/sender1_inst/temp[6]_27[11]
    RAMB18_X3Y24         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[6].fifo18e1_inst/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.956    -0.836    core_inst/sender1_inst/mclk
    RAMB18_X3Y24         FIFO18E1                                     r  core_inst/sender1_inst/fifo_gen[6].fifo18e1_inst/WRCLK
                         clock pessimism              0.407    -0.429    
    RAMB18_X3Y24         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[11])
                                                      0.296    -0.133    core_inst/sender1_inst/fifo_gen[6].fifo18e1_inst
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[4].spy_inst/addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.680%)  route 0.182ns (56.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.623    -0.503    gen_spy_afe[2].gen_spy_bit[4].spy_inst/mclk
    SLICE_X11Y113        FDRE                                         r  gen_spy_afe[2].gen_spy_bit[4].spy_inst/addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  gen_spy_afe[2].gen_spy_bit[4].spy_inst/addr_reg_reg[11]/Q
                         net (fo=6, routed)           0.182    -0.180    gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ADDRARDADDR[11]
    RAMB18_X0Y45         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.930    -0.862    gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/mclk
    RAMB18_X0Y45         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.431    -0.430    
    RAMB18_X0Y45         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.247    gen_spy_afe[2].gen_spy_bit[4].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[3].spy_inst/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.204%)  route 0.164ns (53.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.639    -0.487    gen_spy_afe[1].gen_spy_bit[3].spy_inst/mclk
    SLICE_X63Y69         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/addr_reg_reg[0]/Q
                         net (fo=7, routed)           0.164    -0.181    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ADDRARDADDR[0]
    RAMB18_X3Y27         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.949    -0.843    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X3Y27         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.407    -0.436    
    RAMB18_X3Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.253    gen_spy_afe[1].gen_spy_bit[3].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.009%)  route 0.165ns (53.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.650    -0.476    gen_spy_afe[1].gen_spy_bit[6].spy_inst/mclk
    SLICE_X43Y89         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg_reg[6]/Q
                         net (fo=6, routed)           0.165    -0.169    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ADDRARDADDR[6]
    RAMB18_X2Y35         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.961    -0.831    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X2Y35         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.407    -0.424    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.241    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.761%)  route 0.167ns (54.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.650    -0.476    gen_spy_afe[1].gen_spy_bit[6].spy_inst/mclk
    SLICE_X43Y88         FDRE                                         r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/addr_reg_reg[2]/Q
                         net (fo=6, routed)           0.167    -0.167    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ADDRARDADDR[2]
    RAMB18_X2Y35         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.961    -0.831    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/mclk
    RAMB18_X2Y35         RAMB18E1                                     r  gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.407    -0.424    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.241    gen_spy_afe[1].gen_spy_bit[6].spy_inst/genbuffer[0].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.200%)  route 0.171ns (54.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.618    -0.508    gen_spy_afe[2].gen_spy_bit[7].spy_inst/mclk
    SLICE_X23Y132        FDRE                                         r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg_reg[4]/Q
                         net (fo=6, routed)           0.171    -0.196    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ADDRARDADDR[4]
    RAMB18_X1Y53         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.925    -0.867    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X1Y53         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.409    -0.457    
    RAMB18_X1Y53         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.274    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.200%)  route 0.171ns (54.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.618    -0.508    gen_spy_afe[2].gen_spy_bit[7].spy_inst/mclk
    SLICE_X23Y132        FDRE                                         r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/addr_reg_reg[4]/Q
                         net (fo=6, routed)           0.171    -0.196    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ADDRARDADDR[4]
    RAMB18_X1Y52         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.925    -0.867    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/mclk
    RAMB18_X1Y52         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.409    -0.457    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.274    gen_spy_afe[2].gen_spy_bit[7].spy_inst/genbuffer[2].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.812%)  route 0.174ns (55.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.585    -0.541    gen_spy_afe[4].gen_spy_bit[5].spy_inst/mclk
    SLICE_X43Y140        FDRE                                         r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg_reg[8]/Q
                         net (fo=6, routed)           0.174    -0.227    gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ADDRARDADDR[8]
    RAMB18_X2Y57         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.893    -0.899    gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X2Y57         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.410    -0.488    
    RAMB18_X2Y57         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.305    gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.812%)  route 0.174ns (55.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.585    -0.541    gen_spy_afe[4].gen_spy_bit[5].spy_inst/mclk
    SLICE_X43Y140        FDRE                                         r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/addr_reg_reg[8]/Q
                         net (fo=6, routed)           0.174    -0.227    gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ADDRARDADDR[8]
    RAMB18_X2Y56         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.893    -0.899    gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/mclk
    RAMB18_X2Y56         RAMB18E1                                     r  gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.410    -0.488    
    RAMB18_X2Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.305    gen_spy_afe[4].gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 gen_spy_afe[2].gen_spy_bit[3].spy_inst/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by mclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk1 rise@0.000ns - mclk1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.178%)  route 0.359ns (71.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.677    -0.449    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.401    -1.850 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.698    -1.152    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.688    -0.438    gen_spy_afe[2].gen_spy_bit[3].spy_inst/mclk
    SLICE_X24Y95         FDRE                                         r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.297 r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/addr_reg_reg[8]/Q
                         net (fo=6, routed)           0.359     0.063    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ADDRARDADDR[8]
    RAMB18_X1Y41         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock mclk1 rise edge)      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk0_inst/O
                         net (fo=1, routed)           0.951    -0.841    endpoint_inst/local_clk62p5
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN2_CLKOUT1)
                                                     -1.735    -2.575 r  endpoint_inst/mmcm1_inst/CLKOUT1
                         net (fo=1, routed)           0.755    -1.820    endpoint_inst/mmcm1_clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm1_clk1_inst/O
                         net (fo=5151, routed)        0.932    -0.860    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/mclk
    RAMB18_X1Y41         RAMB18E1                                     r  gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism              0.660    -0.199    
    RAMB18_X1Y41         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.016    gen_spy_afe[2].gen_spy_bit[3].spy_inst/genbuffer[1].ramb_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y156    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[3].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y160    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[4].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y158    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[5].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y166    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[6].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y170    fe_inst/gen_afe[3].AFE1_4.afe_inst/genfebit[7].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y224    fe_inst/gen_afe[4].AFE1_4.afe_inst/ffebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y210    fe_inst/gen_afe[4].AFE1_4.afe_inst/genfebit[0].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y208    fe_inst/gen_afe[4].AFE1_4.afe_inst/genfebit[1].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y214    fe_inst/gen_afe[4].AFE1_4.afe_inst/genfebit[2].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         16.000      13.640     IDELAY_X0Y218    fe_inst/gen_afe[4].AFE1_4.afe_inst/genfebit[3].dfebit_inst/IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X14Y136    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[0].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X14Y136    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[0].srlc32e_1_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[10].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[10].srlc32e_1_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X12Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[11].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X12Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[11].srlc32e_1_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[12].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X16Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[12].srlc32e_1_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X10Y132    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[13].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X12Y90     gen_spy_afe[1].gen_spy_bit[5].spy_inst/gendelay[10].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X14Y136    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X14Y136    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[0].srlc32e_1_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X12Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[11].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X12Y135    gen_spy_afe[2].gen_spy_bit[7].spy_inst/gendelay[11].srlc32e_1_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X14Y94     gen_spy_afe[1].gen_spy_bit[5].spy_inst/gendelay[0].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X14Y94     gen_spy_afe[1].gen_spy_bit[5].spy_inst/gendelay[0].srlc32e_1_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X12Y90     gen_spy_afe[1].gen_spy_bit[5].spy_inst/gendelay[10].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X12Y90     gen_spy_afe[1].gen_spy_bit[5].spy_inst/gendelay[10].srlc32e_1_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X6Y95      gen_spy_afe[1].gen_spy_bit[5].spy_inst/gendelay[11].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.770         8.000       7.230      SLICE_X6Y95      gen_spy_afe[1].gen_spy_bit[5].spy_inst/gendelay[11].srlc32e_1_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm1_clkfbout1
  To Clock:  mmcm1_clkfbout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1_clkfbout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { endpoint_inst/mmcm1_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y8    endpoint_inst/mmcm1_clkfb_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  endpoint_inst/mmcm1_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfbout
  To Clock:  mmcm0_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7    endpoint_inst/mmcm0_clkfb_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  endpoint_inst/mmcm0_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sclk100
  To Clock:  sclk100

Setup :            0  Failing Endpoints,  Worst Slack        6.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.816ns (22.583%)  route 2.797ns (77.417%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.085ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.259    -1.085    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X55Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y125        FDRE (Prop_fdre_C_Q)         0.313    -0.772 f  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/Q
                         net (fo=1, routed)           0.684    -0.087    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[7]
    SLICE_X55Y126        LUT6 (Prop_lut6_I1_O)        0.212     0.125 r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_9/O
                         net (fo=1, routed)           0.554     0.678    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_9_n_0
    SLICE_X55Y124        LUT6 (Prop_lut6_I5_O)        0.097     0.775 r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_7/O
                         net (fo=1, routed)           0.583     1.359    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state_reg[0]_1
    SLICE_X57Y123        LUT6 (Prop_lut6_I0_O)        0.097     1.456 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_6/O
                         net (fo=1, routed)           0.585     2.041    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_6_n_0
    SLICE_X57Y122        LUT6 (Prop_lut6_I5_O)        0.097     2.138 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_1__4/O
                         net (fo=11, routed)          0.390     2.529    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_0
    SLICE_X58Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.163     8.563    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X58Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.316     8.879    
                         clock uncertainty           -0.074     8.806    
    SLICE_X58Y122        FDRE (Setup_fdre_C_CE)      -0.150     8.656    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -2.529    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.816ns (22.583%)  route 2.797ns (77.417%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.085ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.259    -1.085    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X55Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y125        FDRE (Prop_fdre_C_Q)         0.313    -0.772 f  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/Q
                         net (fo=1, routed)           0.684    -0.087    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[7]
    SLICE_X55Y126        LUT6 (Prop_lut6_I1_O)        0.212     0.125 r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_9/O
                         net (fo=1, routed)           0.554     0.678    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_9_n_0
    SLICE_X55Y124        LUT6 (Prop_lut6_I5_O)        0.097     0.775 r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_7/O
                         net (fo=1, routed)           0.583     1.359    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state_reg[0]_1
    SLICE_X57Y123        LUT6 (Prop_lut6_I0_O)        0.097     1.456 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_6/O
                         net (fo=1, routed)           0.585     2.041    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_6_n_0
    SLICE_X57Y122        LUT6 (Prop_lut6_I5_O)        0.097     2.138 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_1__4/O
                         net (fo=11, routed)          0.390     2.529    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_0
    SLICE_X58Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.163     8.563    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X58Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.316     8.879    
                         clock uncertainty           -0.074     8.806    
    SLICE_X58Y122        FDRE (Setup_fdre_C_CE)      -0.150     8.656    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -2.529    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.816ns (22.583%)  route 2.797ns (77.417%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.085ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.259    -1.085    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X55Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y125        FDRE (Prop_fdre_C_Q)         0.313    -0.772 f  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/Q
                         net (fo=1, routed)           0.684    -0.087    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[7]
    SLICE_X55Y126        LUT6 (Prop_lut6_I1_O)        0.212     0.125 r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_9/O
                         net (fo=1, routed)           0.554     0.678    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_9_n_0
    SLICE_X55Y124        LUT6 (Prop_lut6_I5_O)        0.097     0.775 r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_7/O
                         net (fo=1, routed)           0.583     1.359    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state_reg[0]_1
    SLICE_X57Y123        LUT6 (Prop_lut6_I0_O)        0.097     1.456 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_6/O
                         net (fo=1, routed)           0.585     2.041    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_6_n_0
    SLICE_X57Y122        LUT6 (Prop_lut6_I5_O)        0.097     2.138 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_1__4/O
                         net (fo=11, routed)          0.390     2.529    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_0
    SLICE_X58Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.163     8.563    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X58Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.316     8.879    
                         clock uncertainty           -0.074     8.806    
    SLICE_X58Y122        FDRE (Setup_fdre_C_CE)      -0.150     8.656    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -2.529    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.816ns (22.583%)  route 2.797ns (77.417%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.085ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.259    -1.085    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X55Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y125        FDRE (Prop_fdre_C_Q)         0.313    -0.772 f  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/Q
                         net (fo=1, routed)           0.684    -0.087    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[7]
    SLICE_X55Y126        LUT6 (Prop_lut6_I1_O)        0.212     0.125 r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_9/O
                         net (fo=1, routed)           0.554     0.678    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_9_n_0
    SLICE_X55Y124        LUT6 (Prop_lut6_I5_O)        0.097     0.775 r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_7/O
                         net (fo=1, routed)           0.583     1.359    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state_reg[0]_1
    SLICE_X57Y123        LUT6 (Prop_lut6_I0_O)        0.097     1.456 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_6/O
                         net (fo=1, routed)           0.585     2.041    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_6_n_0
    SLICE_X57Y122        LUT6 (Prop_lut6_I5_O)        0.097     2.138 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_1__4/O
                         net (fo=11, routed)          0.390     2.529    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_0
    SLICE_X58Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.163     8.563    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X58Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.316     8.879    
                         clock uncertainty           -0.074     8.806    
    SLICE_X58Y122        FDRE (Setup_fdre_C_CE)      -0.150     8.656    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -2.529    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.816ns (22.583%)  route 2.797ns (77.417%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.085ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.259    -1.085    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X55Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y125        FDRE (Prop_fdre_C_Q)         0.313    -0.772 f  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd_reg[7]/Q
                         net (fo=1, routed)           0.684    -0.087    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[7]
    SLICE_X55Y126        LUT6 (Prop_lut6_I1_O)        0.212     0.125 r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_9/O
                         net (fo=1, routed)           0.554     0.678    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_9_n_0
    SLICE_X55Y124        LUT6 (Prop_lut6_I5_O)        0.097     0.775 r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state[10]_i_7/O
                         net (fo=1, routed)           0.583     1.359    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state_reg[0]_1
    SLICE_X57Y123        LUT6 (Prop_lut6_I0_O)        0.097     1.456 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_6/O
                         net (fo=1, routed)           0.585     2.041    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_6_n_0
    SLICE_X57Y122        LUT6 (Prop_lut6_I5_O)        0.097     2.138 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk/FSM_onehot_state[10]_i_1__4/O
                         net (fo=11, routed)          0.390     2.529    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_sclk_n_0
    SLICE_X58Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.163     8.563    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X58Y122        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.316     8.879    
                         clock uncertainty           -0.074     8.806    
    SLICE_X58Y122        FDRE (Setup_fdre_C_CE)      -0.150     8.656    endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -2.529    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.700ns (21.865%)  route 2.502ns (78.135%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.084ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.260    -1.084    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X52Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.393    -0.691 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/Q
                         net (fo=2, routed)           0.615    -0.076    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.097     0.021 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_3/O
                         net (fo=1, routed)           0.584     0.606    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_3_n_0
    SLICE_X53Y123        LUT6 (Prop_lut6_I5_O)        0.097     0.703 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          0.774     1.477    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X59Y126        LUT2 (Prop_lut2_I0_O)        0.113     1.590 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.528     2.118    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X54Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.160     8.560    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X54Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[4]/C
                         clock pessimism              0.316     8.876    
                         clock uncertainty           -0.074     8.803    
    SLICE_X54Y125        FDRE (Setup_fdre_C_R)       -0.456     8.347    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -2.118    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.700ns (21.865%)  route 2.502ns (78.135%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.084ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.260    -1.084    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X52Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.393    -0.691 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/Q
                         net (fo=2, routed)           0.615    -0.076    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.097     0.021 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_3/O
                         net (fo=1, routed)           0.584     0.606    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_3_n_0
    SLICE_X53Y123        LUT6 (Prop_lut6_I5_O)        0.097     0.703 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          0.774     1.477    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X59Y126        LUT2 (Prop_lut2_I0_O)        0.113     1.590 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.528     2.118    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X54Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.160     8.560    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X54Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[5]/C
                         clock pessimism              0.316     8.876    
                         clock uncertainty           -0.074     8.803    
    SLICE_X54Y125        FDRE (Setup_fdre_C_R)       -0.456     8.347    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -2.118    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.700ns (21.865%)  route 2.502ns (78.135%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.084ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.260    -1.084    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X52Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.393    -0.691 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/Q
                         net (fo=2, routed)           0.615    -0.076    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.097     0.021 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_3/O
                         net (fo=1, routed)           0.584     0.606    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_3_n_0
    SLICE_X53Y123        LUT6 (Prop_lut6_I5_O)        0.097     0.703 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          0.774     1.477    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X59Y126        LUT2 (Prop_lut2_I0_O)        0.113     1.590 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.528     2.118    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X54Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.160     8.560    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X54Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[6]/C
                         clock pessimism              0.316     8.876    
                         clock uncertainty           -0.074     8.803    
    SLICE_X54Y125        FDRE (Setup_fdre_C_R)       -0.456     8.347    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -2.118    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.700ns (21.865%)  route 2.502ns (78.135%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.084ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.260    -1.084    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X52Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.393    -0.691 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/Q
                         net (fo=2, routed)           0.615    -0.076    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.097     0.021 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_3/O
                         net (fo=1, routed)           0.584     0.606    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_3_n_0
    SLICE_X53Y123        LUT6 (Prop_lut6_I5_O)        0.097     0.703 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          0.774     1.477    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X59Y126        LUT2 (Prop_lut2_I0_O)        0.113     1.590 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.528     2.118    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X54Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.160     8.560    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X54Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[7]/C
                         clock pessimism              0.316     8.876    
                         clock uncertainty           -0.074     8.803    
    SLICE_X54Y125        FDRE (Setup_fdre_C_R)       -0.456     8.347    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -2.118    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sclk100 rise@10.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.700ns (21.885%)  route 2.499ns (78.115%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.084ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.260    -1.084    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X52Y125        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.393    -0.691 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]/Q
                         net (fo=2, routed)           0.615    -0.076    endpoint_inst/pdts_endpoint_inst/ep/startup/sctr_reg[9]
    SLICE_X53Y124        LUT6 (Prop_lut6_I4_O)        0.097     0.021 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_3/O
                         net (fo=1, routed)           0.584     0.606    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_3_n_0
    SLICE_X53Y123        LUT6 (Prop_lut6_I5_O)        0.097     0.703 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_rnd[15]_i_1/O
                         net (fo=17, routed)          0.774     1.477    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr
    SLICE_X59Y126        LUT2 (Prop_lut2_I0_O)        0.113     1.590 r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1/O
                         net (fo=16, routed)          0.525     2.115    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr[0]_i_1_n_0
    SLICE_X54Y124        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)   10.000    10.000 r  
    AA4                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    10.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916    11.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.915     5.784 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           1.544     7.328    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     7.400 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         1.160     8.560    endpoint_inst/pdts_endpoint_inst/ep/startup/q_reg[0]
    SLICE_X54Y124        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[0]/C
                         clock pessimism              0.316     8.876    
                         clock uncertainty           -0.074     8.803    
    SLICE_X54Y124        FDRE (Setup_fdre_C_R)       -0.456     8.347    endpoint_inst/pdts_endpoint_inst/ep/startup/cctr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -2.115    
  -------------------------------------------------------------------
                         slack                                  6.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.431ns (79.625%)  route 0.110ns (20.375%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.585    -0.541    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y198        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]/Q
                         net (fo=2, routed)           0.110    -0.290    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]
    SLICE_X49Y198        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.093 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.093    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1_n_0
    SLICE_X49Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.054 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.054    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[12]_i_1_n_0
    SLICE_X49Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.000 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.000    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]_i_1_n_7
    SLICE_X49Y200        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.947    -0.844    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y200        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]/C
                         clock pessimism              0.660    -0.184    
    SLICE_X49Y200        FDRE (Hold_fdre_C_D)         0.105    -0.079    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.467ns (80.895%)  route 0.110ns (19.105%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.585    -0.541    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y198        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y198        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]/Q
                         net (fo=2, routed)           0.110    -0.290    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]
    SLICE_X49Y198        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.093 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.093    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1_n_0
    SLICE_X49Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.054 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.054    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[12]_i_1_n_0
    SLICE_X49Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.036 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.036    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[16]_i_1_n_6
    SLICE_X49Y200        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.947    -0.844    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sysclk_in
    SLICE_X49Y200        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[17]/C
                         clock pessimism              0.660    -0.184    
    SLICE_X49Y200        FDRE (Hold_fdre_C_D)         0.105    -0.079    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/time_out_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.949ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.576    -0.550    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]_0
    SLICE_X53Y127        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.354    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/db
    SLICE_X53Y127        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.843    -0.949    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]_0
    SLICE_X53Y127        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]/C
                         clock pessimism              0.398    -0.550    
    SLICE_X53Y127        FDRE (Hold_fdre_C_D)         0.075    -0.475    endpoint_inst/pdts_endpoint_inst/ep/startup/sync_t/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.582    -0.544    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X57Y192        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y192        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.348    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X57Y192        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.852    -0.939    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X57Y192        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism              0.395    -0.544    
    SLICE_X57Y192        FDRE (Hold_fdre_C_D)         0.075    -0.469    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.668    -0.458    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X45Y215        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y215        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.262    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X45Y215        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.941    -0.850    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X45Y215        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism              0.392    -0.458    
    SLICE_X45Y215        FDRE (Hold_fdre_C_D)         0.075    -0.383    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.663    -0.463    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X47Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y219        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.267    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X47Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.936    -0.855    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X47Y219        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism              0.392    -0.463    
    SLICE_X47Y219        FDRE (Hold_fdre_C_D)         0.075    -0.388    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.661    -0.465    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X51Y227        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y227        FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.269    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X51Y227        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.933    -0.858    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X51Y227        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism              0.393    -0.465    
    SLICE_X51Y227        FDRE (Hold_fdre_C_D)         0.075    -0.390    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.669    -0.457    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/sysclk_in
    SLICE_X49Y238        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y238        FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.261    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync1
    SLICE_X49Y238        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.944    -0.847    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/sysclk_in
    SLICE_X49Y238        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/C
                         clock pessimism              0.390    -0.457    
    SLICE_X49Y238        FDRE (Hold_fdre_C_D)         0.075    -0.382    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.672    -0.454    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X47Y248        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y248        FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055    -0.258    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X47Y248        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.947    -0.844    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X47Y248        FDRE                                         r  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism              0.390    -0.454    
    SLICE_X47Y248        FDRE (Hold_fdre_C_D)         0.075    -0.379    core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt3_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 endpoint_inst/pdts_endpoint_inst/ep/adj/sync/db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            endpoint_inst/pdts_endpoint_inst/ep/adj/sync/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sclk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sclk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk100 rise@0.000ns - sclk100 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.574    -0.552    endpoint_inst/pdts_endpoint_inst/ep/adj/sync/db_reg[0]_0
    SLICE_X67Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/adj/sync/db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  endpoint_inst/pdts_endpoint_inst/ep/adj/sync/db_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.356    endpoint_inst/pdts_endpoint_inst/ep/adj/sync/db
    SLICE_X67Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/adj/sync/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk100 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm_clk2_inst/O
                         net (fo=449, routed)         0.844    -0.948    endpoint_inst/pdts_endpoint_inst/ep/adj/sync/db_reg[0]_0
    SLICE_X67Y113        FDRE                                         r  endpoint_inst/pdts_endpoint_inst/ep/adj/sync/q_reg[0]/C
                         clock pessimism              0.395    -0.552    
    SLICE_X67Y113        FDRE (Hold_fdre_C_D)         0.075    -0.477    endpoint_inst/pdts_endpoint_inst/ep/adj/sync/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_COMMON/DRPCLK          n/a            5.714         10.000      4.286      GTPE2_COMMON_X0Y1   core_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y4  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt0_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y5  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt1_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y6  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt2_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTPE2_CHANNEL_X0Y7  core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/daphne2_daq_txonly_i/gt3_daphne2_daq_txonly_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1       endpoint_inst/mmcm_clk2_inst/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.515         10.000      8.485      GTPE2_COMMON_X0Y1   core_inst/daq_quad_inst/U0/common0_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT2           n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1     endpoint_inst/mmcm0_inst/CLKOUT2
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X53Y119       reset_inst/ep_rst_sclk100_reg_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         10.000      9.000      SLICE_X50Y198       core_inst/daq_quad_inst/U0/common_reset_i/COMMON_RESET_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2           n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1     endpoint_inst/mmcm0_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X60Y114       endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X60Y114       endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X57Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X57Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X57Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X57Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X57Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X57Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X56Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X56Y195       core_inst/daq_quad_inst/U0/common_reset_i/init_wait_count_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X60Y114       endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK                   n/a            0.770         5.000       4.230      SLICE_X60Y114       endpoint_inst/pdts_endpoint_inst/ep/startup/adel/s_reg[3][0]_srl3/CLK
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y199       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/gttxreset_i_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X57Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X57Y191       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/mmcm_lock_count_reg[2]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X57Y192       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/mmcm_lock_reclocked_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y197       core_inst/daq_quad_inst/U0/daphne2_daq_txonly_init_i/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y121       endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDSE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y121       endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         5.000       4.500      SLICE_X58Y121       endpoint_inst/pdts_endpoint_inst/ep/startup/FSM_onehot_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        1.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.684ns (23.854%)  route 2.183ns (76.146%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 3.683 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.387    -0.956    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.393    -0.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.800     0.237    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.097     0.334 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.627     0.960    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.097     1.057 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.291     1.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.097     1.446 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.466     1.911    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.283     3.683    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X62Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/C
                         clock pessimism              0.322     4.005    
                         clock uncertainty           -0.067     3.938    
    SLICE_X62Y62         FDRE (Setup_fdre_C_R)       -0.373     3.565    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]
  -------------------------------------------------------------------
                         required time                          3.565    
                         arrival time                          -1.911    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.684ns (23.854%)  route 2.183ns (76.146%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 3.683 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.387    -0.956    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.393    -0.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.800     0.237    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.097     0.334 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.627     0.960    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.097     1.057 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.291     1.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.097     1.446 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.466     1.911    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.283     3.683    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X62Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/C
                         clock pessimism              0.322     4.005    
                         clock uncertainty           -0.067     3.938    
    SLICE_X62Y62         FDRE (Setup_fdre_C_R)       -0.373     3.565    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]
  -------------------------------------------------------------------
                         required time                          3.565    
                         arrival time                          -1.911    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.684ns (23.854%)  route 2.183ns (76.146%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 3.683 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.387    -0.956    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.393    -0.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.800     0.237    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.097     0.334 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.627     0.960    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.097     1.057 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.291     1.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.097     1.446 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.466     1.911    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.283     3.683    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X62Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/C
                         clock pessimism              0.322     4.005    
                         clock uncertainty           -0.067     3.938    
    SLICE_X62Y62         FDRE (Setup_fdre_C_R)       -0.373     3.565    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]
  -------------------------------------------------------------------
                         required time                          3.565    
                         arrival time                          -1.911    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.684ns (23.854%)  route 2.183ns (76.146%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 3.683 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.387    -0.956    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.393    -0.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.800     0.237    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.097     0.334 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.627     0.960    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.097     1.057 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.291     1.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.097     1.446 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.466     1.911    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.283     3.683    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X62Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                         clock pessimism              0.322     4.005    
                         clock uncertainty           -0.067     3.938    
    SLICE_X62Y62         FDRE (Setup_fdre_C_R)       -0.373     3.565    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
  -------------------------------------------------------------------
                         required time                          3.565    
                         arrival time                          -1.911    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.684ns (24.492%)  route 2.109ns (75.508%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 3.682 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.387    -0.956    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.393    -0.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.800     0.237    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.097     0.334 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.627     0.960    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.097     1.057 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.291     1.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.097     1.446 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.391     1.836    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.282     3.682    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y61         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]/C
                         clock pessimism              0.337     4.019    
                         clock uncertainty           -0.067     3.952    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.373     3.579    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -1.836    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.684ns (24.492%)  route 2.109ns (75.508%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 3.682 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.387    -0.956    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.393    -0.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.800     0.237    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.097     0.334 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.627     0.960    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.097     1.057 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.291     1.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.097     1.446 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.391     1.836    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.282     3.682    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y61         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/C
                         clock pessimism              0.337     4.019    
                         clock uncertainty           -0.067     3.952    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.373     3.579    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -1.836    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.684ns (24.492%)  route 2.109ns (75.508%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 3.682 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.387    -0.956    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.393    -0.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.800     0.237    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.097     0.334 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.627     0.960    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.097     1.057 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.291     1.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.097     1.446 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.391     1.836    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.282     3.682    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y61         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                         clock pessimism              0.337     4.019    
                         clock uncertainty           -0.067     3.952    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.373     3.579    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -1.836    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.684ns (24.492%)  route 2.109ns (75.508%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 3.682 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.387    -0.956    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.393    -0.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.800     0.237    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.097     0.334 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.627     0.960    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.097     1.057 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.291     1.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.097     1.446 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.391     1.836    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.282     3.682    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y61         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]/C
                         clock pessimism              0.337     4.019    
                         clock uncertainty           -0.067     3.952    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.373     3.579    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[7]
  -------------------------------------------------------------------
                         required time                          3.579    
                         arrival time                          -1.836    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.684ns (24.522%)  route 2.105ns (75.478%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 3.683 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.387    -0.956    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.393    -0.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.800     0.237    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.097     0.334 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.627     0.960    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.097     1.057 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.291     1.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.097     1.446 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.387     1.833    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.283     3.683    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y60         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]/C
                         clock pessimism              0.337     4.020    
                         clock uncertainty           -0.067     3.953    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.373     3.580    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]
  -------------------------------------------------------------------
                         required time                          3.580    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.684ns (24.522%)  route 2.105ns (75.478%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 3.683 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.387    -0.956    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y62         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.393    -0.563 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]/Q
                         net (fo=3, routed)           0.800     0.237    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[10]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.097     0.334 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.627     0.960    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.097     1.057 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.291     1.349    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.097     1.446 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.387     1.833    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X64Y60         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.283     3.683    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X64Y60         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]/C
                         clock pessimism              0.337     4.020    
                         clock uncertainty           -0.067     3.953    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.373     3.580    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[1]
  -------------------------------------------------------------------
                         required time                          3.580    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                  1.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.640    -0.486    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, routed)           0.063    -0.282    phy_inst/U0/core_resets_i/pma_reset_pipe[0]
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.913    -0.879    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism              0.393    -0.486    
    SLICE_X58Y70         FDPE (Hold_fdpe_C_D)         0.075    -0.411    phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.652    -0.474    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X47Y55         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/Q
                         net (fo=1, routed)           0.098    -0.234    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s2
    SLICE_X48Y55         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.926    -0.866    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X48Y55         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/C
                         clock pessimism              0.408    -0.458    
    SLICE_X48Y55         FDRE (Hold_fdre_C_D)         0.059    -0.399    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.159%)  route 0.120ns (38.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.651    -0.475    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X57Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.334 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/Q
                         net (fo=7, routed)           0.120    -0.214    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
    SLICE_X56Y56         LUT5 (Prop_lut5_I2_O)        0.048    -0.166 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/p_0_in__0[4]
    SLICE_X56Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.926    -0.866    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X56Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.404    -0.462    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.131    -0.331    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rxresetdone_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.369%)  route 0.295ns (67.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.724    -0.402    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/independent_clock_bufg
    SLICE_X51Y43         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.261 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg6/Q
                         net (fo=1, routed)           0.295     0.034    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rxresetdone_s2
    SLICE_X51Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rxresetdone_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.927    -0.865    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X51Y50         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rxresetdone_s3_reg/C
                         clock pessimism              0.657    -0.208    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.070    -0.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rxresetdone_s3_reg
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.779%)  route 0.120ns (39.221%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.651    -0.475    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X57Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.334 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/Q
                         net (fo=7, routed)           0.120    -0.214    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
    SLICE_X56Y56         LUT4 (Prop_lut4_I2_O)        0.045    -0.169 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.169    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count[3]_i_1__0_n_0
    SLICE_X56Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.926    -0.866    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X56Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.404    -0.462    
    SLICE_X56Y56         FDCE (Hold_fdce_C_D)         0.121    -0.341    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.209ns (75.255%)  route 0.069ns (24.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.653    -0.473    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X44Y51         FDSE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDSE (Prop_fdse_C_Q)         0.164    -0.309 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[2]/Q
                         net (fo=5, routed)           0.069    -0.240    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[2]
    SLICE_X45Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.195 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.195    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt0__0[5]
    SLICE_X45Y51         FDSE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.928    -0.864    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X45Y51         FDSE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[5]/C
                         clock pessimism              0.404    -0.460    
    SLICE_X45Y51         FDSE (Hold_fdse_C_D)         0.092    -0.368    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.342%)  route 0.094ns (33.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.652    -0.474    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X54Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/Q
                         net (fo=2, routed)           0.094    -0.238    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg_n_0
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.045    -0.193 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_i_1/O
                         net (fo=1, routed)           0.000    -0.193    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_i_1_n_0
    SLICE_X55Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.927    -0.865    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X55Y52         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_reg/C
                         clock pessimism              0.404    -0.461    
    SLICE_X55Y52         FDRE (Hold_fdre_C_D)         0.091    -0.370    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_tlock_max_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.708%)  route 0.056ns (27.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.653    -0.473    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X52Y50         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDPE (Prop_fdpe_C_Q)         0.148    -0.325 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/Q
                         net (fo=1, routed)           0.056    -0.269    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync_reg1
    SLICE_X52Y50         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.927    -0.865    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X52Y50         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/C
                         clock pessimism              0.392    -0.473    
    SLICE_X52Y50         FDPE (Hold_fdpe_C_D)         0.022    -0.451    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.148ns (72.708%)  route 0.056ns (27.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.652    -0.474    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X56Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDPE (Prop_fdpe_C_Q)         0.148    -0.326 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.056    -0.270    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync_reg1
    SLICE_X56Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.927    -0.865    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X56Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism              0.391    -0.474    
    SLICE_X56Y51         FDPE (Hold_fdpe_C_D)         0.022    -0.452    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.259%)  route 0.103ns (35.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.649    -0.477    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X58Y55         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.336 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/Q
                         net (fo=18, routed)          0.103    -0.232    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_state[3]
    SLICE_X59Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.187 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_state__0[1]
    SLICE_X59Y55         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.924    -0.868    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X59Y55         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.404    -0.464    
    SLICE_X59Y55         FDRE (Hold_fdre_C_D)         0.092    -0.372    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { endpoint_inst/mmcm0_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0    fe_inst/IDELAYCTRL_inst/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1    fe_inst/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2    fe_inst/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3    fe_inst/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4    fe_inst/IDELAYCTRL_inst_REPLICATED_0_3/REFCLK
Min Period        n/a     BUFG/I                       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2      endpoint_inst/mmcm0_clk1_inst/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.515         5.000       3.485      GTPE2_COMMON_X0Y0  phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT1           n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1    endpoint_inst/mmcm0_inst/CLKOUT1
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X64Y61       phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X64Y61       phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0    fe_inst/IDELAYCTRL_inst/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1    fe_inst/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2    fe_inst/IDELAYCTRL_inst_REPLICATED_0_1/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3    fe_inst/IDELAYCTRL_inst_REPLICATED_0_2/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4    fe_inst/IDELAYCTRL_inst_REPLICATED_0_3/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1           n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1    endpoint_inst/mmcm0_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X64Y62       phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X64Y62       phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[9]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X53Y51       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y51       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y51       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y52       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y52       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y50       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y50       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y50       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X51Y43       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X51Y43       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X51Y43       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X51Y43       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X51Y43       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X51Y43       phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X64Y61       phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X64Y61       phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[5]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X64Y61       phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X64Y61       phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        5.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.341ns (20.560%)  route 1.318ns (79.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.526     6.515    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.341     6.856 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           1.318     8.173    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)       -0.021    14.083    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.341ns (21.050%)  route 1.279ns (78.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.528     6.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.341     6.858 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           1.279     8.137    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)       -0.038    14.066    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.341ns (20.892%)  route 1.291ns (79.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.526     6.515    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.341     6.856 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           1.291     8.147    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)       -0.018    14.086    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.086    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.341ns (21.537%)  route 1.242ns (78.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.526     6.515    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.341     6.856 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           1.242     8.098    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)       -0.065    14.039    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.341ns (21.132%)  route 1.273ns (78.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 14.129 - 8.000 ) 
    Source Clock Delay      (SCD):    6.505ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.516     6.505    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y21         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.341     6.846 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.273     8.118    phy_inst/U0/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X51Y31         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.409    14.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y31         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.175    14.305    
                         clock uncertainty           -0.205    14.100    
    SLICE_X51Y31         FDRE (Setup_fdre_C_D)       -0.039    14.061    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         14.061    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.341ns (21.564%)  route 1.240ns (78.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 14.129 - 8.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.526     6.515    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.341     6.856 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/Q
                         net (fo=1, routed)           1.240     8.096    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
    SLICE_X50Y18         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.409    14.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y18         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/C
                         clock pessimism              0.175    14.305    
                         clock uncertainty           -0.205    14.100    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)       -0.049    14.051    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.341ns (21.510%)  route 1.244ns (78.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.129ns = ( 14.129 - 8.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.526     6.515    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.341     6.856 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/Q
                         net (fo=1, routed)           1.244     8.100    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
    SLICE_X50Y18         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.409    14.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y18         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/C
                         clock pessimism              0.175    14.305    
                         clock uncertainty           -0.205    14.100    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)       -0.039    14.061    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.061    
                         arrival time                          -8.100    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.341ns (21.915%)  route 1.215ns (78.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.132ns = ( 14.132 - 8.000 ) 
    Source Clock Delay      (SCD):    6.516ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.527     6.516    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.341     6.857 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           1.215     8.072    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.412    14.132    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.175    14.308    
                         clock uncertainty           -0.205    14.103    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)       -0.065    14.038    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.393ns (24.870%)  route 1.187ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.528     6.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.393     6.910 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           1.187     8.097    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X47Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X47Y13         FDRE (Setup_fdre_C_D)       -0.039    14.065    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         14.065    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.393ns (25.289%)  route 1.161ns (74.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns = ( 14.134 - 8.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.528     6.517    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.393     6.910 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           1.161     8.071    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X47Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.413    14.133    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism              0.175    14.309    
                         clock uncertainty           -0.205    14.104    
    SLICE_X47Y13         FDRE (Setup_fdre_C_D)       -0.049    14.055    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  5.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.141ns (19.003%)  route 0.601ns (80.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.601     3.685    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.047     3.542    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.164ns (21.720%)  route 0.591ns (78.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.164     3.107 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.591     3.698    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X46Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X46Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X46Y14         FDRE (Hold_fdre_C_D)         0.059     3.554    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.924%)  route 0.604ns (81.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.722     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.141     3.082 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.604     3.686    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.046     3.541    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.541    
                         arrival time                           3.686    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.141ns (18.857%)  route 0.607ns (81.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.722     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     3.082 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.607     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.047     3.542    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.193%)  route 0.634ns (81.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.634     3.718    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[6]
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.076     3.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.134%)  route 0.637ns (81.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           0.637     3.721    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.078     3.573    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.573    
                         arrival time                           3.721    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.809%)  route 0.588ns (78.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.588     3.696    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X46Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.000     3.615    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X46Y12         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.324     3.291    
                         clock uncertainty            0.205     3.496    
    SLICE_X46Y12         FDRE (Hold_fdre_C_D)         0.052     3.548    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.548    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.119%)  route 0.637ns (81.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y11         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     3.084 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.637     3.721    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.075     3.570    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                           3.721    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.183%)  route 0.610ns (78.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.724     2.943    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y10         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.164     3.107 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.610     3.717    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X47Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X47Y13         FDRE (Hold_fdre_C_D)         0.070     3.565    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.717    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.700%)  route 0.613ns (81.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.614ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.722     2.941    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y13         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     3.082 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           0.613     3.695    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.999     3.614    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y14         FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism             -0.324     3.290    
                         clock uncertainty            0.205     3.495    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.047     3.542    phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack        4.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        3.077ns  (logic 0.361ns (11.734%)  route 2.716ns (88.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 22.340 - 16.000 ) 
    Source Clock Delay      (SCD):    6.385ns = ( 14.385 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.397    14.385    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X56Y60         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDPE (Prop_fdpe_C_Q)         0.361    14.746 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           2.716    17.462    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.620    22.340    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.175    22.515    
                         clock uncertainty           -0.205    22.311    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXPCOMMAALIGNEN)
                                                     -0.601    21.710    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.710    
                         arrival time                         -17.462    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        2.957ns  (logic 0.361ns (12.209%)  route 2.596ns (87.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.340ns = ( 22.340 - 16.000 ) 
    Source Clock Delay      (SCD):    6.385ns = ( 14.385 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.397    14.385    phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X56Y60         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDPE (Prop_fdpe_C_Q)         0.361    14.746 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           2.596    17.342    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.620    22.340    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                                r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.175    22.515    
                         clock uncertainty           -0.205    22.311    
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.601    21.710    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.710    
                         arrival time                         -17.342    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.618ns  (logic 0.393ns (24.296%)  route 1.225ns (75.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.520ns = ( 14.520 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.531    14.520    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X46Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.393    14.913 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           1.225    16.137    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X47Y5          FDRE (Setup_fdre_C_D)       -0.038    22.070    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         22.070    
                         arrival time                         -16.137    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.591ns  (logic 0.341ns (21.431%)  route 1.250ns (78.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.518ns = ( 14.518 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.529    14.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.341    14.859 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           1.250    16.109    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X47Y5          FDRE (Setup_fdre_C_D)       -0.065    22.043    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         22.043    
                         arrival time                         -16.109    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.596ns  (logic 0.393ns (24.627%)  route 1.203ns (75.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.137ns = ( 22.137 - 16.000 ) 
    Source Clock Delay      (SCD):    6.518ns = ( 14.518 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.529    14.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.393    14.911 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           1.203    16.114    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X49Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.416    22.137    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.175    22.312    
                         clock uncertainty           -0.205    22.107    
    SLICE_X49Y9          FDRE (Setup_fdre_C_D)       -0.049    22.058    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         22.058    
                         arrival time                         -16.114    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.602ns  (logic 0.341ns (21.290%)  route 1.261ns (78.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.530    14.519    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.341    14.860 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           1.261    16.121    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X45Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X45Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X45Y8          FDRE (Setup_fdre_C_D)       -0.039    22.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                         -16.121    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.602ns  (logic 0.393ns (24.529%)  route 1.209ns (75.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.520ns = ( 14.520 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.531    14.520    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.393    14.913 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           1.209    16.122    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X47Y5          FDRE (Setup_fdre_C_D)       -0.034    22.074    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         22.074    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.610ns  (logic 0.341ns (21.183%)  route 1.269ns (78.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.519ns = ( 14.519 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.530    14.519    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.341    14.860 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           1.269    16.129    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X46Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X46Y6          FDRE (Setup_fdre_C_D)       -0.010    22.098    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.098    
                         arrival time                         -16.129    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.580ns  (logic 0.341ns (21.579%)  route 1.239ns (78.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 22.138 - 16.000 ) 
    Source Clock Delay      (SCD):    6.518ns = ( 14.518 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.529    14.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.341    14.859 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           1.239    16.098    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.417    22.138    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.175    22.313    
                         clock uncertainty           -0.205    22.108    
    SLICE_X47Y7          FDRE (Setup_fdre_C_D)       -0.039    22.069    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.069    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.493ns  (logic 0.313ns (20.959%)  route 1.180ns (79.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.137ns = ( 22.137 - 16.000 ) 
    Source Clock Delay      (SCD):    6.518ns = ( 14.518 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     9.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     9.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537    10.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069    11.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857    12.913    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076    12.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.529    14.518    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.313    14.831 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           1.180    16.011    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X46Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    16.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308    17.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072    17.381 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    18.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065    18.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.768    20.648    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    20.720 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.416    22.137    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.175    22.312    
                         clock uncertainty           -0.205    22.107    
    SLICE_X46Y8          FDRE (Setup_fdre_C_D)       -0.122    21.985    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         21.985    
                         arrival time                         -16.011    
  -------------------------------------------------------------------
                         slack                                  5.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.164ns (21.163%)  route 0.611ns (78.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.164     3.109 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.611     3.720    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.075     3.575    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.128ns (17.908%)  route 0.587ns (82.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y8          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.128     3.072 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.587     3.659    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X47Y7          FDRE (Hold_fdre_C_D)         0.012     3.511    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.511    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.194%)  route 0.634ns (81.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.141     3.086 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.634     3.720    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.072     3.572    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.572    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.164ns (21.157%)  route 0.611ns (78.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.164     3.109 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.611     3.720    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.070     3.570    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                           3.720    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.211%)  route 0.609ns (78.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X44Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.164     3.109 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.609     3.718    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X44Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.005     3.620    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X44Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.324     3.296    
                         clock uncertainty            0.205     3.501    
    SLICE_X44Y6          FDRE (Hold_fdre_C_D)         0.063     3.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.564    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.164ns (21.085%)  route 0.614ns (78.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.725     2.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.164     3.108 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.614     3.722    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X49Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.003     3.618    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y9          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism             -0.324     3.294    
                         clock uncertainty            0.205     3.499    
    SLICE_X49Y9          FDRE (Hold_fdre_C_D)         0.066     3.565    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.227%)  route 0.609ns (78.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X44Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.164     3.109 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.609     3.718    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X44Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.005     3.620    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X44Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.324     3.296    
                         clock uncertainty            0.205     3.501    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.059     3.560    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.560    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.339%)  route 0.628ns (81.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDRE (Prop_fdre_C_Q)         0.141     3.086 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.628     3.714    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X46Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X46Y6          FDRE (Hold_fdre_C_D)         0.052     3.552    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.164ns (20.537%)  route 0.635ns (79.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X46Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.164     3.109 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.635     3.744    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.004     3.619    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y5          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.324     3.295    
                         clock uncertainty            0.205     3.500    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.071     3.571    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.571    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.815%)  route 0.624ns (79.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.620ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.726     2.945    phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X44Y7          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.164     3.109 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.624     3.733    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X44Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.005     3.620    phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X44Y6          FDRE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.324     3.296    
                         clock uncertainty            0.205     3.501    
    SLICE_X44Y6          FDRE (Hold_fdre_C_D)         0.059     3.560    phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.560    
                         arrival time                           3.733    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gbe_refclk
  To Clock:  gbe_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.313ns (12.415%)  route 2.208ns (87.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.397     4.981    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.313     5.294 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.208     7.502    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/C
                         clock pessimism              0.929    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X49Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.313ns (12.415%)  route 2.208ns (87.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.397     4.981    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.313     5.294 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.208     7.502    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y6          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y6          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
                         clock pessimism              0.929    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X49Y6          FDCE (Recov_fdce_C_CLR)     -0.411    12.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.313ns (13.029%)  route 2.089ns (86.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.397     4.981    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.313     5.294 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.089     7.383    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism              0.929    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X50Y7          FDCE (Recov_fdce_C_CLR)     -0.411    12.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.313ns (13.029%)  route 2.089ns (86.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.397     4.981    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.313     5.294 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.089     7.383    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism              0.929    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X50Y7          FDCE (Recov_fdce_C_CLR)     -0.411    12.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.313ns (13.029%)  route 2.089ns (86.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.397     4.981    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.313     5.294 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.089     7.383    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism              0.929    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X50Y7          FDCE (Recov_fdce_C_CLR)     -0.411    12.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.313ns (13.029%)  route 2.089ns (86.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.397     4.981    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.313     5.294 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.089     7.383    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism              0.929    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X50Y7          FDCE (Recov_fdce_C_CLR)     -0.411    12.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.313ns (13.029%)  route 2.089ns (86.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.397     4.981    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.313     5.294 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.089     7.383    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism              0.929    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X50Y7          FDCE (Recov_fdce_C_CLR)     -0.411    12.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.313ns (13.029%)  route 2.089ns (86.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.397     4.981    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.313     5.294 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.089     7.383    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism              0.929    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X50Y7          FDCE (Recov_fdce_C_CLR)     -0.411    12.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.313ns (13.047%)  route 2.086ns (86.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.397     4.981    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.313     5.294 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.086     7.380    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.929    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X51Y7          FDCE (Recov_fdce_C_CLR)     -0.411    12.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gbe_refclk rise@8.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.313ns (13.047%)  route 2.086ns (86.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 12.081 - 8.000 ) 
    Source Clock Delay      (SCD):    4.981ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.373     3.508    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     3.584 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.397     4.981    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.313     5.294 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.086     7.380    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y7          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      8.000     8.000 r  
    AA13                                              0.000     8.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     8.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     9.285 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.309    10.594    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    10.666 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.415    12.081    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y7          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.929    13.010    
                         clock uncertainty           -0.035    12.975    
    SLICE_X51Y7          FDCE (Recov_fdce_C_CLR)     -0.411    12.564    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  5.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.780%)  route 0.386ns (73.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.716     1.814    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y19         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.141     1.955 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, routed)           0.386     2.340    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X50Y9          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y9          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                         clock pessimism             -0.599     1.837    
    SLICE_X50Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.745    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.128ns (16.178%)  route 0.663ns (83.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.650     1.748    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.876 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.663     2.539    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y20         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.991     2.426    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y20         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                         clock pessimism             -0.346     2.080    
    SLICE_X50Y20         FDCE (Remov_fdce_C_CLR)     -0.146     1.934    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.128ns (15.179%)  route 0.715ns (84.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.650     1.748    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.876 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.715     2.591    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y19         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.992     2.427    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y19         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                         clock pessimism             -0.346     2.081    
    SLICE_X50Y19         FDCE (Remov_fdce_C_CLR)     -0.146     1.935    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.128ns (13.064%)  route 0.852ns (86.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.650     1.748    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.876 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.852     2.728    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.346     2.090    
    SLICE_X51Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.128ns (13.064%)  route 0.852ns (86.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.650     1.748    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.876 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.852     2.728    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.346     2.090    
    SLICE_X51Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.128ns (13.064%)  route 0.852ns (86.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.650     1.748    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.876 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.852     2.728    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.346     2.090    
    SLICE_X51Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.128ns (13.064%)  route 0.852ns (86.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.650     1.748    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.876 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.852     2.728    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.346     2.090    
    SLICE_X51Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.128ns (13.064%)  route 0.852ns (86.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.650     1.748    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.876 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.852     2.728    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism             -0.346     2.090    
    SLICE_X51Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.728    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.128ns (13.021%)  route 0.855ns (86.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.650     1.748    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.876 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.855     2.731    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism             -0.346     2.090    
    SLICE_X50Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                            (removal check against rising-edge clock gbe_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gbe_refclk rise@0.000ns - gbe_refclk rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.128ns (13.021%)  route 0.855ns (86.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.631     1.072    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.098 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.650     1.748    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X59Y51         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.876 f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.855     2.731    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y8          FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gbe_refclk rise edge)
                                                      0.000     0.000 r  
    AA13                                              0.000     0.000 r  gbe_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    gbe_refclk_p
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gbe_refclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.674     1.406    phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.435 r  phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.001     2.436    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y8          FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism             -0.346     2.090    
    SLICE_X50Y8          FDCE (Remov_fdce_C_CLR)     -0.146     1.944    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.787    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        1.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.490ns (11.100%)  route 3.924ns (88.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 13.915 - 8.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.347     6.335    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.393     6.728 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        2.168     8.896    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X72Y143        LUT2 (Prop_lut2_I0_O)        0.097     8.993 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           1.757    10.749    eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB18_X6Y64         FIFO18E1                                     f  eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.194    13.915    eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X6Y64         FIFO18E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.268    14.183    
                         clock uncertainty           -0.077    14.106    
    RAMB18_X6Y64         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -1.869    12.237    eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.490ns (10.839%)  route 4.031ns (89.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.031ns = ( 14.031 - 8.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.347     6.335    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.393     6.728 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        2.168     8.896    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X72Y143        LUT2 (Prop_lut2_I0_O)        0.097     8.993 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           1.863    10.856    eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X4Y18         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.311    14.031    eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y18         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.274    14.305    
                         clock uncertainty           -0.077    14.229    
    RAMB36_X4Y18         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.869    12.360    eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.490ns (11.139%)  route 3.909ns (88.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.917ns = ( 13.917 - 8.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.347     6.335    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.393     6.728 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        2.171     8.899    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X78Y143        LUT2 (Prop_lut2_I0_O)        0.097     8.996 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           1.738    10.734    eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X4Y21         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.197    13.917    eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y21         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.329    14.246    
                         clock uncertainty           -0.077    14.169    
    RAMB36_X4Y21         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.869    12.300    eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.393ns (9.133%)  route 3.910ns (90.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.000ns = ( 14.000 - 8.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.347     6.335    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.393     6.728 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        3.910    10.638    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/info_fifo_rden_sig_reg
    RAMB18_X7Y56         FIFO18E1                                     f  eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.280    14.000    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X7Y56         FIFO18E1                                     r  eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.274    14.274    
                         clock uncertainty           -0.077    14.198    
    RAMB18_X7Y56         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -1.869    12.329    eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.490ns (11.911%)  route 3.624ns (88.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 13.931 - 8.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.347     6.335    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.393     6.728 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        2.171     8.899    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X78Y143        LUT2 (Prop_lut2_I0_O)        0.097     8.996 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           1.453    10.449    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X6Y26         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.211    13.931    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X6Y26         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.274    14.205    
                         clock uncertainty           -0.077    14.129    
    RAMB36_X6Y26         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.869    12.260    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.490ns (11.912%)  route 3.623ns (88.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 13.920 - 8.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.347     6.335    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.393     6.728 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        2.168     8.896    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X72Y143        LUT2 (Prop_lut2_I0_O)        0.097     8.993 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           1.456    10.448    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X2Y25         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.200    13.920    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X2Y25         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.329    14.249    
                         clock uncertainty           -0.077    14.172    
    RAMB36_X2Y25         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.869    12.303    eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.490ns (12.068%)  route 3.570ns (87.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 13.935 - 8.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.347     6.335    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.393     6.728 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        2.168     8.896    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X72Y143        LUT2 (Prop_lut2_I0_O)        0.097     8.993 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           1.403    10.395    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X6Y27         FIFO36E1                                     f  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.215    13.935    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X6Y27         FIFO36E1                                     r  eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.274    14.209    
                         clock uncertainty           -0.077    14.133    
    RAMB36_X6Y27         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -1.869    12.264    eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.490ns (12.636%)  route 3.388ns (87.364%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 13.904 - 8.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.347     6.335    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.393     6.728 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        2.171     8.899    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X78Y143        LUT2 (Prop_lut2_I0_O)        0.097     8.996 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           1.217    10.213    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X4Y24         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.184    13.904    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X4Y24         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.329    14.233    
                         clock uncertainty           -0.077    14.156    
    RAMB36_X4Y24         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -1.869    12.287    eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.490ns (13.146%)  route 3.238ns (86.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 13.914 - 8.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.347     6.335    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.393     6.728 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        2.171     8.899    eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X78Y143        LUT2 (Prop_lut2_I0_O)        0.097     8.996 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           1.067    10.063    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB18_X5Y52         FIFO18E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.194    13.914    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X5Y52         FIFO18E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.274    14.188    
                         clock uncertainty           -0.077    14.112    
    RAMB18_X5Y52         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -1.869    12.243    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[11]/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 0.393ns (7.639%)  route 4.752ns (92.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.884ns = ( 13.884 - 8.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.373     1.373    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.076     1.449 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.537     2.986    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     3.055 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.857     4.912    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.076     4.989 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.347     6.335    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.393     6.728 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        4.752    11.480    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[31]_0
    SLICE_X72Y137        FDPE                                         f  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     8.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.308     9.309    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.072     9.380 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.434    10.815    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.880 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.768    12.648    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    12.720 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        1.164    13.884    eth_int_inst/ec_wrapper/crcGen/userclk2_out
    SLICE_X72Y137        FDPE                                         r  eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[11]/C
                         clock pessimism              0.329    14.213    
                         clock uncertainty           -0.077    14.136    
    SLICE_X72Y137        FDPE (Recov_fdpe_C_PRE)     -0.257    13.879    eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.227ns (44.741%)  route 0.280ns (55.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.654     2.874    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X51Y56         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.128     3.002 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.051     3.052    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X51Y56         LUT2 (Prop_lut2_I0_O)        0.099     3.151 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.229     3.381    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X50Y56         FDPE                                         f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.928     3.543    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X50Y56         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.657     2.886    
    SLICE_X50Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     2.791    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.227ns (44.741%)  route 0.280ns (55.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.654     2.874    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X51Y56         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.128     3.002 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.051     3.052    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X51Y56         LUT2 (Prop_lut2_I0_O)        0.099     3.151 f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.229     3.381    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X50Y56         FDPE                                         f  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.928     3.543    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X50Y56         FDPE                                         r  phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.657     2.886    
    SLICE_X50Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     2.791    phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.381    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.164ns (15.190%)  route 0.916ns (84.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.619     2.838    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.164     3.002 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        0.916     3.918    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X52Y141        FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.857     3.472    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X52Y141        FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]/C
                         clock pessimism             -0.630     2.842    
    SLICE_X52Y141        FDPE (Remov_fdpe_C_PRE)     -0.071     2.771    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[3]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.164ns (15.190%)  route 0.916ns (84.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.619     2.838    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.164     3.002 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        0.916     3.918    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X52Y141        FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.857     3.472    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X52Y141        FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[3]/C
                         clock pessimism             -0.630     2.842    
    SLICE_X52Y141        FDPE (Remov_fdpe_C_PRE)     -0.071     2.771    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[16]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.164ns (15.190%)  route 0.916ns (84.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.619     2.838    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.164     3.002 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        0.916     3.918    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X53Y141        FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.857     3.472    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X53Y141        FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[16]/C
                         clock pessimism             -0.630     2.842    
    SLICE_X53Y141        FDPE (Remov_fdpe_C_PRE)     -0.095     2.747    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.164ns (15.190%)  route 0.916ns (84.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.619     2.838    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.164     3.002 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        0.916     3.918    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X53Y141        FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.857     3.472    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X53Y141        FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]/C
                         clock pessimism             -0.630     2.842    
    SLICE_X53Y141        FDPE (Remov_fdpe_C_PRE)     -0.095     2.747    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[7]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.164ns (15.190%)  route 0.916ns (84.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.619     2.838    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.164     3.002 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        0.916     3.918    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X53Y141        FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.857     3.472    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X53Y141        FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[7]/C
                         clock pessimism             -0.630     2.842    
    SLICE_X53Y141        FDPE (Remov_fdpe_C_PRE)     -0.095     2.747    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.186ns (19.501%)  route 0.768ns (80.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.568     2.787    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X78Y143        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y143        FDRE (Prop_fdre_C_Q)         0.141     2.928 f  eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/Q
                         net (fo=1, routed)           0.160     3.088    eth_int_inst/reset_mgr/comm_dec_tx_fifo_reset
    SLICE_X78Y143        LUT2 (Prop_lut2_I1_O)        0.045     3.133 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           0.608     3.741    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB18_X5Y52         FIFO18E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.875     3.490    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X5Y52         FIFO18E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.401     3.089    
    RAMB18_X5Y52         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     2.500    eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.186ns (15.935%)  route 0.981ns (84.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.568     2.787    eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X78Y143        FDRE                                         r  eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y143        FDRE (Prop_fdre_C_Q)         0.141     2.928 f  eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/Q
                         net (fo=1, routed)           0.160     3.088    eth_int_inst/reset_mgr/comm_dec_tx_fifo_reset
    SLICE_X78Y143        LUT2 (Prop_lut2_I1_O)        0.045     3.133 f  eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           0.821     3.954    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X6Y26         FIFO36E1                                     f  eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.887     3.502    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X6Y26         FIFO36E1                                     r  eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism             -0.401     3.101    
    RAMB36_X6Y26         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     2.512    eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           3.954    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[22]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.164ns (11.850%)  route 1.220ns (88.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.838ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.657 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.696     1.353    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.403 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     2.193    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.219 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.619     2.838    eth_int_inst/reset_mgr/userclk2_out
    SLICE_X40Y149        FDRE                                         r  eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDRE (Prop_fdre_C_Q)         0.164     3.002 f  eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=1171, routed)        1.220     4.222    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[0]_0
    SLICE_X56Y140        FDPE                                         f  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     0.703 r  phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.971     1.674    phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.727 r  phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     2.587    phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.616 r  phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2630, routed)        0.857     3.472    eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X56Y140        FDPE                                         r  eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[22]/C
                         clock pessimism             -0.630     2.842    
    SLICE_X56Y140        FDPE (Remov_fdpe_C_PRE)     -0.071     2.771    eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           4.222    
  -------------------------------------------------------------------
                         slack                                  1.451    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        3.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.341ns (23.544%)  route 1.107ns (76.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.384    -0.959    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.341    -0.618 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.107     0.489    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X54Y53         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X54Y53         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X54Y53         FDCE (Recov_fdce_C_CLR)     -0.293     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.341ns (25.493%)  route 0.997ns (74.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.384    -0.959    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.341    -0.618 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.997     0.378    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X57Y51         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X57Y51         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X57Y51         FDCE (Recov_fdce_C_CLR)     -0.293     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.341ns (25.493%)  route 0.997ns (74.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.384    -0.959    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.341    -0.618 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.997     0.378    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X57Y51         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X57Y51         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X57Y51         FDCE (Recov_fdce_C_CLR)     -0.293     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.341ns (25.636%)  route 0.989ns (74.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.384    -0.959    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.341    -0.618 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.989     0.371    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X61Y55         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X61Y55         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.339     4.028    
                         clock uncertainty           -0.067     3.961    
    SLICE_X61Y55         FDCE (Recov_fdce_C_CLR)     -0.293     3.668    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          3.668    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.341ns (26.988%)  route 0.923ns (73.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.384    -0.959    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.341    -0.618 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.923     0.304    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X55Y51         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X55Y51         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X55Y51         FDCE (Recov_fdce_C_CLR)     -0.293     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.341ns (26.988%)  route 0.923ns (73.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.384    -0.959    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.341    -0.618 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.923     0.304    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X55Y51         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X55Y51         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X55Y51         FDCE (Recov_fdce_C_CLR)     -0.293     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.341ns (26.988%)  route 0.923ns (73.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.384    -0.959    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.341    -0.618 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.923     0.304    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X55Y51         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X55Y51         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X55Y51         FDCE (Recov_fdce_C_CLR)     -0.293     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.341ns (26.988%)  route 0.923ns (73.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.384    -0.959    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.341    -0.618 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.923     0.304    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X55Y51         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X55Y51         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X55Y51         FDCE (Recov_fdce_C_CLR)     -0.293     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.341ns (26.988%)  route 0.923ns (73.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.384    -0.959    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.341    -0.618 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.923     0.304    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X55Y51         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X55Y51         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X55Y51         FDCE (Recov_fdce_C_CLR)     -0.293     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.341ns (29.918%)  route 0.799ns (70.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.824     0.824 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.974     1.798    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.838    -4.041 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.621    -2.419    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -2.343 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.384    -0.959    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.341    -0.618 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.799     0.181    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X57Y56         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.916     6.699    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.915     0.784 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.544     2.328    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072     2.400 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         1.289     3.689    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X57Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.322     4.011    
                         clock uncertainty           -0.067     3.944    
    SLICE_X57Y56         FDCE (Recov_fdce_C_CLR)     -0.293     3.651    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.651    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  3.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.446%)  route 0.436ns (75.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.640    -0.486    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.436     0.091    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X56Y56         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.926    -0.866    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X56Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.428    -0.438    
    SLICE_X56Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.505    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.446%)  route 0.436ns (75.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.640    -0.486    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.436     0.091    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X56Y56         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.926    -0.866    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X56Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.428    -0.438    
    SLICE_X56Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.505    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.446%)  route 0.436ns (75.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.640    -0.486    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.436     0.091    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X56Y56         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.926    -0.866    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X56Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.428    -0.438    
    SLICE_X56Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.505    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.446%)  route 0.436ns (75.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.640    -0.486    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.436     0.091    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X56Y56         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.926    -0.866    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X56Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.428    -0.438    
    SLICE_X56Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.505    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.446%)  route 0.436ns (75.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.640    -0.486    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.436     0.091    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X57Y56         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.926    -0.866    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X57Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.428    -0.438    
    SLICE_X57Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.446%)  route 0.436ns (75.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.640    -0.486    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.436     0.091    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X57Y56         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.926    -0.866    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X57Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.428    -0.438    
    SLICE_X57Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.446%)  route 0.436ns (75.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.640    -0.486    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.436     0.091    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X57Y56         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.926    -0.866    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X57Y56         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.428    -0.438    
    SLICE_X57Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.530    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.934%)  route 0.533ns (79.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.640    -0.486    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.533     0.188    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X55Y51         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.927    -0.865    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X55Y51         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.428    -0.437    
    SLICE_X55Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.934%)  route 0.533ns (79.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.640    -0.486    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.533     0.188    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X55Y51         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.927    -0.865    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X55Y51         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.428    -0.437    
    SLICE_X55Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.934%)  route 0.533ns (79.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.640    -0.486    phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y70         FDPE                                         r  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDPE (Prop_fdpe_C_Q)         0.141    -0.345 f  phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.533     0.188    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X55Y51         FDCE                                         f  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    endpoint_inst/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  endpoint_inst/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    endpoint_inst/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  endpoint_inst/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    endpoint_inst/mmcm0_clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  endpoint_inst/mmcm0_clk1_inst/O
                         net (fo=333, routed)         0.927    -0.865    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X55Y51         FDCE                                         r  phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.428    -0.437    
    SLICE_X55Y51         FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.717    





