module ExampleModule(
  float blah = 100.00
)
(
  bit clk  in
  bit rst  in
  bit din  in
  bit dout out = '0'
)

signals:
  # Comment
  int{32}   dummyInt32 = 0
  int{16}   dummyInt16 = 10
  bitvec[1:0] regVec1 = b'00'
  bitvec[3:0] revVec2 = x'0'
  
logic:
  spro(clk,rst):
    dout = din
