transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant {D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant/servive_clock_gen.v}
vlog -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test {D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem.v}
vlog -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi {D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_master_if.v}

vlog -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test {D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/spi_mem_tb.v}
vlog -vlog01compat -work work +incdir+D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi {D:/Github/2025-fpga-design-projects-fpga_SPI_I2C/wb_spi_bridge_test/serv_spi_ram-add_initial_changes/serv_spi_ram-add_initial_changes/servant_spi/servant_spi_slave_if.v}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  spi_mem_tb

add wave *
view structure
view signals
run -all
