`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2024/09/15 19:31:51
// Design Name: 
// Module Name: controller
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module controller (
    input wire clk,
    input wire reset,

    // 连接寄存器堆模块的信号
    output reg  [4:0]  rf_raddr_a,
    input  wire [15:0] rf_rdata_a,
    output reg  [4:0]  rf_raddr_b,
    input  wire [15:0] rf_rdata_b,
    output reg  [4:0]  rf_waddr,
    output reg  [15:0] rf_wdata,
    output reg  rf_we,

    // 连接 ALU 模块的信号
    output reg  [15:0] alu_a,
    output reg  [15:0] alu_b,
    output reg  [ 3:0] alu_op,
    input  wire [15:0] alu_y,

    // 控制信号
    input  wire        step,    // 用户按键状态脉冲
    input  wire [31:0] dip_sw,  // 32 位拨码开关状态
    output reg  [15:0] leds
);

  logic [31:0] inst_reg;  // 指令寄存器

  // 组合逻辑，解析指令中的常用部分，依赖于有效的 inst_reg 值
  logic is_rtype, is_itype, is_peek, is_poke;
  logic [15:0] imm;
  logic [4:0] rd, rs1, rs2;
  // logic [4:0] rs1,rs2;
  logic [3:0] opcode;


  always_comb begin
    is_rtype = (inst_reg[2:0] == 3'b001);
    is_itype = (inst_reg[2:0] == 3'b010);
    is_peek = is_itype && (inst_reg[6:3] == 4'b0010);
    is_poke = is_itype && (inst_reg[6:3] == 4'b0001);

    imm = inst_reg[31:16];
    rd = inst_reg[11:7];
    rs1 = inst_reg[19:15];
    rs2 = inst_reg[24:20];
    opcode = inst_reg[6:3];
  end

  // 使用枚举定义状态列表，数据类型为 logic [3:0]
  typedef enum logic [3:0] {
    ST_INIT,         // 0
    ST_DECODE,       // 1
    ST_CALC_1,       // 2
    ST_CALC_2,       // 3
    ST_READ_REG,     // 4
    ST_READ_REG_2,   // 5
    ST_READ_REG_3,   // 6
    ST_WRITE_REG,     // 7
    ST_WRITE_REG_2,   // 8
    ST_WRITE_REG_3   // 9
  } state_t;

  // 状态机当前状态寄存器
  state_t state;

  // 状态机逻辑
  always_ff @(posedge clk or posedge reset) begin
    if (reset) begin
        // TODO: 复位各个输出信号
        state <= ST_INIT;
        rf_raddr_a <= 0;
        rf_raddr_b <= 0;
        rf_waddr <= 0;
        rf_wdata <= 0;
        rf_we <= 0;
        alu_a <= 0;
        alu_b <= 0;
        alu_op <= 0;
        leds <= 0;

    end else begin
      case (state)
        ST_INIT: begin
          if (step) begin
            inst_reg <= dip_sw;
            state <= ST_DECODE;
          end
          else begin
            state <= ST_INIT;
          end
        end

        ST_DECODE: begin
          if (is_rtype) begin
            // 把寄存器地址交给寄存器堆，读取操作数
            rf_raddr_a <= rs1;
            rf_raddr_b <= rs2;
            state <= ST_CALC_1;
          end else if (is_peek) begin
            state <= ST_READ_REG;
          end else if (is_poke) begin
            state <= ST_WRITE_REG;
          end
         else begin
            // 未知指令，回到初始状态
            state <= ST_INIT;
          end
        end

        ST_CALC_1: begin
          state <= ST_CALC_2;
        end

        ST_CALC_2: begin
          // TODO: 并从 ALU 获取结果 ? 这个周期拿不到结果吧
          alu_a <= rf_rdata_a;
          alu_b <= rf_rdata_b;
          alu_op <= opcode;
          
          state <= ST_WRITE_REG;
        end

        ST_WRITE_REG: begin
          // TODO: 将结果存入寄存器
          if (is_rtype) begin
            rf_waddr <= rd;
            rf_wdata <= alu_y;
            rf_we <= 1;
          end else if (is_poke) begin
            rf_waddr <= rd;
            rf_wdata <= imm;
            rf_we <= 1; 
          end
          state <= ST_WRITE_REG_2;
        end

        ST_WRITE_REG_2: begin
          state<=ST_WRITE_REG_3;
        end

        ST_WRITE_REG_3: begin
          rf_we <= 0;
          state <= ST_INIT;
        end

        ST_READ_REG: begin
          // TODO: 将数据从寄存器中读出，存入 leds
          if (is_peek) begin
            rf_raddr_a <= rd;
            leds <= rf_rdata_a;
          end
          state <= ST_READ_REG_2;
        end

        ST_READ_REG_2: begin
          leds <= rf_rdata_a;
          state<=ST_READ_REG_3;
        end

        ST_READ_REG_3: begin
          leds <= rf_rdata_a;
          state <= ST_INIT;
        end
        default: begin
          state <= ST_INIT;
        end
      endcase
    end
  end
endmodule