[p GLOBOPT AUTOSTATIC IEEE_DBL IEEE_FLT PIC14 PICREGULAR PICMID ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F877A ]
[d frameptr 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v2.10\pic\sources\c90\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v2.10\pic\sources\c90\common\Umul8_16.c
[v __Umul8_16 _Umul8_16 `(ui  1 e 2 0 ]
"6 C:\Program Files (x86)\Microchip\xc8\v2.10\pic\sources\c90\pic\__eeprom.c
[v ___eecpymem __eecpymem `(v  1 e 1 0 ]
"39
[v ___memcpyee __memcpyee `(v  1 e 1 0 ]
"45 C:\Users\onayo\OneDrive\PIC assembly\Button_test.X\clock_test.c
[v _main main `(v  1 e 1 0 ]
"59
[v _ds1302_init ds1302_init `(v  1 e 1 0 ]
"71
[v _set_time set_time `(v  1 e 1 0 ]
"85
[v _get_time get_time `(v  1 e 1 0 ]
"99
[v _time_write_1 time_write_1 `(v  1 e 1 0 ]
"118
[v _time_read_1 time_read_1 `(uc  1 e 1 0 ]
"138
[v _port_init port_init `(v  1 e 1 0 ]
"151
[v _display display `(v  1 e 1 0 ]
"193
[v _delay delay `(v  1 e 1 0 ]
"166 C:\Program Files (x86)\Microchip\xc8\v2.10\pic\include\pic16f877a.h
[v _PORTA PORTA `VEuc  1 e 1 @5 ]
"340
[v _PORTD PORTD `VEuc  1 e 1 @8 ]
"1255
[v _OPTION_REG OPTION_REG `VEuc  1 e 1 @129 ]
"1325
[v _TRISA TRISA `VEuc  1 e 1 @133 ]
"1375
[v _TRISB TRISB `VEuc  1 e 1 @134 ]
"1499
[v _TRISD TRISD `VEuc  1 e 1 @136 ]
"2229
[v _ADCON1 ADCON1 `VEuc  1 e 1 @159 ]
"2674
[v _RB0 RB0 `VEb  1 e 0 @48 ]
"2677
[v _RB1 RB1 `VEb  1 e 0 @49 ]
"2686
[v _RB4 RB4 `VEb  1 e 0 @52 ]
"2689
[v _RB5 RB5 `VEb  1 e 0 @53 ]
"2947
[v _TRISB4 TRISB4 `VEb  1 e 0 @1076 ]
"37 C:\Users\onayo\OneDrive\PIC assembly\Button_test.X\clock_test.c
[v _table table `DC[8]uc  1 e 8 0 ]
"39
[v _table1 table1 `[7]uc  1 e 7 0 ]
"41
[v _table2 table2 `DC[10]uc  1 e 10 0 ]
"45
[v _main main `(v  1 e 1 0 ]
{
"55
} 0
"71
[v _set_time set_time `(v  1 e 1 0 ]
{
"73
[v set_time@i i `i  1 a 2 5 ]
"81
} 0
"138
[v _port_init port_init `(v  1 e 1 0 ]
{
"147
} 0
"85
[v _get_time get_time `(v  1 e 1 0 ]
{
"87
[v get_time@i i `i  1 a 2 6 ]
"95
} 0
"118
[v _time_read_1 time_read_1 `(uc  1 e 1 0 ]
{
"121
[v time_read_1@j j `i  1 a 2 2 ]
"120
[v time_read_1@time_rx time_rx `uc  1 a 1 4 ]
"134
} 0
"59
[v _ds1302_init ds1302_init `(v  1 e 1 0 ]
{
"67
} 0
"99
[v _time_write_1 time_write_1 `(v  1 e 1 0 ]
{
[v time_write_1@time_tx time_tx `uc  1 a 1 wreg ]
"101
[v time_write_1@j j `i  1 a 2 2 ]
"99
[v time_write_1@time_tx time_tx `uc  1 a 1 wreg ]
"102
[v time_write_1@time_tx time_tx `uc  1 a 1 4 ]
"114
} 0
"151
[v _display display `(v  1 e 1 0 ]
{
"153
[v display@i i `i  1 a 2 4 ]
"189
} 0
"193
[v _delay delay `(v  1 e 1 0 ]
{
"195
[v delay@i i `i  1 a 2 0 ]
"197
} 0
