module wideexpr_00680(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $unsigned(s0);
  assign y1 = {3{{((-(+(s2)))+($signed(-(u6))))+(s7),s4,(ctrl[1]?s2:{s5}),(ctrl[0]?$signed($signed((s1)<<<(1'sb0))):(ctrl[0]?$signed(s3):((4'sb1000)>>(s5))>>>((ctrl[4]?3'b110:4'b0000))))}}};
  assign y2 = 1'b0;
  assign y3 = 1'sb0;
  assign y4 = (6'sb111000)^(s4);
  assign y5 = s0;
  assign y6 = $signed(2'b11);
  assign y7 = +(({(-(^(s5)))<<((ctrl[0]?(2'sb01)-(6'sb010110):6'sb110010)),(+($signed(s4)))^(s7),(ctrl[7]?(ctrl[1]?3'sb000:(ctrl[6]?s6:3'sb000)):-(s1)),{{4{6'b010010}},2'b00,5'sb00101}})-((((^(u4))+((ctrl[4]?s2:3'sb000)))<<((6'sb100010)-((s0)^~(6'sb001000))))>>>(3'sb100)));
endmodule
