{
	"global_route__vias": 1650,
	"global_route__wirelength": 9103,
	"antenna__violating__nets": 0,
	"antenna__violating__pins": 0,
	"design__io": 39,
	"design__die__area": 6064.44,
	"design__core__area": 3238.7,
	"design__instance__count": 246,
	"design__instance__area": 2803.25,
	"design__instance__count__stdcell": 246,
	"design__instance__area__stdcell": 2803.25,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__count__padcells": 0,
	"design__instance__area__padcells": 0,
	"design__instance__count__cover": 0,
	"design__instance__area__cover": 0,
	"design__instance__utilization": 0.865546,
	"design__instance__utilization__stdcell": 0.865546,
	"design__rows": 15,
	"design__rows:CoreSite": 15,
	"design__sites": 1785,
	"design__sites:CoreSite": 1785,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__area__class:clock_buffer": 70.7616,
	"design__instance__count__class:timing_repair_buffer": 65,
	"design__instance__area__class:timing_repair_buffer": 778.378,
	"design__instance__count__class:inverter": 15,
	"design__instance__area__class:inverter": 85.2768,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__area__class:clock_inverter": 5.4432,
	"design__instance__count__class:sequential_cell": 9,
	"design__instance__area__class:sequential_cell": 440.899,
	"design__instance__count__class:multi_input_combinational_cell": 153,
	"design__instance__area__class:multi_input_combinational_cell": 1422.49,
	"design__instance__count": 246,
	"design__instance__area": 2803.25,
	"flow__warnings__count": 38,
	"flow__errors__count": 0
}