

================================================================
== Vivado HLS Report for 'add_bias_pre_L1'
================================================================
* Date:           Sun Oct 27 17:45:08 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       medium_throughput
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.296|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  811|  812|  800|  800| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- fill    |  811|  811|        14|          2|          1|   400|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 2, D = 14, States = { 2 3 6 7 8 9 10 11 12 13 14 15 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 16 [1/1] (0.87ns)   --->   "br label %rewind_header" [../src/mlp.cpp:54]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i4 = phi i9 [ 0, %0 ], [ %i, %2 ], [ 0, %3 ]"   --->   Operation 17 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_urem = phi i9 [ 0, %0 ], [ %idx_urem, %2 ], [ 0, %3 ]"   --->   Operation 18 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.35ns)   --->   "%i = add i9 %i4, 1" [../src/mlp.cpp:56]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%newIndex1 = zext i9 %phi_urem to i64"   --->   Operation 20 'zext' 'newIndex1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [50 x i18]* %input_0_V, i64 0, i64 %newIndex1"   --->   Operation 21 'getelementptr' 'input_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.14ns)   --->   "%input_0_V_load = load i18* %input_0_V_addr, align 4"   --->   Operation 22 'load' 'input_0_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%input_1_V_addr = getelementptr [50 x i18]* %input_1_V, i64 0, i64 %newIndex1"   --->   Operation 23 'getelementptr' 'input_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (1.14ns)   --->   "%input_1_V_load = load i18* %input_1_V_addr, align 4"   --->   Operation 24 'load' 'input_1_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%input_2_V_addr = getelementptr [50 x i18]* %input_2_V, i64 0, i64 %newIndex1"   --->   Operation 25 'getelementptr' 'input_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.14ns)   --->   "%input_2_V_load = load i18* %input_2_V_addr, align 4"   --->   Operation 26 'load' 'input_2_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%input_3_V_addr = getelementptr [50 x i18]* %input_3_V, i64 0, i64 %newIndex1"   --->   Operation 27 'getelementptr' 'input_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.14ns)   --->   "%input_3_V_load = load i18* %input_3_V_addr, align 4"   --->   Operation 28 'load' 'input_3_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%input_4_V_addr = getelementptr [50 x i18]* %input_4_V, i64 0, i64 %newIndex1"   --->   Operation 29 'getelementptr' 'input_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.14ns)   --->   "%input_4_V_load = load i18* %input_4_V_addr, align 4"   --->   Operation 30 'load' 'input_4_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%input_5_V_addr = getelementptr [50 x i18]* %input_5_V, i64 0, i64 %newIndex1"   --->   Operation 31 'getelementptr' 'input_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.14ns)   --->   "%input_5_V_load = load i18* %input_5_V_addr, align 4"   --->   Operation 32 'load' 'input_5_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%input_6_V_addr = getelementptr [50 x i18]* %input_6_V, i64 0, i64 %newIndex1"   --->   Operation 33 'getelementptr' 'input_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.14ns)   --->   "%input_6_V_load = load i18* %input_6_V_addr, align 4"   --->   Operation 34 'load' 'input_6_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%input_7_V_addr = getelementptr [50 x i18]* %input_7_V, i64 0, i64 %newIndex1"   --->   Operation 35 'getelementptr' 'input_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.14ns)   --->   "%input_7_V_load = load i18* %input_7_V_addr, align 4"   --->   Operation 36 'load' 'input_7_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_2 : Operation 37 [1/1] (1.35ns)   --->   "%next_urem = add i9 %phi_urem, 1"   --->   Operation 37 'add' 'next_urem' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.98ns)   --->   "%tmp = icmp eq i9 %i4, -113" [../src/mlp.cpp:54]   --->   Operation 38 'icmp' 'tmp' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %2 ], [ true, %3 ]"   --->   Operation 39 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul = phi i18 [ 0, %0 ], [ %next_mul, %2 ], [ 0, %3 ]"   --->   Operation 40 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %1"   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.36ns)   --->   "%next_mul = add i18 %phi_mul, 656"   --->   Operation 42 'add' 'next_mul' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i18.i32.i32(i18 %phi_mul, i32 15, i32 17)"   --->   Operation 43 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i3 %tmp_3 to i32"   --->   Operation 44 'zext' 'arrayNo_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] (1.14ns)   --->   "%input_0_V_load = load i18* %input_0_V_addr, align 4"   --->   Operation 45 'load' 'input_0_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_3 : Operation 46 [1/2] (1.14ns)   --->   "%input_1_V_load = load i18* %input_1_V_addr, align 4"   --->   Operation 46 'load' 'input_1_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_3 : Operation 47 [1/2] (1.14ns)   --->   "%input_2_V_load = load i18* %input_2_V_addr, align 4"   --->   Operation 47 'load' 'input_2_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_3 : Operation 48 [1/2] (1.14ns)   --->   "%input_3_V_load = load i18* %input_3_V_addr, align 4"   --->   Operation 48 'load' 'input_3_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_3 : Operation 49 [1/2] (1.14ns)   --->   "%input_4_V_load = load i18* %input_4_V_addr, align 4"   --->   Operation 49 'load' 'input_4_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_3 : Operation 50 [1/2] (1.14ns)   --->   "%input_5_V_load = load i18* %input_5_V_addr, align 4"   --->   Operation 50 'load' 'input_5_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_3 : Operation 51 [1/2] (1.14ns)   --->   "%input_6_V_load = load i18* %input_6_V_addr, align 4"   --->   Operation 51 'load' 'input_6_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_3 : Operation 52 [1/2] (1.14ns)   --->   "%input_7_V_load = load i18* %input_7_V_addr, align 4"   --->   Operation 52 'load' 'input_7_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_3 : Operation 53 [2/2] (0.81ns)   --->   "%tmp_4 = call i18 @_ssdm_op_Mux.ap_auto.8i18.i32(i18 %input_0_V_load, i18 %input_1_V_load, i18 %input_2_V_load, i18 %input_3_V_load, i18 %input_4_V_load, i18 %input_5_V_load, i18 %input_6_V_load, i18 %input_7_V_load, i32 %arrayNo_cast)"   --->   Operation 53 'mux' 'tmp_4' <Predicate = true> <Delay = 0.81> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 1> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [13/13] (2.14ns)   --->   "%newIndex2 = urem i9 %i, 51" [../src/mlp.cpp:56]   --->   Operation 54 'urem' 'newIndex2' <Predicate = true> <Delay = 2.14> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.98ns)   --->   "%tmp_6 = icmp ult i9 %next_urem, 50"   --->   Operation 55 'icmp' 'tmp_6' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.37ns)   --->   "%idx_urem = select i1 %tmp_6, i9 %next_urem, i9 0"   --->   Operation 56 'select' 'idx_urem' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %rewind_header" [../src/mlp.cpp:58]   --->   Operation 57 'br' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 13> <Delay = 2.14>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%result_0_V_addr_1 = getelementptr [51 x i18]* %result_0_V, i64 0, i64 0"   --->   Operation 58 'getelementptr' 'result_0_V_addr_1' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.14ns)   --->   "store i18 65536, i18* %result_0_V_addr_1, align 4" [../src/mlp.cpp:53]   --->   Operation 59 'store' <Predicate = (do_init)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_4 : Operation 60 [2/13] (2.14ns)   --->   "%newIndex2 = urem i9 %i, 51" [../src/mlp.cpp:56]   --->   Operation 60 'urem' 'newIndex2' <Predicate = true> <Delay = 2.14> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 14> <Delay = 3.29>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 61 'speclooptripcount' 'empty_29' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %1" [../src/mlp.cpp:54]   --->   Operation 62 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str3) nounwind" [../src/mlp.cpp:55]   --->   Operation 63 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str3)" [../src/mlp.cpp:55]   --->   Operation 64 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../src/mlp.cpp:56]   --->   Operation 65 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/13] (2.14ns)   --->   "%newIndex2 = urem i9 %i, 51" [../src/mlp.cpp:56]   --->   Operation 66 'urem' 'newIndex2' <Predicate = true> <Delay = 2.14> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%newIndex3 = zext i9 %newIndex2 to i64" [../src/mlp.cpp:56]   --->   Operation 67 'zext' 'newIndex3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%result_0_V_addr = getelementptr [51 x i18]* %result_0_V, i64 0, i64 %newIndex3" [../src/mlp.cpp:56]   --->   Operation 68 'getelementptr' 'result_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%result_1_V_addr = getelementptr [51 x i18]* %result_1_V, i64 0, i64 %newIndex3" [../src/mlp.cpp:56]   --->   Operation 69 'getelementptr' 'result_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%result_2_V_addr = getelementptr [51 x i18]* %result_2_V, i64 0, i64 %newIndex3" [../src/mlp.cpp:56]   --->   Operation 70 'getelementptr' 'result_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%result_3_V_addr = getelementptr [51 x i18]* %result_3_V, i64 0, i64 %newIndex3" [../src/mlp.cpp:56]   --->   Operation 71 'getelementptr' 'result_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%result_4_V_addr = getelementptr [51 x i18]* %result_4_V, i64 0, i64 %newIndex3" [../src/mlp.cpp:56]   --->   Operation 72 'getelementptr' 'result_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%result_5_V_addr = getelementptr [51 x i18]* %result_5_V, i64 0, i64 %newIndex3" [../src/mlp.cpp:56]   --->   Operation 73 'getelementptr' 'result_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%result_6_V_addr = getelementptr [51 x i18]* %result_6_V, i64 0, i64 %newIndex3" [../src/mlp.cpp:56]   --->   Operation 74 'getelementptr' 'result_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%result_7_V_addr = getelementptr [44 x i18]* %result_7_V, i64 0, i64 %newIndex3" [../src/mlp.cpp:56]   --->   Operation 75 'getelementptr' 'result_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.14ns)   --->   "store i18 %tmp_4, i18* %result_6_V_addr, align 4" [../src/mlp.cpp:56]   --->   Operation 76 'store' <Predicate = (arrayNo1 == 6)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %2" [../src/mlp.cpp:56]   --->   Operation 77 'br' <Predicate = (arrayNo1 == 6)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.14ns)   --->   "store i18 %tmp_4, i18* %result_5_V_addr, align 4" [../src/mlp.cpp:56]   --->   Operation 78 'store' <Predicate = (arrayNo1 == 5)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br label %2" [../src/mlp.cpp:56]   --->   Operation 79 'br' <Predicate = (arrayNo1 == 5)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.14ns)   --->   "store i18 %tmp_4, i18* %result_4_V_addr, align 4" [../src/mlp.cpp:56]   --->   Operation 80 'store' <Predicate = (arrayNo1 == 4)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "br label %2" [../src/mlp.cpp:56]   --->   Operation 81 'br' <Predicate = (arrayNo1 == 4)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.14ns)   --->   "store i18 %tmp_4, i18* %result_3_V_addr, align 4" [../src/mlp.cpp:56]   --->   Operation 82 'store' <Predicate = (arrayNo1 == 3)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br label %2" [../src/mlp.cpp:56]   --->   Operation 83 'br' <Predicate = (arrayNo1 == 3)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.14ns)   --->   "store i18 %tmp_4, i18* %result_2_V_addr, align 4" [../src/mlp.cpp:56]   --->   Operation 84 'store' <Predicate = (arrayNo1 == 2)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br label %2" [../src/mlp.cpp:56]   --->   Operation 85 'br' <Predicate = (arrayNo1 == 2)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.14ns)   --->   "store i18 %tmp_4, i18* %result_1_V_addr, align 4" [../src/mlp.cpp:56]   --->   Operation 86 'store' <Predicate = (arrayNo1 == 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br label %2" [../src/mlp.cpp:56]   --->   Operation 87 'br' <Predicate = (arrayNo1 == 1)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.14ns)   --->   "store i18 %tmp_4, i18* %result_0_V_addr, align 4" [../src/mlp.cpp:56]   --->   Operation 88 'store' <Predicate = (arrayNo1 == 0)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br label %2" [../src/mlp.cpp:56]   --->   Operation 89 'br' <Predicate = (arrayNo1 == 0)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.14ns)   --->   "store i18 %tmp_4, i18* %result_7_V_addr, align 4" [../src/mlp.cpp:56]   --->   Operation 90 'store' <Predicate = (arrayNo1 != 0 & arrayNo1 != 1 & arrayNo1 != 2 & arrayNo1 != 3 & arrayNo1 != 4 & arrayNo1 != 5 & arrayNo1 != 6)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 44> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br label %2" [../src/mlp.cpp:56]   --->   Operation 91 'br' <Predicate = (arrayNo1 != 0 & arrayNo1 != 1 & arrayNo1 != 2 & arrayNo1 != 3 & arrayNo1 != 4 & arrayNo1 != 5 & arrayNo1 != 6)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str3, i32 %tmp_s)" [../src/mlp.cpp:57]   --->   Operation 92 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)"   --->   Operation 93 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [../src/mlp.cpp:58]   --->   Operation 94 'return' <Predicate = (tmp)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.04>
ST_6 : Operation 95 [1/2] (0.81ns)   --->   "%tmp_4 = call i18 @_ssdm_op_Mux.ap_auto.8i18.i32(i18 %input_0_V_load, i18 %input_1_V_load, i18 %input_2_V_load, i18 %input_3_V_load, i18 %input_4_V_load, i18 %input_5_V_load, i18 %input_6_V_load, i18 %input_7_V_load, i32 %arrayNo_cast)"   --->   Operation 95 'mux' 'tmp_4' <Predicate = true> <Delay = 0.81> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 1> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_cast = zext i9 %i to i20" [../src/mlp.cpp:56]   --->   Operation 96 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [3/3] (3.04ns)   --->   "%mul = mul i20 %zext_cast, 643" [../src/mlp.cpp:56]   --->   Operation 97 'mul' 'mul' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 98 [12/13] (2.14ns)   --->   "%newIndex2 = urem i9 %i, 51" [../src/mlp.cpp:56]   --->   Operation 98 'urem' 'newIndex2' <Predicate = true> <Delay = 2.14> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %rewind_header" [../src/mlp.cpp:54]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.04>
ST_7 : Operation 100 [2/3] (3.04ns)   --->   "%mul = mul i20 %zext_cast, 643" [../src/mlp.cpp:56]   --->   Operation 100 'mul' 'mul' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 101 [11/13] (2.14ns)   --->   "%newIndex2 = urem i9 %i, 51" [../src/mlp.cpp:56]   --->   Operation 101 'urem' 'newIndex2' <Predicate = true> <Delay = 2.14> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 2.14>
ST_8 : Operation 102 [1/3] (0.00ns)   --->   "%mul = mul i20 %zext_cast, 643" [../src/mlp.cpp:56]   --->   Operation 102 'mul' 'mul' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [10/13] (2.14ns)   --->   "%newIndex2 = urem i9 %i, 51" [../src/mlp.cpp:56]   --->   Operation 103 'urem' 'newIndex2' <Predicate = true> <Delay = 2.14> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 2.14>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_PartSelect.i5.i20.i32.i32(i20 %mul, i32 15, i32 19)" [../src/mlp.cpp:56]   --->   Operation 104 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%arrayNo1 = sext i5 %tmp_5 to i9" [../src/mlp.cpp:56]   --->   Operation 105 'sext' 'arrayNo1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [9/13] (2.14ns)   --->   "%newIndex2 = urem i9 %i, 51" [../src/mlp.cpp:56]   --->   Operation 106 'urem' 'newIndex2' <Predicate = true> <Delay = 2.14> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.88ns)   --->   "switch i9 %arrayNo1, label %branch7 [
    i9 0, label %branch0
    i9 1, label %branch1
    i9 2, label %branch2
    i9 3, label %branch3
    i9 4, label %branch4
    i9 5, label %branch5
    i9 6, label %branch6
  ]" [../src/mlp.cpp:56]   --->   Operation 107 'switch' <Predicate = true> <Delay = 0.88>

State 10 <SV = 7> <Delay = 2.14>
ST_10 : Operation 108 [8/13] (2.14ns)   --->   "%newIndex2 = urem i9 %i, 51" [../src/mlp.cpp:56]   --->   Operation 108 'urem' 'newIndex2' <Predicate = true> <Delay = 2.14> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 2.14>
ST_11 : Operation 109 [7/13] (2.14ns)   --->   "%newIndex2 = urem i9 %i, 51" [../src/mlp.cpp:56]   --->   Operation 109 'urem' 'newIndex2' <Predicate = true> <Delay = 2.14> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 2.14>
ST_12 : Operation 110 [6/13] (2.14ns)   --->   "%newIndex2 = urem i9 %i, 51" [../src/mlp.cpp:56]   --->   Operation 110 'urem' 'newIndex2' <Predicate = true> <Delay = 2.14> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 2.14>
ST_13 : Operation 111 [5/13] (2.14ns)   --->   "%newIndex2 = urem i9 %i, 51" [../src/mlp.cpp:56]   --->   Operation 111 'urem' 'newIndex2' <Predicate = true> <Delay = 2.14> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 2.14>
ST_14 : Operation 112 [4/13] (2.14ns)   --->   "%newIndex2 = urem i9 %i, 51" [../src/mlp.cpp:56]   --->   Operation 112 'urem' 'newIndex2' <Predicate = true> <Delay = 2.14> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 2.14>
ST_15 : Operation 113 [3/13] (2.14ns)   --->   "%newIndex2 = urem i9 %i, 51" [../src/mlp.cpp:56]   --->   Operation 113 'urem' 'newIndex2' <Predicate = true> <Delay = 2.14> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16       (br               ) [ 0111111111111111]
i4                (phi              ) [ 0011110111111111]
phi_urem          (phi              ) [ 0011110111111111]
i                 (add              ) [ 0111111111111111]
newIndex1         (zext             ) [ 0000000000000000]
input_0_V_addr    (getelementptr    ) [ 0001000000000000]
input_1_V_addr    (getelementptr    ) [ 0001000000000000]
input_2_V_addr    (getelementptr    ) [ 0001000000000000]
input_3_V_addr    (getelementptr    ) [ 0001000000000000]
input_4_V_addr    (getelementptr    ) [ 0001000000000000]
input_5_V_addr    (getelementptr    ) [ 0001000000000000]
input_6_V_addr    (getelementptr    ) [ 0001000000000000]
input_7_V_addr    (getelementptr    ) [ 0001000000000000]
next_urem         (add              ) [ 0001000000000000]
tmp               (icmp             ) [ 0011111111111111]
do_init           (phi              ) [ 0011110111111111]
phi_mul           (phi              ) [ 0011110111111111]
StgValue_41       (br               ) [ 0000000000000000]
next_mul          (add              ) [ 0111111111111111]
tmp_3             (partselect       ) [ 0000000000000000]
arrayNo_cast      (zext             ) [ 0010001000000000]
input_0_V_load    (load             ) [ 0010001000000000]
input_1_V_load    (load             ) [ 0010001000000000]
input_2_V_load    (load             ) [ 0010001000000000]
input_3_V_load    (load             ) [ 0010001000000000]
input_4_V_load    (load             ) [ 0010001000000000]
input_5_V_load    (load             ) [ 0010001000000000]
input_6_V_load    (load             ) [ 0010001000000000]
input_7_V_load    (load             ) [ 0010001000000000]
tmp_6             (icmp             ) [ 0000000000000000]
idx_urem          (select           ) [ 0111111111111111]
StgValue_57       (br               ) [ 0111111111111111]
result_0_V_addr_1 (getelementptr    ) [ 0000000000000000]
StgValue_59       (store            ) [ 0000000000000000]
empty_29          (speclooptripcount) [ 0000000000000000]
StgValue_62       (br               ) [ 0000000000000000]
StgValue_63       (specloopname     ) [ 0000000000000000]
tmp_s             (specregionbegin  ) [ 0000000000000000]
StgValue_65       (specpipeline     ) [ 0000000000000000]
newIndex2         (urem             ) [ 0000000000000000]
newIndex3         (zext             ) [ 0000000000000000]
result_0_V_addr   (getelementptr    ) [ 0000000000000000]
result_1_V_addr   (getelementptr    ) [ 0000000000000000]
result_2_V_addr   (getelementptr    ) [ 0000000000000000]
result_3_V_addr   (getelementptr    ) [ 0000000000000000]
result_4_V_addr   (getelementptr    ) [ 0000000000000000]
result_5_V_addr   (getelementptr    ) [ 0000000000000000]
result_6_V_addr   (getelementptr    ) [ 0000000000000000]
result_7_V_addr   (getelementptr    ) [ 0000000000000000]
StgValue_76       (store            ) [ 0000000000000000]
StgValue_77       (br               ) [ 0000000000000000]
StgValue_78       (store            ) [ 0000000000000000]
StgValue_79       (br               ) [ 0000000000000000]
StgValue_80       (store            ) [ 0000000000000000]
StgValue_81       (br               ) [ 0000000000000000]
StgValue_82       (store            ) [ 0000000000000000]
StgValue_83       (br               ) [ 0000000000000000]
StgValue_84       (store            ) [ 0000000000000000]
StgValue_85       (br               ) [ 0000000000000000]
StgValue_86       (store            ) [ 0000000000000000]
StgValue_87       (br               ) [ 0000000000000000]
StgValue_88       (store            ) [ 0000000000000000]
StgValue_89       (br               ) [ 0000000000000000]
StgValue_90       (store            ) [ 0000000000000000]
StgValue_91       (br               ) [ 0000000000000000]
empty             (specregionend    ) [ 0000000000000000]
empty_28          (speclooptripcount) [ 0000000000000000]
StgValue_94       (return           ) [ 0000000000000000]
tmp_4             (mux              ) [ 0011110111111111]
zext_cast         (zext             ) [ 0011000110000000]
StgValue_99       (br               ) [ 0111111111111111]
mul               (mul              ) [ 0001000001000000]
tmp_5             (partselect       ) [ 0000000000000000]
arrayNo1          (sext             ) [ 0011110000111111]
StgValue_107      (switch           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="result_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="result_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="result_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="result_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="result_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="result_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="result_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="result_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i18.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="input_0_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="18" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="9" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_V_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_V_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="input_1_V_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="18" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="9" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_V_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_V_load/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input_2_V_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="18" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="9" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_V_load/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="input_3_V_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="18" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="9" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_V_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_V_load/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="input_4_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="18" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_4_V_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_4_V_load/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="input_5_V_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="18" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="9" slack="0"/>
<pin id="167" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_5_V_addr/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_5_V_load/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="input_6_V_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="18" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="9" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_6_V_addr/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_6_V_load/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="input_7_V_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="18" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="9" slack="0"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_7_V_addr/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_7_V_load/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="result_0_V_addr_1_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="18" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_0_V_addr_1/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="18" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/4 StgValue_88/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="result_0_V_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="18" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_0_V_addr/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="result_1_V_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="18" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_1_V_addr/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="result_2_V_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="18" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_2_V_addr/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="result_3_V_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="18" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="7" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_3_V_addr/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="result_4_V_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="18" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_4_V_addr/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="result_5_V_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="18" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_5_V_addr/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="result_6_V_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="18" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_6_V_addr/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="result_7_V_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="18" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_7_V_addr/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="StgValue_76_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="18" slack="11"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="StgValue_78_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="18" slack="11"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="StgValue_80_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="18" slack="11"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="StgValue_82_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="0" index="1" bw="18" slack="11"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="StgValue_84_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="18" slack="11"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="StgValue_86_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="0" index="1" bw="18" slack="11"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="StgValue_90_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="18" slack="11"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_90/5 "/>
</bind>
</comp>

<comp id="316" class="1005" name="i4_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="1"/>
<pin id="318" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="i4_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="9" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="4" bw="1" slack="1"/>
<pin id="326" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="phi_urem_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="1"/>
<pin id="332" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="phi_urem_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="9" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="4" bw="1" slack="1"/>
<pin id="340" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="do_init_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="349" class="1004" name="do_init_phi_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="2"/>
<pin id="351" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="1" slack="1"/>
<pin id="353" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="4" bw="1" slack="0"/>
<pin id="355" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="6" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/3 "/>
</bind>
</comp>

<comp id="361" class="1005" name="phi_mul_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="18" slack="2"/>
<pin id="363" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="phi_mul_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="2"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="18" slack="0"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="4" bw="1" slack="0"/>
<pin id="371" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="6" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="i_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="newIndex1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="next_urem_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="next_mul_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="18" slack="0"/>
<pin id="407" dir="0" index="1" bw="11" slack="0"/>
<pin id="408" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="0" index="1" bw="18" slack="0"/>
<pin id="414" dir="0" index="2" bw="5" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="arrayNo_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="18" slack="0"/>
<pin id="427" dir="0" index="1" bw="18" slack="0"/>
<pin id="428" dir="0" index="2" bw="18" slack="0"/>
<pin id="429" dir="0" index="3" bw="18" slack="0"/>
<pin id="430" dir="0" index="4" bw="18" slack="0"/>
<pin id="431" dir="0" index="5" bw="18" slack="0"/>
<pin id="432" dir="0" index="6" bw="18" slack="0"/>
<pin id="433" dir="0" index="7" bw="18" slack="0"/>
<pin id="434" dir="0" index="8" bw="18" slack="0"/>
<pin id="435" dir="0" index="9" bw="3" slack="0"/>
<pin id="436" dir="1" index="10" bw="18" slack="11"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="1"/>
<pin id="449" dir="0" index="1" bw="7" slack="0"/>
<pin id="450" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="newIndex2/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_6_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="1"/>
<pin id="454" dir="0" index="1" bw="7" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="idx_urem_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="9" slack="1"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="newIndex3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex3/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="StgValue_94_fu_476">
<pin_list>
<pin id="477" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="StgValue_94/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="2"/>
<pin id="480" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="0" index="1" bw="20" slack="1"/>
<pin id="484" dir="0" index="2" bw="5" slack="0"/>
<pin id="485" dir="0" index="3" bw="6" slack="0"/>
<pin id="486" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="arrayNo1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="1" index="1" bw="9" slack="8"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="arrayNo1/9 "/>
</bind>
</comp>

<comp id="494" class="1007" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="0"/>
<pin id="496" dir="0" index="1" bw="20" slack="0"/>
<pin id="497" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="500" class="1005" name="i_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="507" class="1005" name="input_0_V_addr_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="1"/>
<pin id="509" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_0_V_addr "/>
</bind>
</comp>

<comp id="512" class="1005" name="input_1_V_addr_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="1"/>
<pin id="514" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_1_V_addr "/>
</bind>
</comp>

<comp id="517" class="1005" name="input_2_V_addr_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="1"/>
<pin id="519" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr "/>
</bind>
</comp>

<comp id="522" class="1005" name="input_3_V_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="1"/>
<pin id="524" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_3_V_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="input_4_V_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="1"/>
<pin id="529" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_4_V_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="input_5_V_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="1"/>
<pin id="534" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_5_V_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="input_6_V_addr_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="1"/>
<pin id="539" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_6_V_addr "/>
</bind>
</comp>

<comp id="542" class="1005" name="input_7_V_addr_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="1"/>
<pin id="544" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_7_V_addr "/>
</bind>
</comp>

<comp id="547" class="1005" name="next_urem_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="1"/>
<pin id="549" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="next_urem "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="557" class="1005" name="next_mul_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="18" slack="0"/>
<pin id="559" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="562" class="1005" name="arrayNo_cast_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="567" class="1005" name="input_0_V_load_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="18" slack="1"/>
<pin id="569" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_0_V_load "/>
</bind>
</comp>

<comp id="572" class="1005" name="input_1_V_load_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="18" slack="1"/>
<pin id="574" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_1_V_load "/>
</bind>
</comp>

<comp id="577" class="1005" name="input_2_V_load_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="18" slack="1"/>
<pin id="579" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_load "/>
</bind>
</comp>

<comp id="582" class="1005" name="input_3_V_load_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="18" slack="1"/>
<pin id="584" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_3_V_load "/>
</bind>
</comp>

<comp id="587" class="1005" name="input_4_V_load_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="18" slack="1"/>
<pin id="589" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_4_V_load "/>
</bind>
</comp>

<comp id="592" class="1005" name="input_5_V_load_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="18" slack="1"/>
<pin id="594" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_5_V_load "/>
</bind>
</comp>

<comp id="597" class="1005" name="input_6_V_load_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="18" slack="1"/>
<pin id="599" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_6_V_load "/>
</bind>
</comp>

<comp id="602" class="1005" name="input_7_V_load_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="18" slack="1"/>
<pin id="604" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_7_V_load "/>
</bind>
</comp>

<comp id="607" class="1005" name="idx_urem_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="9" slack="1"/>
<pin id="609" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="612" class="1005" name="tmp_4_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="18" slack="11"/>
<pin id="614" dir="1" index="1" bw="18" slack="11"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="624" class="1005" name="zext_cast_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="20" slack="1"/>
<pin id="626" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_cast "/>
</bind>
</comp>

<comp id="629" class="1005" name="mul_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="20" slack="1"/>
<pin id="631" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="634" class="1005" name="arrayNo1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="8"/>
<pin id="636" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayNo1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="259" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="252" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="290"><net_src comp="245" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="238" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="231" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="224" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="217" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="315"><net_src comp="266" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="328"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="316" pin="1"/><net_sink comp="320" pin=4"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="342"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="330" pin="1"/><net_sink comp="334" pin=4"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="357"><net_src comp="344" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="344" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="359"><net_src comp="40" pin="0"/><net_sink comp="349" pin=4"/></net>

<net id="360"><net_src comp="349" pin="6"/><net_sink comp="344" pin=0"/></net>

<net id="364"><net_src comp="44" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="373"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="44" pin="0"/><net_sink comp="365" pin=4"/></net>

<net id="379"><net_src comp="320" pin="6"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="34" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="334" pin="6"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="392"><net_src comp="381" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="397"><net_src comp="334" pin="6"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="320" pin="6"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="365" pin="6"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="48" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="365" pin="6"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="411" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="438"><net_src comp="105" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="439"><net_src comp="118" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="440"><net_src comp="131" pin="3"/><net_sink comp="425" pin=3"/></net>

<net id="441"><net_src comp="144" pin="3"/><net_sink comp="425" pin=4"/></net>

<net id="442"><net_src comp="157" pin="3"/><net_sink comp="425" pin=5"/></net>

<net id="443"><net_src comp="170" pin="3"/><net_sink comp="425" pin=6"/></net>

<net id="444"><net_src comp="183" pin="3"/><net_sink comp="425" pin=7"/></net>

<net id="445"><net_src comp="196" pin="3"/><net_sink comp="425" pin=8"/></net>

<net id="446"><net_src comp="421" pin="1"/><net_sink comp="425" pin=9"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="32" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="447" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="473"><net_src comp="464" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="475"><net_src comp="464" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="487"><net_src comp="84" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="50" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="489"><net_src comp="86" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="493"><net_src comp="481" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="478" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="82" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="375" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="510"><net_src comp="98" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="515"><net_src comp="111" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="520"><net_src comp="124" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="525"><net_src comp="137" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="530"><net_src comp="150" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="535"><net_src comp="163" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="540"><net_src comp="176" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="545"><net_src comp="189" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="550"><net_src comp="393" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="556"><net_src comp="399" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="405" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="565"><net_src comp="421" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="425" pin=9"/></net>

<net id="570"><net_src comp="105" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="575"><net_src comp="118" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="580"><net_src comp="131" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="425" pin=3"/></net>

<net id="585"><net_src comp="144" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="425" pin=4"/></net>

<net id="590"><net_src comp="157" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="425" pin=5"/></net>

<net id="595"><net_src comp="170" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="425" pin=6"/></net>

<net id="600"><net_src comp="183" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="425" pin=7"/></net>

<net id="605"><net_src comp="196" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="425" pin=8"/></net>

<net id="610"><net_src comp="457" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="615"><net_src comp="425" pin="10"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="618"><net_src comp="612" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="619"><net_src comp="612" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="621"><net_src comp="612" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="622"><net_src comp="612" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="623"><net_src comp="612" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="627"><net_src comp="478" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="632"><net_src comp="494" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="637"><net_src comp="490" pin="1"/><net_sink comp="634" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_0_V | {4 5 }
	Port: result_1_V | {5 }
	Port: result_2_V | {5 }
	Port: result_3_V | {5 }
	Port: result_4_V | {5 }
	Port: result_5_V | {5 }
	Port: result_6_V | {5 }
	Port: result_7_V | {5 }
 - Input state : 
	Port: add_bias_pre_L1 : input_0_V | {2 3 }
	Port: add_bias_pre_L1 : input_1_V | {2 3 }
	Port: add_bias_pre_L1 : input_2_V | {2 3 }
	Port: add_bias_pre_L1 : input_3_V | {2 3 }
	Port: add_bias_pre_L1 : input_4_V | {2 3 }
	Port: add_bias_pre_L1 : input_5_V | {2 3 }
	Port: add_bias_pre_L1 : input_6_V | {2 3 }
	Port: add_bias_pre_L1 : input_7_V | {2 3 }
  - Chain level:
	State 1
	State 2
		i : 1
		newIndex1 : 1
		input_0_V_addr : 2
		input_0_V_load : 3
		input_1_V_addr : 2
		input_1_V_load : 3
		input_2_V_addr : 2
		input_2_V_load : 3
		input_3_V_addr : 2
		input_3_V_load : 3
		input_4_V_addr : 2
		input_4_V_load : 3
		input_5_V_addr : 2
		input_5_V_load : 3
		input_6_V_addr : 2
		input_6_V_load : 3
		input_7_V_addr : 2
		input_7_V_load : 3
		next_urem : 1
		tmp : 1
	State 3
		StgValue_41 : 1
		next_mul : 1
		tmp_3 : 1
		arrayNo_cast : 2
		tmp_4 : 3
		idx_urem : 1
	State 4
		StgValue_59 : 1
	State 5
		newIndex3 : 1
		result_0_V_addr : 2
		result_1_V_addr : 2
		result_2_V_addr : 2
		result_3_V_addr : 2
		result_4_V_addr : 2
		result_5_V_addr : 2
		result_6_V_addr : 2
		result_7_V_addr : 2
		StgValue_76 : 3
		StgValue_78 : 3
		StgValue_80 : 3
		StgValue_82 : 3
		StgValue_84 : 3
		StgValue_86 : 3
		StgValue_88 : 3
		StgValue_90 : 3
		empty : 1
	State 6
		mul : 1
	State 7
	State 8
	State 9
		arrayNo1 : 1
		StgValue_107 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   urem   |      grp_fu_447     |    0    |   239   |   160   |
|----------|---------------------|---------|---------|---------|
|    mux   |      grp_fu_425     |    0    |   233   |    49   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_375      |    0    |    0    |    16   |
|    add   |   next_urem_fu_393  |    0    |    0    |    16   |
|          |   next_mul_fu_405   |    0    |    0    |    25   |
|----------|---------------------|---------|---------|---------|
|   icmp   |      tmp_fu_399     |    0    |    0    |    13   |
|          |     tmp_6_fu_452    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|  select  |   idx_urem_fu_457   |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_494     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   newIndex1_fu_381  |    0    |    0    |    0    |
|   zext   | arrayNo_cast_fu_421 |    0    |    0    |    0    |
|          |   newIndex3_fu_464  |    0    |    0    |    0    |
|          |   zext_cast_fu_478  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     tmp_3_fu_411    |    0    |    0    |    0    |
|          |     tmp_5_fu_481    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  return  |  StgValue_94_fu_476 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   arrayNo1_fu_490   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |   472   |   301   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   arrayNo1_reg_634   |    9   |
| arrayNo_cast_reg_562 |   32   |
|    do_init_reg_344   |    1   |
|      i4_reg_316      |    9   |
|       i_reg_500      |    9   |
|   idx_urem_reg_607   |    9   |
|input_0_V_addr_reg_507|    6   |
|input_0_V_load_reg_567|   18   |
|input_1_V_addr_reg_512|    6   |
|input_1_V_load_reg_572|   18   |
|input_2_V_addr_reg_517|    6   |
|input_2_V_load_reg_577|   18   |
|input_3_V_addr_reg_522|    6   |
|input_3_V_load_reg_582|   18   |
|input_4_V_addr_reg_527|    6   |
|input_4_V_load_reg_587|   18   |
|input_5_V_addr_reg_532|    6   |
|input_5_V_load_reg_592|   18   |
|input_6_V_addr_reg_537|    6   |
|input_6_V_load_reg_597|   18   |
|input_7_V_addr_reg_542|    6   |
|input_7_V_load_reg_602|   18   |
|      mul_reg_629     |   20   |
|   next_mul_reg_557   |   18   |
|   next_urem_reg_547  |    9   |
|    phi_mul_reg_361   |   18   |
|   phi_urem_reg_330   |    9   |
|     tmp_4_reg_612    |   18   |
|      tmp_reg_553     |    1   |
|   zext_cast_reg_624  |   20   |
+----------------------+--------+
|         Total        |   374  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_157 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_170 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_196 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_210 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_210 |  p1  |   2  |  18  |   36   ||    9    |
|  do_init_reg_344  |  p0  |   3  |   1  |    3   ||    9    |
|     grp_fu_425    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_425    |  p2  |   2  |  18  |   36   ||    9    |
|     grp_fu_425    |  p3  |   2  |  18  |   36   ||    9    |
|     grp_fu_425    |  p4  |   2  |  18  |   36   ||    9    |
|     grp_fu_425    |  p5  |   2  |  18  |   36   ||    9    |
|     grp_fu_425    |  p6  |   2  |  18  |   36   ||    9    |
|     grp_fu_425    |  p7  |   2  |  18  |   36   ||    9    |
|     grp_fu_425    |  p8  |   2  |  18  |   36   ||    9    |
|     grp_fu_425    |  p9  |   2  |   3  |    6   ||    9    |
|     grp_fu_494    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   459  || 18.3476 ||   189   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   472  |   301  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    -   |   189  |
|  Register |    -   |    -   |   374  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   18   |   846  |   490  |
+-----------+--------+--------+--------+--------+
