Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 13 17:43:25 2023
| Host         : LAPTOP-4IC2H2QT running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_vga_methodology_drc_routed.rpt -pb top_level_vga_methodology_drc_routed.pb -rpx top_level_vga_methodology_drc_routed.rpx
| Design       : top_level_vga
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_top_level_vga
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 6          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RESET relative to clock(s) CLOCK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on B relative to clock(s) CLOCK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on G relative to clock(s) CLOCK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on HSYNC relative to clock(s) CLOCK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on R relative to clock(s) CLOCK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on VSYNC relative to clock(s) CLOCK
Related violations: <none>


