****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 10.000
	-max_paths 1000
	-sort_by slack
Design : axis_router
Version: T-2022.03-SP5-5
Date   : Wed Mar  5 16:13:55 2025
****************************************


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U144/ZN (AOI22_X1)
                                                         0.082 &    0.583 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U145/ZN (OAI21_X1)
                                                         0.028 &    0.610 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U146/ZN (AOI21_X1)
                                                         0.053 &    0.663 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC280_n21/Z (CLKBUF_X1)
                                                         0.036 &    0.699 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1390_n21/Z (CLKBUF_X1)
                                                         0.030 &    0.729 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_21_/SE (SDFFR_X1)
                                                         0.000 &    0.729 r
  data arrival time                                                 0.729

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_21_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.729
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.167


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U77/ZN (AOI22_X1)
                                                         0.081 &    0.581 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U78/ZN (OAI21_X1)
                                                         0.027 &    0.608 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U79/ZN (AOI21_X1)
                                                         0.052 &    0.660 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC313_n63/Z (CLKBUF_X1)
                                                         0.037 &    0.697 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1305_n63/Z (CLKBUF_X1)
                                                         0.030 &    0.727 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_0_/SE (SDFFR_X1)
                                                         0.000 &    0.727 r
  data arrival time                                                 0.727

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_0_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.727
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.168


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U169/ZN (AOI22_X1)
                                                         0.086 &    0.586 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U170/ZN (OAI21_X1)
                                                         0.028 &    0.614 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U171/ZN (AOI21_X1)
                                                         0.047 &    0.661 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC801_n7/Z (CLKBUF_X1)
                                                         0.034 &    0.695 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC335_n7/Z (CLKBUF_X1)
                                                         0.030 &    0.725 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_28_/SE (SDFFR_X1)
                                                         0.000 &    0.725 r
  data arrival time                                                 0.725

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_28_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.725
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.170


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U95/ZN (AOI22_X1)
                                                         0.079 &    0.579 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U96/ZN (OAI21_X1)
                                                         0.027 &    0.606 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U97/ZN (AOI21_X1)
                                                         0.050 &    0.656 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC293_n51/Z (CLKBUF_X1)
                                                         0.036 &    0.693 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC797_n51/Z (CLKBUF_X1)
                                                         0.030 &    0.722 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_6_/SE (SDFFR_X1)
                                                         0.000 &    0.722 r
  data arrival time                                                 0.722

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_6_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.722
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.173


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U104/ZN (AOI22_X1)
                                                         0.084 &    0.584 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U105/ZN (OAI21_X1)
                                                         0.026 &    0.610 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U106/ZN (AOI21_X1)
                                                         0.044 &    0.654 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC933_n450/Z (CLKBUF_X1)
                                                         0.035 &    0.689 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC197_n450/Z (CLKBUF_X1)
                                                         0.033 &    0.722 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_9_/SE (SDFFR_X1)
                                                         0.000 &    0.722 r
  data arrival time                                                 0.722

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_9_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.722
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.173


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U153/ZN (AOI22_X1)
                                                         0.084 &    0.584 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U154/ZN (OAI21_X1)
                                                         0.026 &    0.611 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U155/ZN (AOI21_X1)
                                                         0.046 &    0.657 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC932_n15/Z (CLKBUF_X1)
                                                         0.036 &    0.692 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC345_n15/Z (CLKBUF_X1)
                                                         0.029 &    0.722 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_24_/SE (SDFFR_X1)
                                                         0.000 &    0.722 r
  data arrival time                                                 0.722

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_24_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.722
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.174


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U156/ZN (AOI22_X1)
                                                         0.085 &    0.585 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U157/ZN (OAI21_X1)
                                                         0.027 &    0.612 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U158/ZN (AOI21_X1)
                                                         0.041 &    0.653 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC813_n13/Z (CLKBUF_X1)
                                                         0.033 &    0.686 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC235_n13/Z (CLKBUF_X1)
                                                         0.034 &    0.720 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_25_/SE (SDFFR_X1)
                                                         0.000 &    0.720 r
  data arrival time                                                 0.720

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_25_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.720
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.175


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U163/ZN (AOI22_X1)
                                                         0.080 &    0.580 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U164/ZN (OAI21_X1)
                                                         0.028 &    0.608 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U165/ZN (AOI21_X1)
                                                         0.048 &    0.656 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC278_n11/Z (CLKBUF_X1)
                                                         0.034 &    0.690 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1348_n11/Z (CLKBUF_X1)
                                                         0.030 &    0.719 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_26_/SE (SDFFR_X1)
                                                         0.000 &    0.719 r
  data arrival time                                                 0.719

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_26_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.719
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.176


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U135/ZN (AOI22_X1)
                                                         0.081 &    0.581 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U136/ZN (OAI21_X1)
                                                         0.025 &    0.606 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U137/ZN (AOI21_X1)
                                                         0.049 &    0.655 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC279_n270/Z (CLKBUF_X1)
                                                         0.035 &    0.690 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC807_n270/Z (CLKBUF_X1)
                                                         0.030 &    0.719 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_18_/SE (SDFFR_X1)
                                                         0.000 &    0.719 r
  data arrival time                                                 0.719

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_18_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.719
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.176


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U132/ZN (AOI22_X1)
                                                         0.079 &    0.579 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U133/ZN (OAI21_X1)
                                                         0.027 &    0.606 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U134/ZN (AOI21_X1)
                                                         0.049 &    0.655 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC267_n290/Z (CLKBUF_X1)
                                                         0.034 &    0.689 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1350_n290/Z (CLKBUF_X1)
                                                         0.030 &    0.719 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_17_/SE (SDFFR_X1)
                                                         0.000 &    0.719 r
  data arrival time                                                 0.719

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_17_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.719
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.177


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U129/ZN (AOI22_X1)
                                                         0.084 &    0.584 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U130/ZN (OAI21_X1)
                                                         0.027 &    0.611 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U131/ZN (AOI21_X1)
                                                         0.043 &    0.654 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC927_n31/Z (CLKBUF_X1)
                                                         0.035 &    0.689 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC334_n31/Z (CLKBUF_X1)
                                                         0.029 &    0.718 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_16_/SE (SDFFR_X1)
                                                         0.000 &    0.718 r
  data arrival time                                                 0.718

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_16_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.718
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.178


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U80/ZN (AOI22_X1)
                                                         0.078 &    0.578 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U81/ZN (OAI21_X1)
                                                         0.028 &    0.606 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U82/ZN (AOI21_X1)
                                                         0.043 &    0.649 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC931_n61/Z (CLKBUF_X1)
                                                         0.034 &    0.683 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC206_n61/Z (CLKBUF_X1)
                                                         0.033 &    0.716 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_1_/SE (SDFFR_X1)
                                                         0.000 &    0.716 r
  data arrival time                                                 0.716

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_1_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.716
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.179


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U141/ZN (AOI22_X1)
                                                         0.078 &    0.578 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U142/ZN (OAI21_X1)
                                                         0.027 &    0.605 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U143/ZN (AOI21_X1)
                                                         0.041 &    0.647 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC820_n23/Z (CLKBUF_X1)
                                                         0.033 &    0.680 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC247_n23/Z (CLKBUF_X1)
                                                         0.035 &    0.715 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_20_/SE (SDFFR_X1)
                                                         0.000 &    0.715 r
  data arrival time                                                 0.715

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_20_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.715
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.180


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U101/ZN (AOI22_X1)
                                                         0.082 &    0.582 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U102/ZN (OAI21_X1)
                                                         0.026 &    0.608 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U103/ZN (AOI21_X1)
                                                         0.042 &    0.650 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC926_n47/Z (CLKBUF_X1)
                                                         0.034 &    0.684 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC344_n47/Z (CLKBUF_X1)
                                                         0.029 &    0.713 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_8_/SE (SDFFR_X1)
                                                         0.000 &    0.713 r
  data arrival time                                                 0.713

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_8_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.713
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.183


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U83/ZN (AOI22_X1)
                                                         0.091 &    0.591 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U84/ZN (OAI21_X1)
                                                         0.028 &    0.619 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U85/ZN (AOI21_X1)
                                                         0.042 &    0.661 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC495_n59/Z (CLKBUF_X1)
                                                         0.042 &    0.703 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_2_/SE (SDFFR_X1)
                                                         0.000 &    0.704 r
  data arrival time                                                 0.704

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_2_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.704
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.192


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U166/ZN (AOI22_X1)
                                                         0.085 &    0.585 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U167/ZN (OAI21_X1)
                                                         0.026 &    0.611 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U168/ZN (AOI21_X1)
                                                         0.051 &    0.662 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC510_n9/Z (CLKBUF_X1)
                                                         0.041 &    0.703 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_27_/SE (SDFFR_X1)
                                                         0.000 &    0.703 r
  data arrival time                                                 0.703

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_27_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.703
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.193


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U147/ZN (AOI22_X1)
                                                         0.088 &    0.588 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U148/ZN (OAI21_X1)
                                                         0.028 &    0.616 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U149/ZN (AOI21_X1)
                                                         0.045 &    0.661 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC508_n19/Z (CLKBUF_X1)
                                                         0.039 &    0.700 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_22_/SE (SDFFR_X1)
                                                         0.000 &    0.700 r
  data arrival time                                                 0.700

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_22_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.700
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.195


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U178/ZN (AOI22_X1)
                                                         0.082 &    0.582 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U179/ZN (OAI21_X1)
                                                         0.027 &    0.610 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U180/ZN (AOI21_X1)
                                                         0.050 &    0.659 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC497_n1/Z (CLKBUF_X1)
                                                         0.039 &    0.698 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_31_/SE (SDFFR_X1)
                                                         0.000 &    0.698 r
  data arrival time                                                 0.698

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_31_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.698
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.197


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC43_n70/Z (CLKBUF_X1)
                                                         0.144 &    0.500 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U98/ZN (AOI22_X1)
                                                         0.078 &    0.578 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U99/ZN (OAI21_X1)
                                                         0.030 &    0.607 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U100/ZN (AOI21_X1)
                                                         0.048 &    0.655 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC304_n49/Z (CLKBUF_X1)
                                                         0.039 &    0.694 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_7_/SE (SDFFR_X1)
                                                         0.000 &    0.694 r
  data arrival time                                                 0.694

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_7_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.694
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.201


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U67/ZN (NOR4_X1)
                                                         0.022 &    0.211 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC120_n60/Z (CLKBUF_X1)
                                                         0.097 &    0.308 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC121_n60/Z (CLKBUF_X1)
                                                         0.129 &    0.437 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U107/ZN (AOI22_X1)
                                                         0.077 &    0.514 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U108/ZN (OAI21_X1)
                                                         0.028 &    0.542 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U109/ZN (AOI21_X1)
                                                         0.050 &    0.592 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC506_n430/Z (CLKBUF_X1)
                                                         0.036 &    0.629 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1323_n430/Z (CLKBUF_X1)
                                                         0.030 &    0.658 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_10_/SE (SDFFR_X1)
                                                         0.000 &    0.658 r
  data arrival time                                                 0.658

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_10_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.658
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.237


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U67/ZN (NOR4_X1)
                                                         0.022 &    0.211 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC120_n60/Z (CLKBUF_X1)
                                                         0.097 &    0.308 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC121_n60/Z (CLKBUF_X1)
                                                         0.129 &    0.437 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U86/ZN (AOI22_X1)
                                                         0.081 &    0.518 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U87/ZN (OAI21_X1)
                                                         0.029 &    0.546 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U88/ZN (AOI21_X1)
                                                         0.045 &    0.591 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC928_n570/Z (CLKBUF_X1)
                                                         0.036 &    0.627 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC323_n570/Z (CLKBUF_X1)
                                                         0.030 &    0.657 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_3_/SE (SDFFR_X1)
                                                         0.000 &    0.657 r
  data arrival time                                                 0.657

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_3_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.657
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.239


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U67/ZN (NOR4_X1)
                                                         0.022 &    0.211 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC120_n60/Z (CLKBUF_X1)
                                                         0.097 &    0.308 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC121_n60/Z (CLKBUF_X1)
                                                         0.129 &    0.437 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U110/ZN (AOI22_X1)
                                                         0.076 &    0.513 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U111/ZN (OAI21_X1)
                                                         0.026 &    0.540 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U112/ZN (AOI21_X1)
                                                         0.042 &    0.582 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC806_n410/Z (CLKBUF_X1)
                                                         0.036 &    0.618 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC350_n410/Z (CLKBUF_X1)
                                                         0.031 &    0.649 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_11_/SE (SDFFR_X1)
                                                         0.000 &    0.649 r
  data arrival time                                                 0.649

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_11_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.649
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.247


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U67/ZN (NOR4_X1)
                                                         0.022 &    0.211 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC120_n60/Z (CLKBUF_X1)
                                                         0.097 &    0.308 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC121_n60/Z (CLKBUF_X1)
                                                         0.129 &    0.437 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U89/ZN (AOI22_X1)
                                                         0.072 &    0.510 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U90/ZN (OAI21_X1)
                                                         0.028 &    0.538 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U91/ZN (AOI21_X1)
                                                         0.046 &    0.584 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC788_n55/Z (CLKBUF_X1)
                                                         0.035 &    0.619 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC277_n55/Z (CLKBUF_X1)
                                                         0.029 &    0.648 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_4_/SE (SDFFR_X1)
                                                         0.000 &    0.648 r
  data arrival time                                                 0.648

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_4_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.648
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.248


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U67/ZN (NOR4_X1)
                                                         0.022 &    0.211 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC120_n60/Z (CLKBUF_X1)
                                                         0.097 &    0.308 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC121_n60/Z (CLKBUF_X1)
                                                         0.129 &    0.437 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U113/ZN (AOI22_X1)
                                                         0.074 &    0.511 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U114/ZN (OAI21_X1)
                                                         0.027 &    0.538 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U115/ZN (AOI21_X1)
                                                         0.045 &    0.583 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC929_n39/Z (CLKBUF_X1)
                                                         0.035 &    0.618 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC292_n39/Z (CLKBUF_X1)
                                                         0.029 &    0.647 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_12_/SE (SDFFR_X1)
                                                         0.000 &    0.647 r
  data arrival time                                                 0.647

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_12_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.647
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.248


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U67/ZN (NOR4_X1)
                                                         0.022 &    0.211 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC120_n60/Z (CLKBUF_X1)
                                                         0.097 &    0.308 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC121_n60/Z (CLKBUF_X1)
                                                         0.129 &    0.437 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U120/ZN (AOI22_X1)
                                                         0.070 &    0.507 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U121/ZN (OAI21_X1)
                                                         0.026 &    0.534 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U122/ZN (AOI21_X1)
                                                         0.043 &    0.577 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC824_n37/Z (CLKBUF_X1)
                                                         0.034 &    0.611 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC258_n37/Z (CLKBUF_X1)
                                                         0.035 &    0.646 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_13_/SE (SDFFR_X1)
                                                         0.000 &    0.646 r
  data arrival time                                                 0.646

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_13_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.646
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.249


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U67/ZN (NOR4_X1)
                                                         0.022 &    0.211 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC120_n60/Z (CLKBUF_X1)
                                                         0.097 &    0.308 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC121_n60/Z (CLKBUF_X1)
                                                         0.129 &    0.437 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U123/ZN (AOI22_X1)
                                                         0.070 &    0.507 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U124/ZN (OAI21_X1)
                                                         0.027 &    0.534 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U125/ZN (AOI21_X1)
                                                         0.042 &    0.576 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC795_n35/Z (CLKBUF_X1)
                                                         0.035 &    0.611 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC306_n35/Z (CLKBUF_X1)
                                                         0.030 &    0.641 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_14_/SE (SDFFR_X1)
                                                         0.000 &    0.641 r
  data arrival time                                                 0.641

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_14_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.641
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.255


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U67/ZN (NOR4_X1)
                                                         0.022 &    0.211 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC120_n60/Z (CLKBUF_X1)
                                                         0.097 &    0.308 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC121_n60/Z (CLKBUF_X1)
                                                         0.129 &    0.437 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U92/ZN (AOI22_X1)
                                                         0.079 &    0.516 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U93/ZN (OAI21_X1)
                                                         0.027 &    0.543 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U94/ZN (AOI21_X1)
                                                         0.045 &    0.588 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC502_n53/Z (CLKBUF_X1)
                                                         0.042 &    0.630 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_5_/SE (SDFFR_X1)
                                                         0.000 &    0.630 r
  data arrival time                                                 0.630

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_5_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.630
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.265


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U67/ZN (NOR4_X1)
                                                         0.022 &    0.211 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC120_n60/Z (CLKBUF_X1)
                                                         0.097 &    0.308 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC121_n60/Z (CLKBUF_X1)
                                                         0.129 &    0.437 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U126/ZN (AOI22_X1)
                                                         0.075 &    0.512 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U127/ZN (OAI21_X1)
                                                         0.027 &    0.539 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U128/ZN (AOI21_X1)
                                                         0.051 &    0.590 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC512_n33/Z (CLKBUF_X1)
                                                         0.041 &    0.630 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_15_/SE (SDFFR_X1)
                                                         0.000 &    0.630 r
  data arrival time                                                 0.630

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_15_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.630
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.265


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U175/ZN (AOI22_X1)
                                                         0.076 &    0.432 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U176/ZN (OAI21_X1)
                                                         0.026 &    0.458 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U177/ZN (AOI21_X1)
                                                         0.052 &    0.509 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC503_n3/Z (CLKBUF_X1)
                                                         0.035 &    0.544 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1321_n3/Z (CLKBUF_X1)
                                                         0.030 &    0.574 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_30_/SE (SDFFR_X1)
                                                         0.000 &    0.574 r
  data arrival time                                                 0.574

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_30_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.574
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.322


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U150/ZN (AOI22_X1)
                                                         0.078 &    0.434 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U151/ZN (OAI21_X1)
                                                         0.027 &    0.461 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U152/ZN (AOI21_X1)
                                                         0.042 &    0.502 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC833_n17/Z (CLKBUF_X1)
                                                         0.034 &    0.536 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC294_n17/Z (CLKBUF_X1)
                                                         0.036 &    0.572 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_23_/SE (SDFFR_X1)
                                                         0.000 &    0.572 r
  data arrival time                                                 0.572

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_23_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.572
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.323


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U172/ZN (AOI22_X1)
                                                         0.076 &    0.432 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U173/ZN (OAI21_X1)
                                                         0.027 &    0.459 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U174/ZN (AOI21_X1)
                                                         0.042 &    0.501 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC500_n5/Z (CLKBUF_X1)
                                                         0.038 &    0.539 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC1359_n5/Z (CLKBUF_X1)
                                                         0.031 &    0.570 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_29_/SE (SDFFR_X1)
                                                         0.000 &    0.570 r
  data arrival time                                                 0.570

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_29_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.570
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.325


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U72/ZN (NAND2_X1)
                                                         0.021 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U74/ZN (OAI33_X1)
                                                         0.022 &    0.257 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC42_n70/Z (CLKBUF_X1)
                                                         0.098 &    0.356 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U138/ZN (AOI22_X1)
                                                         0.076 &    0.431 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U139/ZN (OAI21_X1)
                                                         0.026 &    0.457 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U140/ZN (AOI21_X1)
                                                         0.041 &    0.499 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC804_n25/Z (CLKBUF_X1)
                                                         0.033 &    0.532 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_PHC239_n25/Z (CLKBUF_X1)
                                                         0.033 &    0.565 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_19_/SE (SDFFR_X1)
                                                         0.000 &    0.565 r
  data arrival time                                                 0.565

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_19_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.565
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.331


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U47/ZN (NOR2_X1)
                                                         0.023 &    0.212 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U49/ZN (INV_X1)
                                                         0.024 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U53/ZN (NOR2_X1)
                                                         0.010 &    0.246 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U54/Z (MUX2_X1)
                                                         0.078 &    0.324 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U64/ZN (AOI22_X1)
                                                         0.054 &    0.378 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U65/ZN (OAI21_X1)
                                                         0.025 &    0.403 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U66/ZN (AOI21_X1)
                                                         0.046 &    0.449 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC924_n7/Z (CLKBUF_X1)
                                                         0.032 &    0.482 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC275_n7/Z (CLKBUF_X1)
                                                         0.029 &    0.511 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_3_/SE (SDFFR_X1)
                                                         0.000 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_3_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.385


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U47/ZN (NOR2_X1)
                                                         0.023 &    0.212 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U49/ZN (INV_X1)
                                                         0.024 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U53/ZN (NOR2_X1)
                                                         0.010 &    0.246 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U54/Z (MUX2_X1)
                                                         0.078 &    0.324 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U58/ZN (AOI22_X1)
                                                         0.054 &    0.379 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U59/ZN (OAI21_X1)
                                                         0.024 &    0.403 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U60/ZN (AOI21_X1)
                                                         0.047 &    0.449 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC923_n11/Z (CLKBUF_X1)
                                                         0.032 &    0.482 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC274_n11/Z (CLKBUF_X1)
                                                         0.029 &    0.511 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_1_/SE (SDFFR_X1)
                                                         0.000 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_1_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.385


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U47/ZN (NOR2_X1)
                                                         0.023 &    0.212 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U49/ZN (INV_X1)
                                                         0.024 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U53/ZN (NOR2_X1)
                                                         0.010 &    0.246 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U54/Z (MUX2_X1)
                                                         0.078 &    0.324 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U67/ZN (AOI22_X1)
                                                         0.053 &    0.377 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U68/ZN (OAI21_X1)
                                                         0.027 &    0.404 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U69/ZN (AOI21_X1)
                                                         0.044 &    0.449 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC925_n5/Z (CLKBUF_X1)
                                                         0.031 &    0.480 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC246_n5/Z (CLKBUF_X1)
                                                         0.030 &    0.509 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_4_/SE (SDFFR_X1)
                                                         0.000 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_4_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U47/ZN (NOR2_X1)
                                                         0.023 &    0.212 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U49/ZN (INV_X1)
                                                         0.024 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U53/ZN (NOR2_X1)
                                                         0.010 &    0.246 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U54/Z (MUX2_X1)
                                                         0.078 &    0.324 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U70/ZN (AOI22_X1)
                                                         0.055 &    0.379 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U71/ZN (OAI21_X1)
                                                         0.026 &    0.405 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U72/ZN (AOI21_X1)
                                                         0.044 &    0.449 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC921_n3/Z (CLKBUF_X1)
                                                         0.031 &    0.480 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC291_n3/Z (CLKBUF_X1)
                                                         0.029 &    0.509 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_5_/SE (SDFFR_X1)
                                                         0.000 &    0.509 r
  data arrival time                                                 0.509

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_5_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.509
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U47/ZN (NOR2_X1)
                                                         0.023 &    0.212 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U49/ZN (INV_X1)
                                                         0.024 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U53/ZN (NOR2_X1)
                                                         0.010 &    0.246 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U54/Z (MUX2_X1)
                                                         0.078 &    0.324 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U73/ZN (AOI22_X1)
                                                         0.054 &    0.378 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U74/ZN (OAI21_X1)
                                                         0.027 &    0.405 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U75/ZN (AOI21_X1)
                                                         0.043 &    0.448 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC919_n1/Z (CLKBUF_X1)
                                                         0.032 &    0.480 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC332_n1/Z (CLKBUF_X1)
                                                         0.029 &    0.509 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_6_/SE (SDFFR_X1)
                                                         0.000 &    0.509 r
  data arrival time                                                 0.509

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_6_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.509
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U47/ZN (NOR2_X1)
                                                         0.023 &    0.212 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U49/ZN (INV_X1)
                                                         0.024 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U53/ZN (NOR2_X1)
                                                         0.010 &    0.246 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U54/Z (MUX2_X1)
                                                         0.078 &    0.324 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U61/ZN (AOI22_X1)
                                                         0.054 &    0.378 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U62/ZN (OAI21_X1)
                                                         0.024 &    0.402 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U63/ZN (AOI21_X1)
                                                         0.045 &    0.447 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC922_n9/Z (CLKBUF_X1)
                                                         0.032 &    0.479 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC322_n9/Z (CLKBUF_X1)
                                                         0.029 &    0.508 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_2_/SE (SDFFR_X1)
                                                         0.000 &    0.508 r
  data arrival time                                                 0.508

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_2_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.508
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U47/ZN (NOR2_X1)
                                                         0.023 &    0.212 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U49/ZN (INV_X1)
                                                         0.024 &    0.236 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U53/ZN (NOR2_X1)
                                                         0.010 &    0.246 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U54/Z (MUX2_X1)
                                                         0.078 &    0.324 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U55/ZN (AOI22_X1)
                                                         0.055 &    0.380 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U56/ZN (OAI21_X1)
                                                         0.024 &    0.404 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U57/ZN (AOI21_X1)
                                                         0.043 &    0.446 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC920_n13/Z (CLKBUF_X1)
                                                         0.031 &    0.477 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/FE_PHC349_n13/Z (CLKBUF_X1)
                                                         0.029 &    0.506 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_0_/SE (SDFFR_X1)
                                                         0.000 &    0.506 r
  data arrival time                                                 0.506

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_0_/CK (SDFFR_X1)
                                                                    1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.506
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.389


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[0] (in)                                 0.004 &    0.104 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.088 &    0.192 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U32/ZN (NAND4_X1)
                                                         0.070 &    0.262 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NOR3_X1)
                                                         0.069 &    0.331 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.331 r
  data arrival time                                                 0.331

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.144      1.836
  data required time                                                1.836
  ------------------------------------------------------------------------------
  data required time                                                1.836
  data arrival time                                                -0.331
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.505


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[0] (in)                                 0.004 &    0.104 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.088 &    0.192 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U32/ZN (NAND4_X1)
                                                         0.070 &    0.262 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U33/ZN (NOR3_X1)
                                                         0.067 &    0.329 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.329 r
  data arrival time                                                 0.329

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.143      1.837
  data required time                                                1.837
  ------------------------------------------------------------------------------
  data required time                                                1.837
  data arrival time                                                -0.329
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.508


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[0] (in)                                 0.004 &    0.104 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.088 &    0.192 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U32/ZN (NAND4_X1)
                                                         0.070 &    0.262 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U36/ZN (NOR3_X1)
                                                         0.066 &    0.328 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.328 r
  data arrival time                                                 0.328

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.143      1.837
  data required time                                                1.837
  ------------------------------------------------------------------------------
  data required time                                                1.837
  data arrival time                                                -0.328
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.509


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[4] (in)                                 0.005 &    0.105 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.184 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.072 &    0.257 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U36/ZN (NOR3_X1)
                                                         0.069 &    0.325 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.325 r
  data arrival time                                                 0.325

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.144      1.836
  data required time                                                1.836
  ------------------------------------------------------------------------------
  data required time                                                1.836
  data arrival time                                                -0.325
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.511


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[0] (in)                                 0.004 &    0.104 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.088 &    0.192 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U32/ZN (NAND4_X1)
                                                         0.070 &    0.262 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U35/ZN (NOR3_X1)
                                                         0.064 &    0.326 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.326 r
  data arrival time                                                 0.326

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.142      1.838
  data required time                                                1.838
  ------------------------------------------------------------------------------
  data required time                                                1.838
  data arrival time                                                -0.326
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.511


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[3] (in)                                 0.006 &    0.106 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.078 &    0.183 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.063 &    0.246 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U37/ZN (NOR3_X1)
                                                         0.072 &    0.319 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.319 r
  data arrival time                                                 0.319

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.145      1.835
  data required time                                                1.835
  ------------------------------------------------------------------------------
  data required time                                                1.835
  data arrival time                                                -0.319
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.516


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[4] (in)                                 0.005 &    0.105 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.184 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.072 &    0.257 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U37/ZN (NOR3_X1)
                                                         0.064 &    0.320 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.320 r
  data arrival time                                                 0.320

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.142      1.838
  data required time                                                1.838
  ------------------------------------------------------------------------------
  data required time                                                1.838
  data arrival time                                                -0.320
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.517


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[4] (in)                                 0.005 &    0.105 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.184 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.072 &    0.257 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U35/ZN (NOR3_X1)
                                                         0.063 &    0.320 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.320 r
  data arrival time                                                 0.320

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.142      1.838
  data required time                                                1.838
  ------------------------------------------------------------------------------
  data required time                                                1.838
  data arrival time                                                -0.320
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.518


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[3] (in)                                 0.006 &    0.106 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.078 &    0.183 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.063 &    0.246 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U36/ZN (NOR3_X1)
                                                         0.071 &    0.317 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.317 r
  data arrival time                                                 0.317

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.144      1.836
  data required time                                                1.836
  ------------------------------------------------------------------------------
  data required time                                                1.836
  data arrival time                                                -0.317
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.518


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[2] (in)                                 0.004 &    0.104 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.183 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.067 &    0.250 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U36/ZN (NOR3_X1)
                                                         0.067 &    0.317 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.318 r
  data arrival time                                                 0.318

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.143      1.837
  data required time                                                1.837
  ------------------------------------------------------------------------------
  data required time                                                1.837
  data arrival time                                                -0.318
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.519


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[4] (in)                                 0.005 &    0.105 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.184 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.072 &    0.257 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U38/ZN (NOR3_X1)
                                                         0.061 &    0.318 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.318 r
  data arrival time                                                 0.318

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.142      1.838
  data required time                                                1.838
  ------------------------------------------------------------------------------
  data required time                                                1.838
  data arrival time                                                -0.318
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.520


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[2] (in)                                 0.004 &    0.104 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.183 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.067 &    0.250 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U37/ZN (NOR3_X1)
                                                         0.065 &    0.315 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.315 r
  data arrival time                                                 0.315

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.143      1.837
  data required time                                                1.837
  ------------------------------------------------------------------------------
  data required time                                                1.837
  data arrival time                                                -0.315
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.522


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[1] (in)                                 0.004 &    0.104 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.075 &    0.179 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.062 &    0.241 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U35/ZN (NOR3_X1)
                                                         0.070 &    0.311 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.311 r
  data arrival time                                                 0.311

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.144      1.836
  data required time                                                1.836
  ------------------------------------------------------------------------------
  data required time                                                1.836
  data arrival time                                                -0.311
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.525


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[2] (in)                                 0.004 &    0.104 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.183 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.067 &    0.250 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U38/ZN (NOR3_X1)
                                                         0.062 &    0.312 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.313 r
  data arrival time                                                 0.313

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.142      1.838
  data required time                                                1.838
  ------------------------------------------------------------------------------
  data required time                                                1.838
  data arrival time                                                -0.313
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.525


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[3] (in)                                 0.006 &    0.106 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.078 &    0.183 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.063 &    0.246 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U38/ZN (NOR3_X1)
                                                         0.065 &    0.311 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.312 r
  data arrival time                                                 0.312

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.143      1.837
  data required time                                                1.837
  ------------------------------------------------------------------------------
  data required time                                                1.837
  data arrival time                                                -0.312
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.525


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[1] (in)                                 0.004 &    0.104 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.075 &    0.179 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.062 &    0.241 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U38/ZN (NOR3_X1)
                                                         0.068 &    0.309 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.310 r
  data arrival time                                                 0.310

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.144      1.836
  data required time                                                1.836
  ------------------------------------------------------------------------------
  data required time                                                1.836
  data arrival time                                                -0.310
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.527


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[2] (in)                                 0.004 &    0.104 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.183 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.067 &    0.250 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U35/ZN (NOR3_X1)
                                                         0.055 &    0.305 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.305 r
  data arrival time                                                 0.305

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.140      1.840
  data required time                                                1.840
  ------------------------------------------------------------------------------
  data required time                                                1.840
  data arrival time                                                -0.305
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.534


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[1] (in)                                 0.004 &    0.104 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.075 &    0.179 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.062 &    0.241 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U37/ZN (NOR3_X1)
                                                         0.061 &    0.302 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.302 r
  data arrival time                                                 0.302

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.142      1.838
  data required time                                                1.838
  ------------------------------------------------------------------------------
  data required time                                                1.838
  data arrival time                                                -0.302
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.536


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[3] (in)                                 0.006 &    0.106 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.078 &    0.183 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.063 &    0.246 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U35/ZN (NOR3_X1)
                                                         0.056 &    0.302 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.302 r
  data arrival time                                                 0.302

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.141      1.839
  data required time                                                1.839
  ------------------------------------------------------------------------------
  data required time                                                1.839
  data arrival time                                                -0.302
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.537


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[1] (in)                                 0.004 &    0.104 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.075 &    0.179 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U34/ZN (NAND4_X1)
                                                         0.062 &    0.241 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U36/ZN (NOR3_X1)
                                                         0.059 &    0.300 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.300 r
  data arrival time                                                 0.300

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.142      1.838
  data required time                                                1.838
  ------------------------------------------------------------------------------
  data required time                                                1.838
  data arrival time                                                -0.300
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.538


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[0] (in)                                 0.004 &    0.104 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.088 &    0.192 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.058 &    0.250 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U24/ZN (NAND3_X1)
                                                         0.036 &    0.286 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NOR3_X1)
                                                         0.060 &    0.346 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.346 r
  data arrival time                                                 0.346

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.346
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.548


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[0] (in)                                 0.004 &    0.104 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.088 &    0.192 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.058 &    0.250 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U24/ZN (NAND3_X1)
                                                         0.036 &    0.286 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U27/ZN (NOR3_X1)
                                                         0.056 &    0.342 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.342 r
  data arrival time                                                 0.342

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.342
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.552


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[0] (in)                                 0.004 &    0.104 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.088 &    0.192 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.058 &    0.250 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U24/ZN (NAND3_X1)
                                                         0.036 &    0.286 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U25/ZN (NOR3_X1)
                                                         0.055 &    0.342 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.342 r
  data arrival time                                                 0.342

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.342
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.553


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[0] (in)                                 0.004 &    0.104 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.088 &    0.192 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.058 &    0.250 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U24/ZN (NAND3_X1)
                                                         0.036 &    0.286 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U28/ZN (NOR3_X1)
                                                         0.055 &    0.342 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.342 r
  data arrival time                                                 0.342

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.342
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.553


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[4] (in)                                 0.005 &    0.105 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.184 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.059 &    0.244 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.034 &    0.278 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U29/ZN (NOR3_X1)
                                                         0.058 &    0.336 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.336 r
  data arrival time                                                 0.336

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.336
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.559


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[3] (in)                                 0.006 &    0.106 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.078 &    0.183 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.051 &    0.234 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.034 &    0.268 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U29/ZN (NOR3_X1)
                                                         0.065 &    0.333 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.333 r
  data arrival time                                                 0.333

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.333
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.560


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[4] (in)                                 0.005 &    0.105 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.184 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.059 &    0.244 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.034 &    0.278 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U28/ZN (NOR3_X1)
                                                         0.055 &    0.332 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.332 r
  data arrival time                                                 0.332

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.332
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.563


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[4] (in)                                 0.005 &    0.105 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.184 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.059 &    0.244 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.034 &    0.278 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U27/ZN (NOR3_X1)
                                                         0.055 &    0.332 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.332 r
  data arrival time                                                 0.332

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.332
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.563


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[3] (in)                                 0.006 &    0.106 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.078 &    0.183 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.051 &    0.234 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.034 &    0.268 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U28/ZN (NOR3_X1)
                                                         0.061 &    0.329 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.329 r
  data arrival time                                                 0.329

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.329
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.565


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[4] (in)                                 0.005 &    0.105 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.184 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.059 &    0.244 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.034 &    0.278 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U30/ZN (NOR3_X1)
                                                         0.051 &    0.329 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.329 r
  data arrival time                                                 0.329

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.329
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.567


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[2] (in)                                 0.004 &    0.104 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.183 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.053 &    0.236 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.035 &    0.270 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U27/ZN (NOR3_X1)
                                                         0.057 &    0.327 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.327 r
  data arrival time                                                 0.327

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.327
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.567


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[3] (in)                                 0.006 &    0.106 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.078 &    0.183 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.051 &    0.234 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.034 &    0.268 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U27/ZN (NOR3_X1)
                                                         0.058 &    0.326 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.326 r
  data arrival time                                                 0.326

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.326
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.568


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[3] (in)                                 0.006 &    0.106 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.078 &    0.183 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.051 &    0.234 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.034 &    0.268 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U30/ZN (NOR3_X1)
                                                         0.057 &    0.325 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.325 r
  data arrival time                                                 0.325

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.325
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.569


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[2] (in)                                 0.004 &    0.104 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.183 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.053 &    0.236 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.035 &    0.270 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U30/ZN (NOR3_X1)
                                                         0.055 &    0.325 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.325 r
  data arrival time                                                 0.325

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.325
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.570


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[2] (in)                                 0.004 &    0.104 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.183 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.053 &    0.236 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.035 &    0.270 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U28/ZN (NOR3_X1)
                                                         0.052 &    0.322 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.322 r
  data arrival time                                                 0.322

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.322
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.574


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[1] (in)                                 0.004 &    0.104 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.075 &    0.179 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.052 &    0.231 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.034 &    0.265 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U27/ZN (NOR3_X1)
                                                         0.056 &    0.321 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.321 r
  data arrival time                                                 0.321

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_3_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.321
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.574


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[2] (in)                                 0.004 &    0.104 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.183 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.053 &    0.236 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.035 &    0.270 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U29/ZN (NOR3_X1)
                                                         0.050 &    0.320 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.320 r
  data arrival time                                                 0.320

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.320
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.576


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[1] (in)                                 0.004 &    0.104 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.075 &    0.179 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.052 &    0.231 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.034 &    0.265 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U29/ZN (NOR3_X1)
                                                         0.053 &    0.318 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.318 r
  data arrival time                                                 0.318

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_1_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.318
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.578


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[1] (in)                                 0.004 &    0.104 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.075 &    0.179 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.052 &    0.231 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.034 &    0.265 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U28/ZN (NOR3_X1)
                                                         0.052 &    0.318 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.318 r
  data arrival time                                                 0.318

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_2_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.318
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.578


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[1] (in)                                 0.004 &    0.104 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.075 &    0.179 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.052 &    0.231 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U26/ZN (NAND3_X1)
                                                         0.034 &    0.265 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U30/ZN (NOR3_X1)
                                                         0.052 &    0.317 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.317 r
  data arrival time                                                 0.317

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_mem_reg_0_/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.317
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.579


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[0] (in)                                 0.004 &    0.104 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.088 &    0.192 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.058 &    0.250 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U20/ZN (OR2_X1)
                                                         0.025 &    0.275 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.275 r
  data arrival time                                                 0.275

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.080      1.900
  data required time                                                1.900
  ------------------------------------------------------------------------------
  data required time                                                1.900
  data arrival time                                                -0.275
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.625


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[4] (in)                                 0.005 &    0.105 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.184 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.059 &    0.244 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U20/ZN (OR2_X1)
                                                         0.024 &    0.268 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.268 r
  data arrival time                                                 0.268

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.080      1.900
  data required time                                                1.900
  ------------------------------------------------------------------------------
  data required time                                                1.900
  data arrival time                                                -0.268
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.632


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[3] (in)                                 0.006 &    0.106 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.078 &    0.183 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.051 &    0.234 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U20/ZN (OR2_X1)
                                                         0.027 &    0.261 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.261 r
  data arrival time                                                 0.261

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.080      1.900
  data required time                                                1.900
  ------------------------------------------------------------------------------
  data required time                                                1.900
  data arrival time                                                -0.261
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.638


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[2] (in)                                 0.004 &    0.104 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.183 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.053 &    0.236 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U20/ZN (OR2_X1)
                                                         0.024 &    0.259 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.259 r
  data arrival time                                                 0.259

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.080      1.900
  data required time                                                1.900
  ------------------------------------------------------------------------------
  data required time                                                1.900
  data arrival time                                                -0.259
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.641


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[1] (in)                                 0.004 &    0.104 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.075 &    0.179 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U19/ZN (AND2_X1)
                                                         0.052 &    0.231 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U20/ZN (OR2_X1)
                                                         0.025 &    0.256 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.256 r
  data arrival time                                                 0.256

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.080      1.900
  data required time                                                1.900
  ------------------------------------------------------------------------------
  data required time                                                1.900
  data arrival time                                                -0.256
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.644


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC11_n_4_net/ZN (INV_X1)
                                                         0.025 &    0.215 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U48/ZN (OAI21_X1)
                                                         0.034 &    0.249 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.249 r
  data arrival time                                                 0.249

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.249
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.646


  Startpoint: axis_out_tready[0]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[0] (in)                                0.008 &    0.108 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.082 &    0.189 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U38/ZN (INV_X1)
                                                         0.021 &    0.210 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U39/ZN (OAI21_X1)
                                                         0.032 &    0.242 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.242 r
  data arrival time                                                 0.242

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.242
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.655


  Startpoint: axis_in_tvalid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[0] (in)                                 0.004 &    0.104 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.088 &    0.192 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U42/ZN (NAND2_X1)
                                                         0.028 &    0.219 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U43/ZN (NAND2_X1)
                                                         0.022 &    0.241 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.241 r
  data arrival time                                                 0.241

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.241
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.658


  Startpoint: axis_in_tvalid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[4] (in)                                 0.005 &    0.105 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.184 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U44/ZN (NAND2_X1)
                                                         0.029 &    0.213 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U45/ZN (NAND2_X1)
                                                         0.022 &    0.235 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.236 r
  data arrival time                                                 0.236

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.236
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.663


  Startpoint: axis_in_tvalid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[2] (in)                                 0.004 &    0.104 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.079 &    0.183 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U44/ZN (NAND2_X1)
                                                         0.024 &    0.207 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U45/ZN (NAND2_X1)
                                                         0.020 &    0.227 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.227 r
  data arrival time                                                 0.227

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.227
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.672


  Startpoint: axis_in_tvalid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[3] (in)                                 0.006 &    0.106 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.078 &    0.183 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U44/ZN (NAND2_X1)
                                                         0.023 &    0.207 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U45/ZN (NAND2_X1)
                                                         0.020 &    0.227 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.227 r
  data arrival time                                                 0.227

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.227
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.672


  Startpoint: axis_in_tvalid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tvalid[1] (in)                                 0.004 &    0.104 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/U6/ZN (AND2_X1)
                                                         0.075 &    0.179 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U44/ZN (NAND2_X1)
                                                         0.021 &    0.200 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U45/ZN (NAND2_X1)
                                                         0.020 &    0.220 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.220 r
  data arrival time                                                 0.220

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/clk_gate_wr_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.220
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.679


  Startpoint: axis_out_tready[3]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[3] (in)                                0.004 &    0.104 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.043 &    0.147 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U20/ZN (INV_X1)
                                                         0.011 &    0.157 f
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U21/ZN (OAI21_X1)
                                                         0.032 &    0.189 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.189 r
  data arrival time                                                 0.189

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.189
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.707


  Startpoint: axis_out_tready[4]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[4] (in)                                0.003 &    0.103 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.047 &    0.150 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U20/ZN (INV_X1)
                                                         0.010 &    0.160 f
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U21/ZN (OAI21_X1)
                                                         0.028 &    0.189 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.189 r
  data arrival time                                                 0.189

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.189
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.709


  Startpoint: axis_out_tready[1]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[1] (in)                                0.003 &    0.103 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.040 &    0.143 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U20/ZN (INV_X1)
                                                         0.010 &    0.153 f
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U21/ZN (OAI21_X1)
                                                         0.031 &    0.184 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.184 r
  data arrival time                                                 0.184

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.184
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.713


  Startpoint: axis_out_tready[2]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[2] (in)                                0.003 &    0.103 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.038 &    0.141 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U20/ZN (INV_X1)
                                                         0.010 &    0.151 f
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U21/ZN (OAI21_X1)
                                                         0.031 &    0.183 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.183 r
  data arrival time                                                 0.183

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.183
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.714


  Startpoint: axis_out_tready[4]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_4__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[4] (in)                                0.003 &    0.103 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.047 &    0.150 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U12/ZN (AOI21_X1)
                                                         0.018 &    0.168 f
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U13/ZN (INV_X1)
                                                         0.013 &    0.181 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.181 r
  data arrival time                                                 0.181

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.080      1.900
  data required time                                                1.900
  ------------------------------------------------------------------------------
  data required time                                                1.900
  data arrival time                                                -0.181
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.719


  Startpoint: axis_out_tready[3]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_3__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[3] (in)                                0.004 &    0.104 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.043 &    0.147 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U12/ZN (AOI21_X1)
                                                         0.019 &    0.166 f
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U13/ZN (INV_X1)
                                                         0.012 &    0.178 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.178 r
  data arrival time                                                 0.178

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.080      1.900
  data required time                                                1.900
  ------------------------------------------------------------------------------
  data required time                                                1.900
  data arrival time                                                -0.178
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.722


  Startpoint: axis_out_tready[1]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_1__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[1] (in)                                0.003 &    0.103 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.040 &    0.143 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U12/ZN (AOI21_X1)
                                                         0.017 &    0.160 f
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U13/ZN (INV_X1)
                                                         0.012 &    0.172 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.172 r
  data arrival time                                                 0.172

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.080      1.900
  data required time                                                1.900
  ------------------------------------------------------------------------------
  data required time                                                1.900
  data arrival time                                                -0.172
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.728


  Startpoint: axis_out_tready[2]
               (input port clocked by ideal_clock)
  Endpoint: for_outputs_2__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_out_tready[2] (in)                                0.003 &    0.103 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/U4/ZN (AND2_X1)
                                                         0.038 &    0.141 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U12/ZN (AOI21_X1)
                                                         0.016 &    0.158 f
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/U13/ZN (INV_X1)
                                                         0.011 &    0.169 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.169 r
  data arrival time                                                 0.169

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/clk_gate_rd_ptr_bin_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.080      1.900
  data required time                                                1.900
  ------------------------------------------------------------------------------
  data required time                                                1.900
  data arrival time                                                -0.169
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.731


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: usr_sync/reset_async_reg_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_n (in)                                             0.003 &    0.103 f
  U2/ZN (INV_X1)                                         0.026 &    0.128 r
  usr_sync/reset_async_reg_reg/D (DFF_X1)                0.000 &    0.129 r
  data arrival time                                                 0.129

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  usr_sync/reset_async_reg_reg/CK (DFF_X1)                          1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.129
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.816


  Startpoint: rst_n (input port clocked by ideal_clock)
  Endpoint: noc_sync/reset_async_reg_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_n (in)                                             0.003 &    0.103 f
  U2/ZN (INV_X1)                                         0.026 &    0.128 r
  noc_sync/reset_async_reg_reg/D (DFF_X1)                0.000 &    0.129 r
  data arrival time                                                 0.129

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  noc_sync/reset_async_reg_reg/CK (DFF_X1)                          1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.129
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.816


  Startpoint: axis_in_tid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[0] (in)                                    0.017 &    0.117 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.006 &    0.123 r
  data arrival time                                                 0.123

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.123
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.821


  Startpoint: axis_in_tid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[0] (in)                                    0.017 &    0.117 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.006 &    0.123 r
  data arrival time                                                 0.123

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.123
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.821


  Startpoint: axis_in_tid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[0] (in)                                    0.017 &    0.117 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.006 &    0.123 r
  data arrival time                                                 0.123

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.123
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.821


  Startpoint: axis_in_tid[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[0] (in)                                    0.017 &    0.117 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.006 &    0.123 r
  data arrival time                                                 0.123

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.123
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.822


  Startpoint: axis_in_tlast[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[4] (in)                                  0.019 &    0.119 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.003 &    0.123 r
  data arrival time                                                 0.123

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.123
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.822


  Startpoint: axis_in_tlast[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[4] (in)                                  0.019 &    0.119 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.003 &    0.123 r
  data arrival time                                                 0.123

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.123
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.822


  Startpoint: axis_in_tlast[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[4] (in)                                  0.019 &    0.119 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.003 &    0.123 r
  data arrival time                                                 0.123

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.123
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.822


  Startpoint: axis_in_tlast[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[4] (in)                                  0.019 &    0.119 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.003 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.822


  Startpoint: axis_in_tdest[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[1] (in)                                  0.016 &    0.116 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.006 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tdest[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[3] (in)                                  0.016 &    0.116 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.006 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tdest[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[3] (in)                                  0.016 &    0.116 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.006 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tdest[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[1] (in)                                  0.016 &    0.116 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.006 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tdest[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[1] (in)                                  0.016 &    0.116 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.006 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tdest[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[3] (in)                                  0.016 &    0.116 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.006 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tdest[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[2] (in)                                  0.016 &    0.116 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.005 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[1] (in)                                    0.019 &    0.119 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.003 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tdest[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[2] (in)                                  0.016 &    0.116 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.005 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[1] (in)                                    0.019 &    0.119 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.003 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tdest[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[2] (in)                                  0.016 &    0.116 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.005 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tdest[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[1] (in)                                  0.016 &    0.116 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X2)
                                                         0.006 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[1] (in)                                    0.019 &    0.119 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.002 &    0.121 r
  data arrival time                                                 0.121

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.121
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tdest[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[3] (in)                                  0.016 &    0.116 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X2)
                                                         0.006 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.823


  Startpoint: axis_in_tid[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[1] (in)                                    0.019 &    0.119 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.002 &    0.121 r
  data arrival time                                                 0.121

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.121
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.824


  Startpoint: axis_in_tdest[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[2] (in)                                  0.016 &    0.116 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X2)
                                                         0.005 &    0.122 r
  data arrival time                                                 0.122

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.122
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.824


  Startpoint: axis_in_tid[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[8] (in)                                    0.017 &    0.117 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.004 &    0.121 r
  data arrival time                                                 0.121

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.121
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.824


  Startpoint: axis_in_tid[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[8] (in)                                    0.017 &    0.117 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.004 &    0.121 r
  data arrival time                                                 0.121

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.121
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.824


  Startpoint: axis_in_tid[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[8] (in)                                    0.017 &    0.117 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.004 &    0.121 r
  data arrival time                                                 0.121

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.121
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.824


  Startpoint: axis_in_tid[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[8] (in)                                    0.017 &    0.117 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.003 &    0.121 r
  data arrival time                                                 0.121

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.121
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.824


  Startpoint: axis_in_tdest[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[18] (in)                                 0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.002 &    0.121 r
  data arrival time                                                 0.121

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.121
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.824


  Startpoint: axis_in_tdest[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[18] (in)                                 0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.002 &    0.121 r
  data arrival time                                                 0.121

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.121
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.824


  Startpoint: axis_in_tdest[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[18] (in)                                 0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.002 &    0.121 r
  data arrival time                                                 0.121

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.121
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.824


  Startpoint: axis_in_tdest[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[17] (in)                                 0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X1)
                                                         0.002 &    0.121 r
  data arrival time                                                 0.121

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.121
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tdest[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[17] (in)                                 0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.002 &    0.121 r
  data arrival time                                                 0.121

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.121
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tid[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[9] (in)                                    0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.002 &    0.121 r
  data arrival time                                                 0.121

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.121
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tdest[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[19] (in)                                 0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X1)
                                                         0.003 &    0.121 r
  data arrival time                                                 0.121

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.121
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tdest[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[18] (in)                                 0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.002 &    0.120 r
  data arrival time                                                 0.120

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.120
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tid[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[9] (in)                                    0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.002 &    0.120 r
  data arrival time                                                 0.120

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.120
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tdest[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[19] (in)                                 0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.003 &    0.120 r
  data arrival time                                                 0.120

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.120
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tid[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[9] (in)                                    0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.002 &    0.120 r
  data arrival time                                                 0.120

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.120
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tdest[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[17] (in)                                 0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.002 &    0.120 r
  data arrival time                                                 0.120

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.120
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tdest[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[17] (in)                                 0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.002 &    0.120 r
  data arrival time                                                 0.120

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.120
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tid[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[9] (in)                                    0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.002 &    0.120 r
  data arrival time                                                 0.120

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.120
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tdest[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[19] (in)                                 0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.003 &    0.120 r
  data arrival time                                                 0.120

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.120
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tdest[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[19] (in)                                 0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.003 &    0.120 r
  data arrival time                                                 0.120

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.120
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tlast[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[0] (in)                                  0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.002 &    0.120 r
  data arrival time                                                 0.120

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.120
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tlast[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[0] (in)                                  0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.002 &    0.120 r
  data arrival time                                                 0.120

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.120
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tlast[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[0] (in)                                  0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.002 &    0.120 r
  data arrival time                                                 0.120

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.120
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tlast[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[0] (in)                                  0.018 &    0.118 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.002 &    0.120 r
  data arrival time                                                 0.120

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.120
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.825


  Startpoint: axis_in_tdest[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[16] (in)                                 0.017 &    0.117 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.002 &    0.119 r
  data arrival time                                                 0.119

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.119
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.826


  Startpoint: axis_in_tdest[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[16] (in)                                 0.017 &    0.117 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X1)
                                                         0.002 &    0.119 r
  data arrival time                                                 0.119

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.119
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.826


  Startpoint: axis_in_tdest[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[16] (in)                                 0.017 &    0.117 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.002 &    0.119 r
  data arrival time                                                 0.119

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.119
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.826


  Startpoint: axis_in_tdest[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[16] (in)                                 0.017 &    0.117 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.002 &    0.119 r
  data arrival time                                                 0.119

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.035      1.945
  data required time                                                1.945
  ------------------------------------------------------------------------------
  data required time                                                1.945
  data arrival time                                                -0.119
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.826


  Startpoint: axis_in_tid[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[7] (in)                                    0.017 &    0.117 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.002 &    0.119 r
  data arrival time                                                 0.119

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.119
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.827


  Startpoint: axis_in_tlast[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[1] (in)                                  0.017 &    0.117 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.002 &    0.119 r
  data arrival time                                                 0.119

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.119
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.827


  Startpoint: axis_in_tid[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[7] (in)                                    0.017 &    0.117 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.002 &    0.119 r
  data arrival time                                                 0.119

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.119
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.827


  Startpoint: axis_in_tlast[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[1] (in)                                  0.017 &    0.117 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.002 &    0.119 r
  data arrival time                                                 0.119

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.119
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.827


  Startpoint: axis_in_tlast[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[1] (in)                                  0.017 &    0.117 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.002 &    0.119 r
  data arrival time                                                 0.119

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.119
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.827


  Startpoint: axis_in_tid[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[7] (in)                                    0.017 &    0.117 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.002 &    0.118 r
  data arrival time                                                 0.118

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.118
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.827


  Startpoint: axis_in_tlast[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[1] (in)                                  0.017 &    0.117 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.002 &    0.118 r
  data arrival time                                                 0.118

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.118
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.827


  Startpoint: axis_in_tdest[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[8] (in)                                  0.015 &    0.115 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.003 &    0.118 r
  data arrival time                                                 0.118

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.118
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.827


  Startpoint: axis_in_tdest[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[8] (in)                                  0.015 &    0.115 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X1)
                                                         0.003 &    0.118 r
  data arrival time                                                 0.118

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.118
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.827


  Startpoint: axis_in_tdest[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[8] (in)                                  0.015 &    0.115 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.003 &    0.118 r
  data arrival time                                                 0.118

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.118
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.827


  Startpoint: axis_in_tdest[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[8] (in)                                  0.015 &    0.115 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.003 &    0.118 r
  data arrival time                                                 0.118

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.118
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.828


  Startpoint: axis_in_tid[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[7] (in)                                    0.017 &    0.117 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X2)
                                                         0.002 &    0.119 r
  data arrival time                                                 0.119

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.119
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.828


  Startpoint: axis_in_tdest[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[13] (in)                                 0.014 &    0.114 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.003 &    0.118 r
  data arrival time                                                 0.118

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.118
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.828


  Startpoint: axis_in_tdest[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[13] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X2)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.042      1.938
  data required time                                                1.938
  ------------------------------------------------------------------------------
  data required time                                                1.938
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.828


  Startpoint: axis_in_tdest[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[13] (in)                                 0.014 &    0.114 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.003 &    0.118 r
  data arrival time                                                 0.118

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.118
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.828


  Startpoint: axis_in_tdest[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[13] (in)                                 0.014 &    0.114 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.003 &    0.118 r
  data arrival time                                                 0.118

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.118
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.828


  Startpoint: axis_in_tdest[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[15] (in)                                 0.016 &    0.116 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.002 &    0.118 r
  data arrival time                                                 0.118

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.118
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.828


  Startpoint: axis_in_tdest[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[15] (in)                                 0.016 &    0.116 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.002 &    0.118 r
  data arrival time                                                 0.118

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.118
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.828


  Startpoint: axis_in_tdest[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[12] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X2)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.042      1.938
  data required time                                                1.938
  ------------------------------------------------------------------------------
  data required time                                                1.938
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.828


  Startpoint: axis_in_tdest[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[15] (in)                                 0.016 &    0.116 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.002 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.828


  Startpoint: axis_in_tid[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[6] (in)                                    0.016 &    0.116 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.002 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.828


  Startpoint: axis_in_tdest[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[12] (in)                                 0.014 &    0.114 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.003 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.828


  Startpoint: axis_in_tdest[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[14] (in)                                 0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X2)
                                                         0.003 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.042      1.938
  data required time                                                1.938
  ------------------------------------------------------------------------------
  data required time                                                1.938
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tid[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[6] (in)                                    0.016 &    0.116 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.001 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tdest[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[12] (in)                                 0.014 &    0.114 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.003 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tlast[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[2] (in)                                  0.016 &    0.116 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.002 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tlast[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[2] (in)                                  0.016 &    0.116 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.002 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tid[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[6] (in)                                    0.016 &    0.116 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.001 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tdest[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[12] (in)                                 0.014 &    0.114 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.003 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tlast[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[2] (in)                                  0.016 &    0.116 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.002 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tid[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[5] (in)                                    0.016 &    0.116 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.002 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tid[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[5] (in)                                    0.016 &    0.116 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.002 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tdest[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[14] (in)                                 0.014 &    0.114 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.003 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tdest[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[14] (in)                                 0.014 &    0.114 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.003 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tid[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[5] (in)                                    0.016 &    0.116 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.001 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tdest[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[15] (in)                                 0.007 &    0.107 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X2)
                                                         0.002 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.042      1.938
  data required time                                                1.938
  ------------------------------------------------------------------------------
  data required time                                                1.938
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tdest[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[14] (in)                                 0.014 &    0.114 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.003 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tlast[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tlast[2] (in)                                  0.016 &    0.116 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.001 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tid[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[5] (in)                                    0.016 &    0.116 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.001 &    0.117 r
  data arrival time                                                 0.117

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.117
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tid[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[6] (in)                                    0.007 &    0.107 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X2)
                                                         0.001 &    0.109 f
  data arrival time                                                 0.109

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.042      1.938
  data required time                                                1.938
  ------------------------------------------------------------------------------
  data required time                                                1.938
  data arrival time                                                -0.109
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.829


  Startpoint: axis_in_tid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[4] (in)                                    0.015 &    0.115 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.002 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[4] (in)                                    0.015 &    0.115 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.002 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tdest[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[11] (in)                                 0.014 &    0.114 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.003 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tdest[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[11] (in)                                 0.014 &    0.114 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X1)
                                                         0.003 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[4] (in)                                    0.015 &    0.115 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.001 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tdest[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[11] (in)                                 0.014 &    0.114 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.003 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tdest[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[11] (in)                                 0.014 &    0.114 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.003 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tdest[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[9] (in)                                  0.013 &    0.113 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.003 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tdest[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[9] (in)                                  0.013 &    0.113 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X1)
                                                         0.003 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tid[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tid[4] (in)                                    0.015 &    0.115 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.001 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tdest[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[10] (in)                                 0.013 &    0.113 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.003 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tdest[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[10] (in)                                 0.013 &    0.113 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.003 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tdest[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[9] (in)                                  0.013 &    0.113 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.003 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tdest[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[10] (in)                                 0.013 &    0.113 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.003 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.830


  Startpoint: axis_in_tdest[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[9] (in)                                  0.013 &    0.113 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.002 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.831


  Startpoint: axis_in_tdest[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[10] (in)                                 0.013 &    0.113 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.002 &    0.116 r
  data arrival time                                                 0.116

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.034      1.946
  data required time                                                1.946
  ------------------------------------------------------------------------------
  data required time                                                1.946
  data arrival time                                                -0.116
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.831


  Startpoint: axis_in_tdest[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[0] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X2)
                                                         0.002 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.042      1.938
  data required time                                                1.938
  ------------------------------------------------------------------------------
  data required time                                                1.938
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.831


  Startpoint: axis_in_tdata[130]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[130] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X2)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.042      1.938
  data required time                                                1.938
  ------------------------------------------------------------------------------
  data required time                                                1.938
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.831


  Startpoint: axis_in_tdata[133]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[133] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.001 &    0.115 r
  data arrival time                                                 0.115

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.115
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.832


  Startpoint: axis_in_tdata[133]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[133] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.001 &    0.115 r
  data arrival time                                                 0.115

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.115
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.832


  Startpoint: axis_in_tdata[132]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[132] (in)                                0.006 &    0.106 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X2)
                                                         0.001 &    0.107 f
  data arrival time                                                 0.107

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.107
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.832


  Startpoint: axis_in_tdata[129]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[129] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.832


  Startpoint: axis_in_tdata[133]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[133] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.832


  Startpoint: axis_in_tdata[133]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[133] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.832


  Startpoint: axis_in_tdest[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[4] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.832


  Startpoint: axis_in_tdata[116]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[116] (in)                                0.006 &    0.106 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.832


  Startpoint: axis_in_tdata[130]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[130] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdest[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[7] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[130]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[130] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[131]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[131] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[131]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[131] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[130]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[130] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[59]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[59] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdest[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[0] (in)                                  0.012 &    0.112 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.002 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdest[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[0] (in)                                  0.012 &    0.112 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.002 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[121]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[121] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdest[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdest[0] (in)                                  0.012 &    0.112 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.002 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[131]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[131] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[60]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[60] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[131]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[131] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdest[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[5] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[46]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[46] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[52]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[52] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[47]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[47] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[151]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[151] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[151]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[151] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[51]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[51] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[128]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[128] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[128]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[128] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[108]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[108] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[34]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[34] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[128]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[128] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.001 &    0.114 r
  data arrival time                                                 0.114

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.114
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[54]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[54] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/D (DFF_X2)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[128]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[128] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[151]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[151] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[44]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[44] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[63]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[63] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[149]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[149] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[58]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[58] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[149]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[149] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.833


  Startpoint: axis_in_tdata[148]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[148] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[114]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[114] (in)                                0.012 &    0.112 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/D (DFF_X1)
                                                         0.002 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[151]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[151] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[148]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[148] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[40]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[40] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[114]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[114] (in)                                0.012 &    0.112 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/D (DFF_X1)
                                                         0.002 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[148]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[148] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[41]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[41] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[148]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[148] (in)                                0.013 &    0.113 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[114]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[114] (in)                                0.012 &    0.112 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[149]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[149] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[149]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[149] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[114]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[114] (in)                                0.012 &    0.112 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[119]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[119] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[132]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[132] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[152]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[152] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[37]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[37] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[152]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[152] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[132]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[132] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[152]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[152] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[150]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[150] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[132]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[132] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[144]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[144] (in)                                0.011 &    0.111 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/D (DFF_X1)
                                                         0.002 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[144]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[144] (in)                                0.011 &    0.111 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[150]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[150] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[150]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[150] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[144]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[144] (in)                                0.011 &    0.111 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[50]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[50] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[150]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[150] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[48]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[48] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[129]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[129] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[144]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[144] (in)                                0.011 &    0.111 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[145]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[145] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[129]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[129] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[116]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[116] (in)                                0.012 &    0.112 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[145]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[145] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[116]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[116] (in)                                0.012 &    0.112 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[57]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[57] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[116]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[116] (in)                                0.012 &    0.112 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdest[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[4] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[152]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  axis_in_tdata[152] (in)                                0.012 &    0.112 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/D (DFF_X1)
                                                         0.001 &    0.113 r
  data arrival time                                                 0.113

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.033      1.947
  data required time                                                1.947
  ------------------------------------------------------------------------------
  data required time                                                1.947
  data arrival time                                                -0.113
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[36]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[36] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[129]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[129] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[145]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[145] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdest[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[6] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[145]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[145] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdest[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[6] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[2] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[38]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[38] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[2] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tlast[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[3] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tlast[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[3] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdest[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[6] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tlast[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[3] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdata[55]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[55] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/D (DFF_X2)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/CK (DFF_X2)
                                                                    1.980 r
  library setup time                                    -0.041      1.939
  data required time                                                1.939
  ------------------------------------------------------------------------------
  data required time                                                1.939
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[2] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdest[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[4] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tdest[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[4] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.834


  Startpoint: axis_in_tlast[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tlast[3] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[61]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[61] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[61]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[61] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdest[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[7] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdest[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[6] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdest[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[7] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tid[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[2] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[134]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[134] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[62]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[62] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[117]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[117] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[134]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[134] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[117]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[117] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[62]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[62] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[115]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[115] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[115]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[115] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[134]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[134] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[59]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[59] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[146]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[146] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[134]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[134] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[146]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[146] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[146]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[146] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[146]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[146] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[117]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[117] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[117]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[117] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdest[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[7] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[121]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[121] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[115]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[115] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[107]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[107] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[107]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[107] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[20]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[20] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[20]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[20] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[22]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[22] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[121]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[121] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[115]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[115] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[121]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[121] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[22]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[22] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[20]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[20] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[60]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[60] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[136]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[136] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[136]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[136] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[136]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[136] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[107]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[107] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[22]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[22] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[20]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[20] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[21]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[21] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[21]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[21] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdest[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[5] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[46]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[46] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[21]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[21] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[61]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[61] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdest[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[5] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[21]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[21] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[107]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[107] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[22]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[22] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[147]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[147] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[136]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[136] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[59]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[59] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdest[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdest[5] (in)                                  0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[147]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[147] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[61]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[61] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/D (DFF_X1)
                                                         0.000 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[62]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[62] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[52]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[52] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[47]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[47] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[147]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[147] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[59]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[59] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[147]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[147] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[108]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[108] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[3] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[3] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[157]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[157] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[157]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[157] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[108]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[108] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[46]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[46] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[46]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[46] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[126]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[126] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[51]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[51] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[126]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[126] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[108]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[108] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[60]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[60] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[157]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[157] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[126]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[126] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[83]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[83] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[60]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[60] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[62]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[62] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[3] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[52]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[52] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[34]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[34] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[12] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[83]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[83] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[54]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[54] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[12] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[113]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[113] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[113]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[113] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[12] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[47]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[47] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[113]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[113] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[43]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[43] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[52]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[52] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[157]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[157] (in)                                0.005 &    0.105 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[43]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[43] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/D (DFF_X1)
                                                         0.001 &    0.106 f
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[105]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[105] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[137]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[137] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[109]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[109] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tid[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tid[3] (in)                                    0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[109]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[109] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[12]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[12] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[44]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[44] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[106]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[106] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[105]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[105] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[106]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[106] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[47]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[47] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[83]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[83] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[137]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[137] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[105]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[105] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[34]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[34] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[113]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[113] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[126]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[126] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[109]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[109] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[137]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[137] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[105]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[105] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[71]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[71] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[137]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[137] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[63]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[63] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[58]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[58] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[54]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[54] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[90]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[90] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[110]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[110] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[90]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[90] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[110]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[110] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[71]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[71] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[106]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[106] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[15] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[15] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.835


  Startpoint: axis_in_tdata[69]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[69] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[84]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[84] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[69]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[69] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[53]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[53] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[112]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[112] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[112]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[112] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[31]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[31] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[109]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[109] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[84]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[84] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[53]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[53] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[112]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[112] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[34]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[34] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[35]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[35] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[118]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[118] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[54]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[54] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[35]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[35] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[156]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[156] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[15] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[43]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[43] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[82]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[82] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[118]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[118] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[13] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[32]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[32] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[31]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[31] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[32]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[32] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[156]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[156] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[13] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[82]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[82] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[68]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[68] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[30]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[30] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[58]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[58] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[18] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[40]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[40] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[68]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[68] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[30]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[30] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[83]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[83] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[18] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[111]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[111] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[106]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[106] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[45]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[45] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[92]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[92] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[111]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[111] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[110]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[110] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[2] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[90]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[90] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[45]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[45] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[44]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[44] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[2] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[18] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[44]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[44] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[2] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[43]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[43] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[13] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[51]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[51] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[95]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[95] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[15]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[15] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[51]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[51] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[79]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[79] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[95]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[95] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[111]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[111] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[92]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[92] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[58]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[58] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[42]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[42] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[31]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[31] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[19] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[110]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[110] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[158]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[158] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[71]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[71] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[158]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[158] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[19] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[42]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[42] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[79]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[79] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[112]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[112] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[118]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[118] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[30]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[30] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[104]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[104] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[53]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[53] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[2]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[2] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[135]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[135] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[84]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[84] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[18]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[18] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[13]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[13] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[63]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[63] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[135]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[135] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[123]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[123] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[111]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[111] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[123]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[123] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[41]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[41] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[84]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[84] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__20_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[0] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[158]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[158] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[78]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[78] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[118]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[118] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[0] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[19] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[104]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[104] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[0] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[92]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[92] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[135]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[135] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[156]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[156] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[30]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[30] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[104]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[104] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[32]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[32] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[78]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[78] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[99]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[99] (in)                                 0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[53]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[53] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[82]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[82] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[135]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[135] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[99]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[99] (in)                                 0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[99]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[99] (in)                                 0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[19]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[19] (in)                                 0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__19_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[35]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[35] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[104]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[104] (in)                                0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[45]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[45] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[119]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[119] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[119]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[119] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[14] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[95]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[95] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[14] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[123]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[123] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[69]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[69] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[63]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[63] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[14] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[158]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[158] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[42]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[42] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[33]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[33] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[94]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[94] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[33]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[33] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[94]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[94] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[80]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[80] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[3] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[123]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[123] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[99]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[99] (in)                                 0.005 &    0.105 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[90]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[90] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[3] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[78]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[78] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[68]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[68] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[29]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[29] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[71]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[71] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[29]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[29] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[45]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[45] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[42]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[42] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[91]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[91] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[80]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[80] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[156]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[156] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[40]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[40] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[14]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[14] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[41]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[41] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[91]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[91] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[35]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[35] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[3] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[79]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[79] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[32]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[32] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[31]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[31] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[139]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[139] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[81]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[81] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[120]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[120] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[0]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[0] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[29]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[29] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[139]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[139] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[37]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[37] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[81]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[81] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[92]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[92] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[69]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[69] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[139]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[139] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[119]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[119] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[67]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[67] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[67]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[67] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[33]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[33] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[68]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[68] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[159]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[159] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[159]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[159] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[86]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[86] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[120]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[120] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[139]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[139] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[94]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[94] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[29]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[29] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[40]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[40] (in)                                 0.005 &    0.105 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[86]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[86] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[3]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[3] (in)                                  0.005 &    0.105 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[80]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[80] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[87]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[87] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[95]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[95] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[82]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[82] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[79]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[79] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[33]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[33] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[78]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[78] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[41]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[41] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[87]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[87] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[120]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[120] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[67]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[67] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[94]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[94] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__30_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[124]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[124] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[159]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[159] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[81]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[81] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[124]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[124] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[65]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[65] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[86]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[86] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[65]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[65] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[1] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[88]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[88] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[124]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[124] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[91]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[91] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[97]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[97] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[97]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[97] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[122]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[122] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[1] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[124]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[124] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[159]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[159] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[56]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[56] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[1] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[80]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[80] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[1]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[1] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[88]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[88] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[122]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[122] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[122]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[122] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[56]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[56] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[28]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[28] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[48]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[48] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[85]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[85] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[73]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[73] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[50]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[50] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[4] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[28]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[28] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[4] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[97]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[97] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[70]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[70] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[70]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[70] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[91]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[91] (in)                                 0.005 &    0.105 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[28]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[28] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[87]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[87] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[73]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[73] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[122]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[122] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[85]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[85] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[37]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[37] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[120]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[120] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[56]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[56] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[81]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[81] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[65]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[65] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[4] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[72]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[72] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[93]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[93] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[37]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[37] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[72]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[72] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[93]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[93] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[100]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[100] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[4]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[4] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[100]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[100] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[16] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[28]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[28] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__28_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[24]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[24] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[98]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[98] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[57]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[57] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[56]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[56] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[87]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[87] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[16] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[74]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[74] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[24]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[24] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[102]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[102] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[103]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[103] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[74]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[74] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[98]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[98] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[73]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[73] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[88]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[88] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[138]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[138] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[64]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[64] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[67]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[67] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__3_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[101]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[101] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[138]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[138] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[75]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[75] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[50]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[50] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[75]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[75] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[97]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[97] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[86]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[86] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__22_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[85]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[85] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[16] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[102]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[102] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[50]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[50] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__18_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[103]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[103] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[72]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[72] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[36]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[36] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[74]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[74] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[102]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[102] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[64]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[64] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[103]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[103] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[24]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[24] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[39]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[39] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[100]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[100] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[101]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[101] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[57]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[57] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[138]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[138] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[66]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[66] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[103]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[103] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[102]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[102] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[39]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[39] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[98]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[98] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[138]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[138] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[66]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[66] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[96]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[96] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[77]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[77] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[96]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[96] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[73]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[73] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[24]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[24] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[49]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[49] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[49]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[49] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[93]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[93] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[77]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[77] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[16]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[16] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[70]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[70] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[48]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[48] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[57]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[57] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[100]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[100] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[75]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[75] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[85]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[85] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__21_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[65]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[65] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__1_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[101]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[101] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[38]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[38] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[48]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[48] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__16_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[88]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[88] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__24_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[66]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[66] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[98]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[98] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[74]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[74] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[64]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[64] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[72]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[72] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[64]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[64] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[96]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[96] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[75]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[75] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[39]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[39] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[93]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[93] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[55]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[55] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[36]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[36] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[39]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[39] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[143]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[143] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[77]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[77] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[96]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[96] (in)                                 0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__0_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[23]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[23] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[36]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[36] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__4_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[10] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[70]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[70] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[66]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[66] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__2_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[143]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[143] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[49]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[49] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[143]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[143] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.836


  Startpoint: axis_in_tdata[23]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[23] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[76]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[76] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[55]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[55] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[23]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[23] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[10] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[76]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[76] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[143]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[143] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__15_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[23]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[23] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[10] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[38]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[38] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[101]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[101] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[77]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[77] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[55]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[55] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__23_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[49]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[49] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[155]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[155] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[76]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[76] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[155]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[155] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[10]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[10] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__10_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[6] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[140]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[140] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[6] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[140]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[140] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[17] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[17] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[6] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[38]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[38] (in)                                 0.004 &    0.104 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[25]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[25] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[140]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[140] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[25]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[25] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[17] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/D (DFF_X1)
                                                         0.001 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[25]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[25] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[76]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[76] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[17]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[17] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/D (DFF_X1)
                                                         0.001 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__17_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[142]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[142] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/D (DFF_X1)
                                                         0.000 &    0.105 f
  data arrival time                                                 0.105

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.105
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[140]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[140] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__12_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[142]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[142] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[155]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[155] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[89]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[89] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/D (DFF_X1)
                                                         0.001 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[6]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[6] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__6_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[89]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[89] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[142]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[142] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[25]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[25] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[27]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[27] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[8] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[8] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[8] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[141]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[141] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/D (DFF_X1)
                                                         0.001 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[141]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[141] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/D (DFF_X1)
                                                         0.001 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[142]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[142] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__14_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[8]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[8] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__8_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[27]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[27] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[89]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[89] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[155]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[155] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[26]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[26] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[154]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[154] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/D (DFF_X1)
                                                         0.001 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[26]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[26] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[141]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[141] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[154]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[154] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/D (DFF_X1)
                                                         0.001 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[27]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[27] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[27]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[27] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__27_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[153]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[153] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[153]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[153] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[26]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[26] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[26]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[26] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[154]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[154] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[11] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[89]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[89] (in)                                 0.004 &    0.104 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[153]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[153] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[11] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[9] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[9] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[141]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[141] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__13_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[153]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[153] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__25_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[11] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[125]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[125] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[125]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[125] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[154]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[154] (in)                                0.004 &    0.104 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__26_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[9] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[11]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[11] (in)                                 0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__11_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[127]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[127] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[125]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[125] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[125]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[125] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__29_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[9]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[9] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__9_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[127]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[127] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[127]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[127] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[127]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[127] (in)                                0.004 &    0.104 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__31_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[5] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[5] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[7] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_0__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[7] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_3__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[7] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[5] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_2__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[5]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[5] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__5_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


  Startpoint: axis_in_tdata[7]
               (input port clocked by ideal_clock)
  Endpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  axis_in_tdata[7] (in)                                  0.004 &    0.104 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/D (DFF_X1)
                                                         0.000 &    0.104 f
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/mem_reg_1__7_/CK (DFF_X1)
                                                                    1.980 r
  library setup time                                    -0.039      1.941
  data required time                                                1.941
  ------------------------------------------------------------------------------
  data required time                                                1.941
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.837


1
