# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:06:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:06:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:06:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:06:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:06:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:06:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:06:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:06:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:06:14 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:06:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:06:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:06:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:06:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:06:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:06:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:06:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:14 on Dec 03,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:06:15 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:15 on Dec 03,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:06:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:15 on Dec 03,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:06:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:15 on Dec 03,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:06:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:15 on Dec 03,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:06:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:15 on Dec 03,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:06:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:15 on Dec 03,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:06:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:15 on Dec 03,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:06:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:15 on Dec 03,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 09:06:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:15 on Dec 03,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:06:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:16 on Dec 03,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 09:06:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:16 on Dec 03,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 09:06:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:16 on Dec 03,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 09:06:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:16 on Dec 03,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 09:06:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:16 on Dec 03,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 09:06:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:16 on Dec 03,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 09:06:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:16 on Dec 03,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 09:06:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:06:16 on Dec 03,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 09:06:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 09:06:17 on Dec 03,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[0]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[0]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[0]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[1]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[1]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[1]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[1]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[2]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[2]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[2]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[2]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[3]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[3]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[3]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[3]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[4]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[4]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[4]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[4]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[5]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[5]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[5]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[5]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[6]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[6]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[6]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[6]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[7]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[7]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[7]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[7]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[8]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[8]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[8]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[8]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[9]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[9]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[9]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[9]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[10]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[10]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[10]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[10]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[11]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[11]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[11]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[11]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[12]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[12]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[12]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[12]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[13]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[13]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[13]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[13]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[14]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[14]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[14]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[14]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[15]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[15]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[15]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[15]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[16]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[16]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[16]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[16]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[17]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[17]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[17]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[17]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[18]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[18]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[18]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[18]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[19]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[19]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[19]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[19]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[20]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[20]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[20]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[20]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[21]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[21]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[21]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[21]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[22]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[22]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[22]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[22]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[23]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[23]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[23]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[23]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[24]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[24]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[24]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[24]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[25]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[25]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[25]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[25]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[26]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[26]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[26]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[26]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[27]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[27]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[27]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[27]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[28]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[28]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[28]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[28]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[29]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[29]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[29]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[29]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[30]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[30]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[30]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[30]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[31]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[31]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[31]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[31]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[32]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[32]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[32]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[32]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[33]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[33]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[33]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[33]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[34]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[34]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[34]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[34]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[35]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[35]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[35]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[35]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[36]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[36]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[36]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[36]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[37]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[37]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[37]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[37]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[38]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[38]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[38]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[38]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[39]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[39]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[39]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[39]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[40]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[40]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[40]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[40]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[41]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[41]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[41]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[41]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[42]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[42]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[42]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[42]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[43]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[43]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[43]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[43]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[44]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[44]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[44]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[44]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[45]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[45]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[45]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[45]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[46]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[46]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[46]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[46]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[47]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[47]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[47]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[47]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[48]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[48]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[48]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[48]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[49]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[49]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[49]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[49]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[50]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[50]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[50]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[50]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[51]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[51]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[51]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[51]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[52]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[52]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[52]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[52]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[53]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[53]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[53]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[53]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[54]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[54]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[54]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[54]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[55]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[55]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[55]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[55]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[56]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[56]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[56]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[56]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[57]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[57]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[57]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[57]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[58]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[58]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[58]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[58]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[59]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[59]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[59]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[59]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[60]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[60]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[60]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[60]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[61]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[61]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[61]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[61]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[62]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[62]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[62]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[62]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(31): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[63]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(31): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[63]/DaRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3015) ./RF_stage.sv(32): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ./mux4x1.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[63]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[63]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(38): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/registers File: ../Lab1/regfile.sv
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft241cb7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft241cb7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(349)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 349
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:09 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:07:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:09 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:07:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:09 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:07:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:09 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:07:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:09 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:07:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:09 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:07:10 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:07:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:07:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:07:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:07:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:07:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:07:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:07:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:07:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:07:11 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:11 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:07:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:11 on Dec 03,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:07:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:11 on Dec 03,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:07:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:11 on Dec 03,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:07:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:11 on Dec 03,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:07:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:11 on Dec 03,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:07:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:11 on Dec 03,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:07:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:11 on Dec 03,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:07:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:11 on Dec 03,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:07:12 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:12 on Dec 03,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 09:07:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:12 on Dec 03,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:07:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:12 on Dec 03,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 09:07:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:12 on Dec 03,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 09:07:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:12 on Dec 03,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 09:07:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:12 on Dec 03,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 09:07:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:12 on Dec 03,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 09:07:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:12 on Dec 03,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 09:07:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:12 on Dec 03,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 09:07:13 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:07:13 on Dec 03,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 09:07:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:07:15 on Dec 03,2020, Elapsed time: 0:00:58
# Errors: 0, Warnings: 259
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 09:07:15 on Dec 03,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[0]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[0]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[1]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[1]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[2]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[2]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[3]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[3]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[4]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[4]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[5]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[5]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[6]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[6]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[7]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[7]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[8]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[8]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[9]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[9]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[10]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[10]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[11]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[11]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[12]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[12]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[13]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[13]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[14]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[14]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[15]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[15]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[16]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[16]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[17]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[17]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[18]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[18]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[19]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[19]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[20]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[20]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[21]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[21]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[22]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[22]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[23]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[23]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[24]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[24]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[25]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[25]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[26]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[26]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[27]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[27]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[28]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[28]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[29]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[29]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[30]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[30]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[31]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[31]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[32]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[32]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[33]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[33]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[34]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[34]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[35]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[35]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[36]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[36]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[37]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[37]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[38]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[38]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[39]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[39]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[40]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[40]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[41]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[41]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[42]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[42]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[43]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[43]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[44]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[44]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[45]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[45]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[46]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[46]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[47]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[47]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[48]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[48]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[49]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[49]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[50]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[50]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[51]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[51]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[52]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[52]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[53]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[53]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[54]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[54]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[55]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[55]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[56]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[56]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[57]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[57]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[58]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[58]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[59]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[59]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[60]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[60]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[61]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[61]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[62]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[62]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(32): Variable '/CameronCPU_testbench/dut/rfStage/ALUin[63]', driven via a port connection, is multiply driven. See ./RF_stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/build64BitMux[63]/DbRF_MUX File: ./mux4x1.sv
# ** Warning: (vsim-3839) ./RF_stage.sv(38): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/registers File: ../Lab1/regfile.sv
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlfts98rr4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts98rr4
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(349)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 349
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:08:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:08:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:08:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:08:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:08:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:08:49 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:08:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:08:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:08:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:08:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:08:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:08:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:08:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:08:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:08:50 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:50 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:08:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:50 on Dec 03,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:08:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:50 on Dec 03,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:08:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:50 on Dec 03,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:08:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:50 on Dec 03,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:08:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:50 on Dec 03,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:08:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:50 on Dec 03,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:08:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:50 on Dec 03,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:08:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:50 on Dec 03,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:08:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:51 on Dec 03,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 09:08:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:51 on Dec 03,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:08:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:51 on Dec 03,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 09:08:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:51 on Dec 03,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 09:08:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:51 on Dec 03,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 09:08:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:51 on Dec 03,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 09:08:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:51 on Dec 03,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 09:08:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:51 on Dec 03,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 09:08:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:51 on Dec 03,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 09:08:52 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:52 on Dec 03,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 09:08:52 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:08:54 on Dec 03,2020, Elapsed time: 0:01:39
# Errors: 0, Warnings: 68
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 09:08:54 on Dec 03,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: (vsim-3839) ./RF_stage.sv(38): Variable '/CameronCPU_testbench/dut/rfStage/Da', driven via a port connection, is multiply driven. See ./RF_stage.sv(31).
#    Time: 0 ps  Iteration: 0  Instance: /CameronCPU_testbench/dut/rfStage/registers File: ../Lab1/regfile.sv
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftv77r87".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv77r87
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(349)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 349
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:09:59 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:09:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:09:59 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:09:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:09:59 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:09:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:09:59 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:09:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:09:59 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:09:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:00 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:10:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:00 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:10:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:00 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:10:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:00 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:10:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:00 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:10:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:00 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:10:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:00 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:10:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:00 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:10:01 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:01 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:10:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:01 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:10:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:01 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:10:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:01 on Dec 03,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:10:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:01 on Dec 03,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:10:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:01 on Dec 03,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:10:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:01 on Dec 03,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:10:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:01 on Dec 03,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:10:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:01 on Dec 03,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:10:02 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:02 on Dec 03,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:10:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:02 on Dec 03,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:10:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:02 on Dec 03,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 09:10:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:02 on Dec 03,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:10:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:02 on Dec 03,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 09:10:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:02 on Dec 03,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 09:10:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:02 on Dec 03,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 09:10:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:03 on Dec 03,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 09:10:03 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:03 on Dec 03,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 09:10:03 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:03 on Dec 03,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 09:10:03 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:03 on Dec 03,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 09:10:03 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:10:03 on Dec 03,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 09:10:03 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:10:05 on Dec 03,2020, Elapsed time: 0:01:11
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 09:10:06 on Dec 03,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftaq5g2g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaq5g2g
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(349)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 349
add wave -position end  sim:/CameronCPU_testbench/dut/rfStage/registers/regEn
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab4/wave_test1.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab4/wave_test1.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:12 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:21:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:12 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:21:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:12 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:21:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:12 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:21:13 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:21:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:21:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:21:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:21:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:21:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:21:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:21:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:21:14 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:21:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:21:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:21:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:21:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:14 on Dec 03,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:21:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:14 on Dec 03,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:21:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:14 on Dec 03,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:21:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:14 on Dec 03,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:21:15 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:15 on Dec 03,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:21:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:15 on Dec 03,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:21:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:15 on Dec 03,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:21:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:15 on Dec 03,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:21:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:15 on Dec 03,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 09:21:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:15 on Dec 03,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:21:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:15 on Dec 03,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 09:21:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:15 on Dec 03,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 09:21:16 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:16 on Dec 03,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 09:21:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:16 on Dec 03,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 09:21:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:16 on Dec 03,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 09:21:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:16 on Dec 03,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 09:21:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:16 on Dec 03,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 09:21:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:16 on Dec 03,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 09:21:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:21:18 on Dec 03,2020, Elapsed time: 0:11:12
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 09:21:18 on Dec 03,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft13ccf6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft13ccf6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(349)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 349
add wave -position 4  sim:/CameronCPU_testbench/dut/ifStage/imm12
add wave -position end  sim:/CameronCPU_testbench/dut/rfStage/registers/regData
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab4/wave_test1.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:27:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:27:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:27:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:27:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:10 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:27:11 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:11 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:27:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:11 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:27:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:11 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:27:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:11 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:27:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:11 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:27:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:11 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:27:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:11 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:27:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:11 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:27:12 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:12 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:27:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:12 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:27:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:12 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:27:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:12 on Dec 03,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:27:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:12 on Dec 03,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:27:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:12 on Dec 03,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:27:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:12 on Dec 03,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:27:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:12 on Dec 03,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:27:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:13 on Dec 03,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:27:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:13 on Dec 03,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:27:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:13 on Dec 03,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:27:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:13 on Dec 03,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 09:27:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:13 on Dec 03,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:27:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:13 on Dec 03,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 09:27:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:13 on Dec 03,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 09:27:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:13 on Dec 03,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 09:27:14 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:14 on Dec 03,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 09:27:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:14 on Dec 03,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 09:27:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:14 on Dec 03,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 09:27:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:14 on Dec 03,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 09:27:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:14 on Dec 03,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 09:27:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:27:15 on Dec 03,2020, Elapsed time: 0:05:57
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 09:27:15 on Dec 03,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftwfr7av".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwfr7av
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(349)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 349
add wave -position 15  sim:/CameronCPU_testbench/dut/memStage/wrBout
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab4/wave_test1.do}
add wave -position 8  sim:/CameronCPU_testbench/dut/ifStage/BrAddr26
add wave -position 17  sim:/CameronCPU_testbench/dut/wbStage/wrBout
add wave -position 16  sim:/CameronCPU_testbench/dut/rfStage/RegWrite
add wave -position 19  sim:/CameronCPU_testbench/dut/rfStage/AwEX
add wave -position 12  sim:/CameronCPU_testbench/dut/exStage/Da
add wave -position 14  sim:/CameronCPU_testbench/dut/exStage/Db
add wave -position 15  sim:/CameronCPU_testbench/dut/exStage/ALUout
add wave -position 10  sim:/CameronCPU_testbench/dut/rfStage/Rn
add wave -position 11  sim:/CameronCPU_testbench/dut/rfStage/Rd
add wave -position 12  sim:/CameronCPU_testbench/dut/rfStage/imm12
add wave -position 12  sim:/CameronCPU_testbench/dut/rfStage/Da
add wave -position 13  sim:/CameronCPU_testbench/dut/rfStage/ALUin
add wave -position 21  sim:/CameronCPU_testbench/dut/memStage/ALUout
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab4/wave_test1.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:57 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:00:57 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:57 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:00:58 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:58 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:00:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:58 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:00:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:58 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:00:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:58 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:00:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:58 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:00:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:58 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:00:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:58 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:00:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:58 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:00:59 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:59 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:00:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:59 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:00:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:59 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:00:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:59 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:00:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:59 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:00:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:59 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:00:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:59 on Dec 03,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:00:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:00 on Dec 03,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:01:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:00 on Dec 03,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:01:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:00 on Dec 03,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:01:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:00 on Dec 03,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:01:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:00 on Dec 03,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:01:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:00 on Dec 03,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:01:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:00 on Dec 03,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:01:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:00 on Dec 03,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 10:01:01 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:01 on Dec 03,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:01:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:01 on Dec 03,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 10:01:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:01 on Dec 03,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 10:01:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:01 on Dec 03,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 10:01:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:01 on Dec 03,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 10:01:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:01 on Dec 03,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 10:01:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:01 on Dec 03,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 10:01:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:02 on Dec 03,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 10:01:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:02 on Dec 03,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 10:01:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:01:08 on Dec 03,2020, Elapsed time: 0:33:53
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 10:01:08 on Dec 03,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft505fmf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft505fmf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(350)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 350
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:46 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:15:47 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:47 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:15:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:47 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:15:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:47 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:15:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:47 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:15:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:47 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:15:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:47 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:15:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:47 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:15:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:47 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:15:48 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:48 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:15:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:48 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:15:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:48 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:15:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:48 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:15:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:48 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:15:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:48 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:15:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:48 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:15:49 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:49 on Dec 03,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:15:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:49 on Dec 03,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:15:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:49 on Dec 03,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:15:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:49 on Dec 03,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:15:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:49 on Dec 03,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:15:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:49 on Dec 03,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:15:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:49 on Dec 03,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:15:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:50 on Dec 03,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:15:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:50 on Dec 03,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 10:15:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:50 on Dec 03,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:15:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:50 on Dec 03,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 10:15:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:50 on Dec 03,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 10:15:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:50 on Dec 03,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 10:15:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:51 on Dec 03,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 10:15:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:51 on Dec 03,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 10:15:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:51 on Dec 03,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 10:15:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:51 on Dec 03,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 10:15:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:15:51 on Dec 03,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 10:15:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:15:52 on Dec 03,2020, Elapsed time: 0:14:44
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 10:15:52 on Dec 03,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftjer1wr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjer1wr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(350)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 350
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab4/wave_test1.do}
add wave -position 34  sim:/CameronCPU_testbench/dut/rfStage/forward/DaSEL
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:20:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:13 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:20:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:20:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:20:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:20:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:20:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:20:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:20:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:20:14 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:14 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:20:15 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:20:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:20:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:20:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:20:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:20:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:20:16 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Dec 03,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:20:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Dec 03,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:20:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Dec 03,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:20:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Dec 03,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:20:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Dec 03,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:20:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Dec 03,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:20:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Dec 03,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:20:17 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:17 on Dec 03,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:20:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:17 on Dec 03,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 10:20:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:17 on Dec 03,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:20:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:17 on Dec 03,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 10:20:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:17 on Dec 03,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 10:20:18 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:18 on Dec 03,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 10:20:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:18 on Dec 03,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 10:20:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:18 on Dec 03,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 10:20:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:18 on Dec 03,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 10:20:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:19 on Dec 03,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 10:20:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:19 on Dec 03,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 10:20:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:20:21 on Dec 03,2020, Elapsed time: 0:04:29
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 10:20:21 on Dec 03,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlft0hz41e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0hz41e
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(350)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 350
add wave -position 26  sim:/CameronCPU_testbench/dut/rfStage/AwWB
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab4/wave_test1.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab4/wave_test1.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:17 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:24:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:17 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:24:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:17 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:24:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:17 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:24:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:17 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:24:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:17 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:24:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:17 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:24:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:17 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:24:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:17 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:24:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:17 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:24:18 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:18 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:24:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:18 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:24:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:18 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:24:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:18 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:24:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:18 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:24:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:18 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:24:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:18 on Dec 03,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:24:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:18 on Dec 03,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:24:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:18 on Dec 03,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:24:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:18 on Dec 03,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:24:19 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:19 on Dec 03,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:24:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:19 on Dec 03,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:24:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:19 on Dec 03,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:24:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:19 on Dec 03,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:24:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:19 on Dec 03,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 10:24:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:19 on Dec 03,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:24:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:19 on Dec 03,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 10:24:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:19 on Dec 03,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 10:24:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:19 on Dec 03,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 10:24:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:19 on Dec 03,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 10:24:20 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:20 on Dec 03,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 10:24:20 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:20 on Dec 03,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 10:24:20 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:20 on Dec 03,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 10:24:20 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:20 on Dec 03,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 10:24:20 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:24:22 on Dec 03,2020, Elapsed time: 0:04:01
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 10:24:22 on Dec 03,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftrt7mbh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrt7mbh
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(350)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 350
add wave -position 27  sim:/CameronCPU_testbench/dut/wbStage/MOVsel
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab4/wave_test1.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:35 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:32:35 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:35 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:32:35 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:35 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:32:35 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:35 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:32:35 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:35 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:32:35 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:36 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:32:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:36 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:32:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:36 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:32:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:36 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:32:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:36 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:32:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:36 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:32:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:36 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:32:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:36 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:32:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:36 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:32:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:36 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:32:37 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:37 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:32:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:37 on Dec 03,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:32:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:37 on Dec 03,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:32:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:37 on Dec 03,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:32:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:37 on Dec 03,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:32:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:37 on Dec 03,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:32:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:37 on Dec 03,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:32:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:37 on Dec 03,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:32:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:37 on Dec 03,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:32:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:38 on Dec 03,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 10:32:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:38 on Dec 03,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:32:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:38 on Dec 03,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 10:32:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:38 on Dec 03,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 10:32:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:38 on Dec 03,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 10:32:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:38 on Dec 03,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 10:32:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:38 on Dec 03,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 10:32:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:38 on Dec 03,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 10:32:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:38 on Dec 03,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 10:32:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:38 on Dec 03,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 10:32:39 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:32:39 on Dec 03,2020, Elapsed time: 0:08:17
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 10:32:39 on Dec 03,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftxf148r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxf148r
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(350)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 350
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:15 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:35:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:15 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:35:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:15 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:35:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:15 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:35:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:15 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:35:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:15 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:35:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:15 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:35:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:16 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:35:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:16 on Dec 03,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:35:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:16 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:35:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:16 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:35:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:16 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:35:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:16 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:35:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:16 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:35:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:16 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:35:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:16 on Dec 03,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:35:17 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:17 on Dec 03,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:35:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:17 on Dec 03,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:35:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:17 on Dec 03,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:35:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:17 on Dec 03,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:35:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:17 on Dec 03,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:35:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:17 on Dec 03,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:35:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:17 on Dec 03,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:35:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:17 on Dec 03,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:35:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:17 on Dec 03,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 10:35:18 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:18 on Dec 03,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:35:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:18 on Dec 03,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 10:35:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:18 on Dec 03,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 10:35:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:18 on Dec 03,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 10:35:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:18 on Dec 03,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 10:35:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:18 on Dec 03,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 10:35:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:18 on Dec 03,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 10:35:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:18 on Dec 03,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 10:35:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:18 on Dec 03,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 10:35:19 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:35:22 on Dec 03,2020, Elapsed time: 0:02:43
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 10:35:22 on Dec 03,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# Loading work.mux4x1
# ** Warning: Design size of 11677 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlfthzm0m5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthzm0m5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./CameronCPU.sv(350)
#    Time: 2550 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 350
# End time: 10:53:21 on Dec 03,2020, Elapsed time: 0:17:59
# Errors: 0, Warnings: 3
