

================================================================
== Vivado HLS Report for 'bubbleSort'
================================================================
* Date:           Mon Apr  6 16:34:38 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        bubblesort
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.328|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  201|  20001|  201|  20001|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+--------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |  200|  20000|  2 ~ 200 |          -|          -|     100|    no    |
        | + Loop 1.1  |    0|    198|         2|          -|          -| 0 ~ 99 |    no    |
        +-------------+-----+-------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %v) nounwind, !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @bubbleSort_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.06ns)   --->   "br label %.loopexit" [bubblesort.c:7]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i7 %i_0 to i32" [bubblesort.c:7]   --->   Operation 9 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.18ns)   --->   "%icmp_ln7 = icmp eq i7 %i_0, -28" [bubblesort.c:7]   --->   Operation 10 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.37ns)   --->   "%i = add i7 %i_0, 1" [bubblesort.c:7]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %3, label %.preheader.preheader" [bubblesort.c:7]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i7 %i_0 to i64" [bubblesort.c:9]   --->   Operation 14 'zext' 'zext_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%v_addr = getelementptr [100 x i32]* %v, i64 0, i64 %zext_ln9" [bubblesort.c:9]   --->   Operation 15 'getelementptr' 'v_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.06ns)   --->   "br label %.preheader" [bubblesort.c:8]   --->   Operation 16 'br' <Predicate = (!icmp_ln7)> <Delay = 1.06>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [bubblesort.c:16]   --->   Operation 17 'ret' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.44>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%j_0_in = phi i32 [ %j, %._crit_edge ], [ %zext_ln7, %.preheader.preheader ]"   --->   Operation 18 'phi' 'j_0_in' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.78ns)   --->   "%j = add nsw i32 %j_0_in, 1" [bubblesort.c:8]   --->   Operation 19 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (1.54ns)   --->   "%icmp_ln8 = icmp eq i32 %j_0_in, 99" [bubblesort.c:8]   --->   Operation 20 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 99, i64 0) nounwind"   --->   Operation 21 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %.loopexit.loopexit, label %1" [bubblesort.c:8]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (2.66ns)   --->   "%aux = load i32* %v_addr, align 4" [bubblesort.c:9]   --->   Operation 23 'load' 'aux' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i32 %j to i64" [bubblesort.c:9]   --->   Operation 24 'sext' 'sext_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%v_addr_1 = getelementptr [100 x i32]* %v, i64 0, i64 %sext_ln9" [bubblesort.c:9]   --->   Operation 25 'getelementptr' 'v_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (2.66ns)   --->   "%v_load_1 = load i32* %v_addr_1, align 4" [bubblesort.c:9]   --->   Operation 26 'load' 'v_load_1' <Predicate = (!icmp_ln8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 27 'br' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.32>
ST_4 : Operation 28 [1/2] (2.66ns)   --->   "%aux = load i32* %v_addr, align 4" [bubblesort.c:9]   --->   Operation 28 'load' 'aux' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 29 [1/2] (2.66ns)   --->   "%v_load_1 = load i32* %v_addr_1, align 4" [bubblesort.c:9]   --->   Operation 29 'load' 'v_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 30 [1/1] (1.54ns)   --->   "%icmp_ln9 = icmp sgt i32 %aux, %v_load_1" [bubblesort.c:9]   --->   Operation 30 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %._crit_edge" [bubblesort.c:9]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (2.66ns)   --->   "store i32 %v_load_1, i32* %v_addr, align 4" [bubblesort.c:11]   --->   Operation 32 'store' <Predicate = (icmp_ln9)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 33 [1/1] (2.66ns)   --->   "store i32 %aux, i32* %v_addr_1, align 4" [bubblesort.c:12]   --->   Operation 33 'store' <Predicate = (icmp_ln9)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %._crit_edge" [bubblesort.c:13]   --->   Operation 34 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br label %.preheader" [bubblesort.c:8]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
br_ln7            (br               ) [ 01111]
i_0               (phi              ) [ 00100]
zext_ln7          (zext             ) [ 00111]
icmp_ln7          (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01111]
br_ln7            (br               ) [ 00000]
zext_ln9          (zext             ) [ 00000]
v_addr            (getelementptr    ) [ 00011]
br_ln8            (br               ) [ 00111]
ret_ln16          (ret              ) [ 00000]
j_0_in            (phi              ) [ 00010]
j                 (add              ) [ 00111]
icmp_ln8          (icmp             ) [ 00111]
empty_2           (speclooptripcount) [ 00000]
br_ln8            (br               ) [ 00000]
sext_ln9          (sext             ) [ 00000]
v_addr_1          (getelementptr    ) [ 00001]
br_ln0            (br               ) [ 01111]
aux               (load             ) [ 00000]
v_load_1          (load             ) [ 00000]
icmp_ln9          (icmp             ) [ 00111]
br_ln9            (br               ) [ 00000]
store_ln11        (store            ) [ 00000]
store_ln12        (store            ) [ 00000]
br_ln13           (br               ) [ 00000]
br_ln8            (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bubbleSort_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="v_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="7" slack="0"/>
<pin id="30" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="grp_access_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="7" slack="1"/>
<pin id="35" dir="0" index="1" bw="32" slack="0"/>
<pin id="36" dir="0" index="2" bw="0" slack="0"/>
<pin id="45" dir="0" index="4" bw="7" slack="0"/>
<pin id="46" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="47" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="37" dir="1" index="3" bw="32" slack="0"/>
<pin id="48" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="aux/3 v_load_1/3 store_ln11/4 store_ln12/4 "/>
</bind>
</comp>

<comp id="38" class="1004" name="v_addr_1_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_addr_1/3 "/>
</bind>
</comp>

<comp id="52" class="1005" name="i_0_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="7" slack="1"/>
<pin id="54" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_0_phi_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="1"/>
<pin id="58" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="7" slack="0"/>
<pin id="60" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="63" class="1005" name="j_0_in_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="65" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_0_in (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="j_0_in_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="7" slack="1"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_in/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln7_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln7_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="7" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln9_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="j_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln8_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sext_ln9_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln9_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/4 "/>
</bind>
</comp>

<comp id="116" class="1005" name="zext_ln7_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="129" class="1005" name="v_addr_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="1"/>
<pin id="131" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="v_addr "/>
</bind>
</comp>

<comp id="134" class="1005" name="j_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="142" class="1005" name="v_addr_1_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="1"/>
<pin id="144" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="v_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="18" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="38" pin="3"/><net_sink comp="33" pin=2"/></net>

<net id="50"><net_src comp="33" pin="7"/><net_sink comp="33" pin=1"/></net>

<net id="51"><net_src comp="33" pin="3"/><net_sink comp="33" pin=4"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="52" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="75"><net_src comp="56" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="56" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="56" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="56" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="97"><net_src comp="66" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="66" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="93" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="114"><net_src comp="33" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="33" pin="7"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="72" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="127"><net_src comp="82" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="132"><net_src comp="26" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="137"><net_src comp="93" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="145"><net_src comp="38" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="33" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v | {4 }
 - Input state : 
	Port: bubbleSort : v | {3 4 }
  - Chain level:
	State 1
	State 2
		zext_ln7 : 1
		icmp_ln7 : 1
		i : 1
		br_ln7 : 2
		zext_ln9 : 1
		v_addr : 2
	State 3
		j : 1
		icmp_ln8 : 1
		br_ln8 : 2
		sext_ln9 : 2
		v_addr_1 : 3
		v_load_1 : 4
	State 4
		icmp_ln9 : 1
		br_ln9 : 2
		store_ln11 : 1
		store_ln12 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |     i_fu_82     |    0    |    15   |
|          |     j_fu_93     |    0    |    39   |
|----------|-----------------|---------|---------|
|          |  icmp_ln7_fu_76 |    0    |    11   |
|   icmp   |  icmp_ln8_fu_99 |    0    |    18   |
|          | icmp_ln9_fu_110 |    0    |    18   |
|----------|-----------------|---------|---------|
|   zext   |  zext_ln7_fu_72 |    0    |    0    |
|          |  zext_ln9_fu_88 |    0    |    0    |
|----------|-----------------|---------|---------|
|   sext   | sext_ln9_fu_105 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |   101   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   i_0_reg_52   |    7   |
|    i_reg_124   |    7   |
|  j_0_in_reg_63 |   32   |
|    j_reg_134   |   32   |
|v_addr_1_reg_142|    7   |
| v_addr_reg_129 |    7   |
|zext_ln7_reg_116|   32   |
+----------------+--------+
|      Total     |   124  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_33 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  1.061  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   101  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   124  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   124  |   110  |
+-----------+--------+--------+--------+
