// Seed: 2173312573
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  input id_1;
  logic id_3 = 1 == id_3;
  reg   id_4;
  logic id_5;
  assign id_5 = id_3 ? 1'b0 : id_3;
  assign id_3 = 1;
  assign id_4 = {1'h0{id_2}};
  initial begin
    id_4 = 1;
    id_4 <= id_2;
  end
endmodule
