

================================================================
== Vitis HLS Report for 'Block_entry5_proc'
================================================================
* Date:           Sun Sep  4 18:21:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.780 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width"   --->   Operation 2 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height"   --->   Operation 3 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%LEF_Img_rows = trunc i16 %height_read" [xf_hud_accel.cpp:191]   --->   Operation 4 'trunc' 'LEF_Img_rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%InImg_rows = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %LEF_Img_rows, i1 0" [xf_hud_accel.cpp:191]   --->   Operation 5 'bitconcatenate' 'InImg_rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%LEF_Img_cols = trunc i16 %width_read" [xf_hud_accel.cpp:191]   --->   Operation 6 'trunc' 'LEF_Img_cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.77ns)   --->   "%InImg_cols = add i12 %LEF_Img_cols, i12 8" [xf_hud_accel.cpp:191]   --->   Operation 7 'add' 'InImg_cols' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mrv = insertvalue i73 <undef>, i13 %InImg_rows" [xf_hud_accel.cpp:191]   --->   Operation 8 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i73 %mrv, i12 %LEF_Img_cols" [xf_hud_accel.cpp:191]   --->   Operation 9 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i73 %mrv_1, i12 %LEF_Img_rows" [xf_hud_accel.cpp:191]   --->   Operation 10 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i73 %mrv_2, i12 %LEF_Img_cols" [xf_hud_accel.cpp:191]   --->   Operation 11 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i73 %mrv_3, i12 %InImg_cols" [xf_hud_accel.cpp:191]   --->   Operation 12 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i73 %mrv_4, i12 %LEF_Img_rows" [xf_hud_accel.cpp:191]   --->   Operation 13 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln191 = ret i73 %mrv_5" [xf_hud_accel.cpp:191]   --->   Operation 14 'ret' 'ret_ln191' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.78ns
The critical path consists of the following:
	wire read operation ('width_read') on port 'width' [3]  (0 ns)
	'add' operation ('_cols', xf_hud_accel.cpp:191) [8]  (1.78 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
