\hypertarget{group__GPIO__Register__Accessor__Macros}{}\section{G\+P\+IO -\/ Register accessor macros}
\label{group__GPIO__Register__Accessor__Macros}\index{G\+P\+I\+O -\/ Register accessor macros@{G\+P\+I\+O -\/ Register accessor macros}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+R\+EG}(base)~((base)-\/$>$P\+D\+OR)\hypertarget{group__GPIO__Register__Accessor__Macros_ga9a1866048e6b4643f38c8f1345b6ee60}{}\label{group__GPIO__Register__Accessor__Macros_ga9a1866048e6b4643f38c8f1345b6ee60}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+R\+EG}(base)~((base)-\/$>$P\+S\+OR)\hypertarget{group__GPIO__Register__Accessor__Macros_gab745be6958ca2e22e2b475a611f473ca}{}\label{group__GPIO__Register__Accessor__Macros_gab745be6958ca2e22e2b475a611f473ca}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+R\+EG}(base)~((base)-\/$>$P\+C\+OR)\hypertarget{group__GPIO__Register__Accessor__Macros_ga97e0b9004936c347bd4728e34a5bd5cf}{}\label{group__GPIO__Register__Accessor__Macros_ga97e0b9004936c347bd4728e34a5bd5cf}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+R\+EG}(base)~((base)-\/$>$P\+T\+OR)\hypertarget{group__GPIO__Register__Accessor__Macros_gac6579b41a85fbb464dacde9472ad7d83}{}\label{group__GPIO__Register__Accessor__Macros_gac6579b41a85fbb464dacde9472ad7d83}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+R\+EG}(base)~((base)-\/$>$P\+D\+IR)\hypertarget{group__GPIO__Register__Accessor__Macros_ga2c24da45995f7a27504c3789daae14ce}{}\label{group__GPIO__Register__Accessor__Macros_ga2c24da45995f7a27504c3789daae14ce}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+R\+EG}(base)~((base)-\/$>$P\+D\+DR)\hypertarget{group__GPIO__Register__Accessor__Macros_ga61dac233f8be25e95cd419eb79714a07}{}\label{group__GPIO__Register__Accessor__Macros_ga61dac233f8be25e95cd419eb79714a07}

\item 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+P\+D\+OR}~G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Register__Accessor__Macros_ga5c5a9a4e809579e68ae743d931312cc5}{}\label{group__GPIO__Register__Accessor__Macros_ga5c5a9a4e809579e68ae743d931312cc5}

\item 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+P\+S\+OR}~G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Register__Accessor__Macros_gaa89816040d1c6678e816aa3e7a7eef07}{}\label{group__GPIO__Register__Accessor__Macros_gaa89816040d1c6678e816aa3e7a7eef07}

\item 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+P\+C\+OR}~G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Register__Accessor__Macros_gae6b29d3effc6cd3f9b9a09fc163e93f1}{}\label{group__GPIO__Register__Accessor__Macros_gae6b29d3effc6cd3f9b9a09fc163e93f1}

\item 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+P\+T\+OR}~G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Register__Accessor__Macros_ga81578b02d0ebd91fae31edbf4bf355eb}{}\label{group__GPIO__Register__Accessor__Macros_ga81578b02d0ebd91fae31edbf4bf355eb}

\item 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+P\+D\+IR}~G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Register__Accessor__Macros_ga62064e1a5f0335045c827c9d92b4c374}{}\label{group__GPIO__Register__Accessor__Macros_ga62064e1a5f0335045c827c9d92b4c374}

\item 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+P\+D\+DR}~G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Register__Accessor__Macros_ga0e2be39e703dcb1fe73fba030d76b599}{}\label{group__GPIO__Register__Accessor__Macros_ga0e2be39e703dcb1fe73fba030d76b599}

\item 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+P\+D\+OR}~G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Register__Accessor__Macros_gaff014fa695fbc756ee6eba97a48d7e71}{}\label{group__GPIO__Register__Accessor__Macros_gaff014fa695fbc756ee6eba97a48d7e71}

\item 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+P\+S\+OR}~G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Register__Accessor__Macros_ga67241a97ba37003033da25d58e303e6e}{}\label{group__GPIO__Register__Accessor__Macros_ga67241a97ba37003033da25d58e303e6e}

\item 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+P\+C\+OR}~G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Register__Accessor__Macros_ga00572d96e1e34f87f5d034c83853285d}{}\label{group__GPIO__Register__Accessor__Macros_ga00572d96e1e34f87f5d034c83853285d}

\item 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+P\+T\+OR}~G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Register__Accessor__Macros_ga94f636fe001f4048b0fa54531bee4aa1}{}\label{group__GPIO__Register__Accessor__Macros_ga94f636fe001f4048b0fa54531bee4aa1}

\item 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+P\+D\+IR}~G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Register__Accessor__Macros_ga635096d5a65d0eaf83cb0ab9d1765899}{}\label{group__GPIO__Register__Accessor__Macros_ga635096d5a65d0eaf83cb0ab9d1765899}

\item 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+P\+D\+DR}~G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Register__Accessor__Macros_ga17731cc13bc4befb530a08cd48bfba80}{}\label{group__GPIO__Register__Accessor__Macros_ga17731cc13bc4befb530a08cd48bfba80}

\item 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+P\+D\+OR}~G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Register__Accessor__Macros_ga0e16be0c2882156f81cf74667529fdea}{}\label{group__GPIO__Register__Accessor__Macros_ga0e16be0c2882156f81cf74667529fdea}

\item 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+P\+S\+OR}~G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Register__Accessor__Macros_gae0cc795a0fc8f90ec1d2614c71337a89}{}\label{group__GPIO__Register__Accessor__Macros_gae0cc795a0fc8f90ec1d2614c71337a89}

\item 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+P\+C\+OR}~G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Register__Accessor__Macros_gaa0f19499354a02352ac7d30883971b1b}{}\label{group__GPIO__Register__Accessor__Macros_gaa0f19499354a02352ac7d30883971b1b}

\item 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+P\+T\+OR}~G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Register__Accessor__Macros_gaf68be8cbaeeb67cf02420bfadc15bf58}{}\label{group__GPIO__Register__Accessor__Macros_gaf68be8cbaeeb67cf02420bfadc15bf58}

\item 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+P\+D\+IR}~G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Register__Accessor__Macros_ga3b4c3b42b0d5b702fcf122040a182ee4}{}\label{group__GPIO__Register__Accessor__Macros_ga3b4c3b42b0d5b702fcf122040a182ee4}

\item 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+P\+D\+DR}~G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Register__Accessor__Macros_gaeb0eafde882bb2f08c5fc3400d54ed26}{}\label{group__GPIO__Register__Accessor__Macros_gaeb0eafde882bb2f08c5fc3400d54ed26}

\item 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+P\+D\+OR}~G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Register__Accessor__Macros_ga5377b97adc7b2071fe68086e3e9d3cf2}{}\label{group__GPIO__Register__Accessor__Macros_ga5377b97adc7b2071fe68086e3e9d3cf2}

\item 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+P\+S\+OR}~G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Register__Accessor__Macros_gac0d36a23aa6c33daa2a3631314b89022}{}\label{group__GPIO__Register__Accessor__Macros_gac0d36a23aa6c33daa2a3631314b89022}

\item 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+P\+C\+OR}~G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Register__Accessor__Macros_ga8a81d5586e51fa5a571a9f2fd8dedb0b}{}\label{group__GPIO__Register__Accessor__Macros_ga8a81d5586e51fa5a571a9f2fd8dedb0b}

\item 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+P\+T\+OR}~G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Register__Accessor__Macros_ga5377d98699ff945b7e797db51a200c3f}{}\label{group__GPIO__Register__Accessor__Macros_ga5377d98699ff945b7e797db51a200c3f}

\item 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+P\+D\+IR}~G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Register__Accessor__Macros_gaafea2d144bed07159065586f00ef1e9c}{}\label{group__GPIO__Register__Accessor__Macros_gaafea2d144bed07159065586f00ef1e9c}

\item 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+P\+D\+DR}~G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Register__Accessor__Macros_ga275ff51c42c5210efa69cf21d3d16aa9}{}\label{group__GPIO__Register__Accessor__Macros_ga275ff51c42c5210efa69cf21d3d16aa9}

\item 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+P\+D\+OR}~G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Register__Accessor__Macros_ga0fd55005aebdd6c8348a69fc9961240e}{}\label{group__GPIO__Register__Accessor__Macros_ga0fd55005aebdd6c8348a69fc9961240e}

\item 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+P\+S\+OR}~G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Register__Accessor__Macros_gab91dcbd2c6ae1b33cc222433e6c0d2a5}{}\label{group__GPIO__Register__Accessor__Macros_gab91dcbd2c6ae1b33cc222433e6c0d2a5}

\item 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+P\+C\+OR}~G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Register__Accessor__Macros_gae47e95a0795236c55495e95b67dc6540}{}\label{group__GPIO__Register__Accessor__Macros_gae47e95a0795236c55495e95b67dc6540}

\item 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+P\+T\+OR}~G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Register__Accessor__Macros_ga0d6201794a479eb4530b4deedf9f7471}{}\label{group__GPIO__Register__Accessor__Macros_ga0d6201794a479eb4530b4deedf9f7471}

\item 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+P\+D\+IR}~G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Register__Accessor__Macros_gab12c5a1580446153a220ff5fadf052bd}{}\label{group__GPIO__Register__Accessor__Macros_gab12c5a1580446153a220ff5fadf052bd}

\item 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+P\+D\+DR}~G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Register__Accessor__Macros_ga4ca5e050e0a711260b6d4dd0d3eabe76}{}\label{group__GPIO__Register__Accessor__Macros_ga4ca5e050e0a711260b6d4dd0d3eabe76}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+R\+EG}(base)~((base)-\/$>$P\+D\+OR)\hypertarget{group__GPIO__Register__Accessor__Macros_ga9a1866048e6b4643f38c8f1345b6ee60}{}\label{group__GPIO__Register__Accessor__Macros_ga9a1866048e6b4643f38c8f1345b6ee60}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+R\+EG}(base)~((base)-\/$>$P\+S\+OR)\hypertarget{group__GPIO__Register__Accessor__Macros_gab745be6958ca2e22e2b475a611f473ca}{}\label{group__GPIO__Register__Accessor__Macros_gab745be6958ca2e22e2b475a611f473ca}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+R\+EG}(base)~((base)-\/$>$P\+C\+OR)\hypertarget{group__GPIO__Register__Accessor__Macros_ga97e0b9004936c347bd4728e34a5bd5cf}{}\label{group__GPIO__Register__Accessor__Macros_ga97e0b9004936c347bd4728e34a5bd5cf}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+R\+EG}(base)~((base)-\/$>$P\+T\+OR)\hypertarget{group__GPIO__Register__Accessor__Macros_gac6579b41a85fbb464dacde9472ad7d83}{}\label{group__GPIO__Register__Accessor__Macros_gac6579b41a85fbb464dacde9472ad7d83}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+R\+EG}(base)~((base)-\/$>$P\+D\+IR)\hypertarget{group__GPIO__Register__Accessor__Macros_ga2c24da45995f7a27504c3789daae14ce}{}\label{group__GPIO__Register__Accessor__Macros_ga2c24da45995f7a27504c3789daae14ce}

\item 
\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+R\+EG}(base)~((base)-\/$>$P\+D\+DR)\hypertarget{group__GPIO__Register__Accessor__Macros_ga61dac233f8be25e95cd419eb79714a07}{}\label{group__GPIO__Register__Accessor__Macros_ga61dac233f8be25e95cd419eb79714a07}

\item 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+P\+D\+OR}~G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Register__Accessor__Macros_ga5c5a9a4e809579e68ae743d931312cc5}{}\label{group__GPIO__Register__Accessor__Macros_ga5c5a9a4e809579e68ae743d931312cc5}

\item 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+P\+S\+OR}~G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Register__Accessor__Macros_gaa89816040d1c6678e816aa3e7a7eef07}{}\label{group__GPIO__Register__Accessor__Macros_gaa89816040d1c6678e816aa3e7a7eef07}

\item 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+P\+C\+OR}~G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Register__Accessor__Macros_gae6b29d3effc6cd3f9b9a09fc163e93f1}{}\label{group__GPIO__Register__Accessor__Macros_gae6b29d3effc6cd3f9b9a09fc163e93f1}

\item 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+P\+T\+OR}~G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Register__Accessor__Macros_ga81578b02d0ebd91fae31edbf4bf355eb}{}\label{group__GPIO__Register__Accessor__Macros_ga81578b02d0ebd91fae31edbf4bf355eb}

\item 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+P\+D\+IR}~G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Register__Accessor__Macros_ga62064e1a5f0335045c827c9d92b4c374}{}\label{group__GPIO__Register__Accessor__Macros_ga62064e1a5f0335045c827c9d92b4c374}

\item 
\#define {\bfseries G\+P\+I\+O\+A\+\_\+\+P\+D\+DR}~G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga953adcb40e14085a9ffd1aa0ae40084b}{P\+TA})\hypertarget{group__GPIO__Register__Accessor__Macros_ga0e2be39e703dcb1fe73fba030d76b599}{}\label{group__GPIO__Register__Accessor__Macros_ga0e2be39e703dcb1fe73fba030d76b599}

\item 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+P\+D\+OR}~G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Register__Accessor__Macros_gaff014fa695fbc756ee6eba97a48d7e71}{}\label{group__GPIO__Register__Accessor__Macros_gaff014fa695fbc756ee6eba97a48d7e71}

\item 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+P\+S\+OR}~G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Register__Accessor__Macros_ga67241a97ba37003033da25d58e303e6e}{}\label{group__GPIO__Register__Accessor__Macros_ga67241a97ba37003033da25d58e303e6e}

\item 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+P\+C\+OR}~G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Register__Accessor__Macros_ga00572d96e1e34f87f5d034c83853285d}{}\label{group__GPIO__Register__Accessor__Macros_ga00572d96e1e34f87f5d034c83853285d}

\item 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+P\+T\+OR}~G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Register__Accessor__Macros_ga94f636fe001f4048b0fa54531bee4aa1}{}\label{group__GPIO__Register__Accessor__Macros_ga94f636fe001f4048b0fa54531bee4aa1}

\item 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+P\+D\+IR}~G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Register__Accessor__Macros_ga635096d5a65d0eaf83cb0ab9d1765899}{}\label{group__GPIO__Register__Accessor__Macros_ga635096d5a65d0eaf83cb0ab9d1765899}

\item 
\#define {\bfseries G\+P\+I\+O\+B\+\_\+\+P\+D\+DR}~G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gab245b794143f5d4aea6d1a5336b8b33e}{P\+TB})\hypertarget{group__GPIO__Register__Accessor__Macros_ga17731cc13bc4befb530a08cd48bfba80}{}\label{group__GPIO__Register__Accessor__Macros_ga17731cc13bc4befb530a08cd48bfba80}

\item 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+P\+D\+OR}~G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Register__Accessor__Macros_ga0e16be0c2882156f81cf74667529fdea}{}\label{group__GPIO__Register__Accessor__Macros_ga0e16be0c2882156f81cf74667529fdea}

\item 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+P\+S\+OR}~G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Register__Accessor__Macros_gae0cc795a0fc8f90ec1d2614c71337a89}{}\label{group__GPIO__Register__Accessor__Macros_gae0cc795a0fc8f90ec1d2614c71337a89}

\item 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+P\+C\+OR}~G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Register__Accessor__Macros_gaa0f19499354a02352ac7d30883971b1b}{}\label{group__GPIO__Register__Accessor__Macros_gaa0f19499354a02352ac7d30883971b1b}

\item 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+P\+T\+OR}~G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Register__Accessor__Macros_gaf68be8cbaeeb67cf02420bfadc15bf58}{}\label{group__GPIO__Register__Accessor__Macros_gaf68be8cbaeeb67cf02420bfadc15bf58}

\item 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+P\+D\+IR}~G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Register__Accessor__Macros_ga3b4c3b42b0d5b702fcf122040a182ee4}{}\label{group__GPIO__Register__Accessor__Macros_ga3b4c3b42b0d5b702fcf122040a182ee4}

\item 
\#define {\bfseries G\+P\+I\+O\+C\+\_\+\+P\+D\+DR}~G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{P\+TC})\hypertarget{group__GPIO__Register__Accessor__Macros_gaeb0eafde882bb2f08c5fc3400d54ed26}{}\label{group__GPIO__Register__Accessor__Macros_gaeb0eafde882bb2f08c5fc3400d54ed26}

\item 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+P\+D\+OR}~G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Register__Accessor__Macros_ga5377b97adc7b2071fe68086e3e9d3cf2}{}\label{group__GPIO__Register__Accessor__Macros_ga5377b97adc7b2071fe68086e3e9d3cf2}

\item 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+P\+S\+OR}~G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Register__Accessor__Macros_gac0d36a23aa6c33daa2a3631314b89022}{}\label{group__GPIO__Register__Accessor__Macros_gac0d36a23aa6c33daa2a3631314b89022}

\item 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+P\+C\+OR}~G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Register__Accessor__Macros_ga8a81d5586e51fa5a571a9f2fd8dedb0b}{}\label{group__GPIO__Register__Accessor__Macros_ga8a81d5586e51fa5a571a9f2fd8dedb0b}

\item 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+P\+T\+OR}~G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Register__Accessor__Macros_ga5377d98699ff945b7e797db51a200c3f}{}\label{group__GPIO__Register__Accessor__Macros_ga5377d98699ff945b7e797db51a200c3f}

\item 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+P\+D\+IR}~G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Register__Accessor__Macros_gaafea2d144bed07159065586f00ef1e9c}{}\label{group__GPIO__Register__Accessor__Macros_gaafea2d144bed07159065586f00ef1e9c}

\item 
\#define {\bfseries G\+P\+I\+O\+D\+\_\+\+P\+D\+DR}~G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_gacee2910b398755be94f612b243052efe}{P\+TD})\hypertarget{group__GPIO__Register__Accessor__Macros_ga275ff51c42c5210efa69cf21d3d16aa9}{}\label{group__GPIO__Register__Accessor__Macros_ga275ff51c42c5210efa69cf21d3d16aa9}

\item 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+P\+D\+OR}~G\+P\+I\+O\+\_\+\+P\+D\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Register__Accessor__Macros_ga0fd55005aebdd6c8348a69fc9961240e}{}\label{group__GPIO__Register__Accessor__Macros_ga0fd55005aebdd6c8348a69fc9961240e}

\item 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+P\+S\+OR}~G\+P\+I\+O\+\_\+\+P\+S\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Register__Accessor__Macros_gab91dcbd2c6ae1b33cc222433e6c0d2a5}{}\label{group__GPIO__Register__Accessor__Macros_gab91dcbd2c6ae1b33cc222433e6c0d2a5}

\item 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+P\+C\+OR}~G\+P\+I\+O\+\_\+\+P\+C\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Register__Accessor__Macros_gae47e95a0795236c55495e95b67dc6540}{}\label{group__GPIO__Register__Accessor__Macros_gae47e95a0795236c55495e95b67dc6540}

\item 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+P\+T\+OR}~G\+P\+I\+O\+\_\+\+P\+T\+O\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Register__Accessor__Macros_ga0d6201794a479eb4530b4deedf9f7471}{}\label{group__GPIO__Register__Accessor__Macros_ga0d6201794a479eb4530b4deedf9f7471}

\item 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+P\+D\+IR}~G\+P\+I\+O\+\_\+\+P\+D\+I\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Register__Accessor__Macros_gab12c5a1580446153a220ff5fadf052bd}{}\label{group__GPIO__Register__Accessor__Macros_gab12c5a1580446153a220ff5fadf052bd}

\item 
\#define {\bfseries G\+P\+I\+O\+E\+\_\+\+P\+D\+DR}~G\+P\+I\+O\+\_\+\+P\+D\+D\+R\+\_\+\+R\+EG(\hyperlink{group__GPIO__Peripheral__Access__Layer_ga074482d761e5bcd022a14aa7b8c294d7}{P\+TE})\hypertarget{group__GPIO__Register__Accessor__Macros_ga4ca5e050e0a711260b6d4dd0d3eabe76}{}\label{group__GPIO__Register__Accessor__Macros_ga4ca5e050e0a711260b6d4dd0d3eabe76}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
