Analysis & Elaboration report for riscvpc
Wed Nov  5 15:43:42 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i
  5. Parameter Settings for User Entity Instance: vga_monitor:vga_monitor|vga_controller_1280x800:ctrl
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i"
  8. Port Connectivity Checks: "vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll"
  9. Port Connectivity Checks: "vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk"
 10. Port Connectivity Checks: "vga_monitor:vga_monitor"
 11. Analysis & Elaboration Messages
 12. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Nov  5 15:43:42 2025           ;
; Quartus Prime Version         ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                 ; riscvpc                                         ;
; Top-level Entity Name         ; cpu_top                                         ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                                                       ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                                                     ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                                                     ;
; pll_type                             ; General                ; String                                                                                                                                     ;
; pll_subtype                          ; General                ; String                                                                                                                                     ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                                                                             ;
; operation_mode                       ; direct                 ; String                                                                                                                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                                             ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                                             ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                                                                                     ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency1              ; 83.333333 MHz          ; String                                                                                                                                     ;
; phase_shift1                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency2              ; 32.894736 MHz          ; String                                                                                                                                     ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                                                     ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                                             ;
; clock_name_0                         ;                        ; String                                                                                                                                     ;
; clock_name_1                         ;                        ; String                                                                                                                                     ;
; clock_name_2                         ;                        ; String                                                                                                                                     ;
; clock_name_3                         ;                        ; String                                                                                                                                     ;
; clock_name_4                         ;                        ; String                                                                                                                                     ;
; clock_name_5                         ;                        ; String                                                                                                                                     ;
; clock_name_6                         ;                        ; String                                                                                                                                     ;
; clock_name_7                         ;                        ; String                                                                                                                                     ;
; clock_name_8                         ;                        ; String                                                                                                                                     ;
; clock_name_global_0                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_1                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_2                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_3                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_4                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_5                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_6                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_7                  ; false                  ; String                                                                                                                                     ;
; clock_name_global_8                  ; false                  ; String                                                                                                                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                             ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                                             ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                                             ;
; pll_slf_rst                          ; false                  ; String                                                                                                                                     ;
; pll_bw_sel                           ; low                    ; String                                                                                                                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                                                     ;
+--------------------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_monitor:vga_monitor|vga_controller_1280x800:ctrl ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; H_VISIBLE      ; 1280  ; Signed Integer                                                           ;
; H_FP           ; 48    ; Signed Integer                                                           ;
; H_SYNC         ; 32    ; Signed Integer                                                           ;
; H_BP           ; 80    ; Signed Integer                                                           ;
; H_TOTAL        ; 1440  ; Signed Integer                                                           ;
; V_VISIBLE      ; 800   ; Signed Integer                                                           ;
; V_FP           ; 3     ; Signed Integer                                                           ;
; V_SYNC         ; 6     ; Signed Integer                                                           ;
; V_BP           ; 22    ; Signed Integer                                                           ;
; V_TOTAL        ; 831   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; cpu_top            ; riscvpc            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; outclk_2 ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk"                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_source_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "vga_monitor:vga_monitor" ;
+------------------+-------+----------+---------------+
; Port             ; Type  ; Severity ; Details       ;
+------------------+-------+----------+---------------+
; rs1[31..5]       ; Input ; Info     ; Stuck at GND  ;
; rs2[31..5]       ; Input ; Info     ; Stuck at GND  ;
; rd[31..5]        ; Input ; Info     ; Stuck at GND  ;
; reg_write[31..1] ; Input ; Info     ; Stuck at GND  ;
; mem_read[31..1]  ; Input ; Info     ; Stuck at GND  ;
; mem_write[31..1] ; Input ; Info     ; Stuck at GND  ;
; aluOp[31..4]     ; Input ; Info     ; Stuck at GND  ;
; imm_src[31..3]   ; Input ; Info     ; Stuck at GND  ;
+------------------+-------+----------+---------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Nov  5 15:43:32 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: control_unit File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/control_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file program_memory.sv
    Info (12023): Found entity 1: data_memory File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/program_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu_top.sv
    Info (12023): Found entity 1: cpu_top File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v
    Info (12023): Found entity 1: vgaClock_video_pll_0_video_pll File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0.v
    Info (12023): Found entity 1: vgaClock_video_pll_0 File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vgaclock/synthesis/vgaclock.v
    Info (12023): Found entity 1: vgaClock File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/vgaClock.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/pc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex7seg.sv
    Info (12023): Found entity 1: hex7seg File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/hex7seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_unit.sv
    Info (12023): Found entity 1: register_unit File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/register_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: instruction_memory File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/instruction_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imm_generator.sv
    Info (12023): Found entity 1: immediate_generator File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/imm_generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/mux2_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_mem.sv
    Info (12023): Found entity 1: mux_mem File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/mux_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file font_rom.sv
    Info (12023): Found entity 1: font_rom File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/font_rom.sv Line: 6
Info (12021): Found 3 design units, including 3 entities, in source file color.sv
    Info (12023): Found entity 1: vga_monitor File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 1
    Info (12023): Found entity 2: clock1280x800 File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 452
    Info (12023): Found entity 3: vga_controller_1280x800 File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 469
Info (12021): Found 1 design units, including 1 entities, in source file font_renderer.sv
    Info (12023): Found entity 1: font_renderer File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/font_renderer.sv Line: 6
Warning (10236): Verilog HDL Implicit Net warning at color.sv(46): created implicit net for "vgarst" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 46
Warning (10236): Verilog HDL Implicit Net warning at color.sv(460): created implicit net for "vgarst" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 460
Info (12127): Elaborating entity "cpu_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cpu_top.sv(37): object "sys_reset" assigned a value but never read File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv Line: 37
Info (12128): Elaborating entity "pc" for hierarchy "pc:pc_unit" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv Line: 84
Warning (10240): Verilog HDL Always Construct warning at pc.sv(9): inferring latch(es) for variable "address", which holds its previous value in one or more paths through the always construct File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/pc.sv Line: 9
Info (10041): Inferred latch for "address[0]" at pc.sv(9) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/pc.sv Line: 9
Info (10041): Inferred latch for "address[1]" at pc.sv(9) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/pc.sv Line: 9
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:instr_mem" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv Line: 92
Warning (10850): Verilog HDL warning at instruction_memory.sv(16): number of words (9) in memory file does not match the number of elements in the address range [0:127] File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/instruction_memory.sv Line: 16
Warning (10030): Net "memory.data_a" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/instruction_memory.sv Line: 12
Warning (10030): Net "memory.waddr_a" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/instruction_memory.sv Line: 12
Warning (10030): Net "memory.we_a" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/instruction_memory.sv Line: 12
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_unit" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv Line: 107
Warning (10270): Verilog HDL Case Statement warning at control_unit.sv(40): incomplete case statement has no default case item File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/control_unit.sv Line: 40
Info (12128): Elaborating entity "register_unit" for hierarchy "register_unit:reg_file" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv Line: 121
Info (12128): Elaborating entity "immediate_generator" for hierarchy "immediate_generator:imm_gen" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv Line: 128
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1:alu_src_mux" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv Line: 136
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_unit" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv Line: 144
Warning (10270): Verilog HDL Case Statement warning at alu.sv(21): incomplete case statement has no default case item File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Warning (10240): Verilog HDL Always Construct warning at alu.sv(21): inferring latch(es) for variable "AluResult", which holds its previous value in one or more paths through the always construct File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[0]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[1]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[2]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[3]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[4]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[5]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[6]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[7]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[8]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[9]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[10]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[11]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[12]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[13]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[14]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[15]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[16]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[17]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[18]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[19]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[20]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[21]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[22]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[23]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[24]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[25]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[26]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[27]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[28]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[29]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[30]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (10041): Inferred latch for "AluResult[31]" at alu.sv(21) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/alu.sv Line: 21
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:data_mem" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv Line: 156
Warning (10850): Verilog HDL warning at program_memory.sv(30): number of words (19) in memory file does not match the number of elements in the address range [0:31] File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/program_memory.sv Line: 30
Warning (10855): Verilog HDL warning at program_memory.sv(29): initial value for variable init_mem should be constant File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/program_memory.sv Line: 29
Warning (10855): Verilog HDL warning at program_memory.sv(29): initial value for variable mem should be constant File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/program_memory.sv Line: 29
Info (12128): Elaborating entity "mux_mem" for hierarchy "mux_mem:wb_mux" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv Line: 164
Info (12128): Elaborating entity "hex7seg" for hierarchy "hex7seg:seg_display0" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv Line: 183
Warning (10272): Verilog HDL Case Statement warning at hex7seg.sv(18): case item expression covers a value already covered by a previous case item File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/hex7seg.sv Line: 18
Info (12128): Elaborating entity "vga_monitor" for hierarchy "vga_monitor:vga_monitor" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/cpu_top.sv Line: 224
Warning (10036): Verilog HDL or VHDL warning at color.sv(403): object "inside_any_text" assigned a value but never read File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 403
Warning (10230): Verilog HDL assignment warning at color.sv(101): truncated value with size 32 to match size of target (8) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 101
Warning (10230): Verilog HDL assignment warning at color.sv(372): truncated value with size 32 to match size of target (5) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 372
Warning (10230): Verilog HDL assignment warning at color.sv(379): truncated value with size 32 to match size of target (7) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 379
Warning (10230): Verilog HDL assignment warning at color.sv(384): truncated value with size 32 to match size of target (6) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 384
Warning (10230): Verilog HDL assignment warning at color.sv(415): truncated value with size 32 to match size of target (4) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 415
Warning (10230): Verilog HDL assignment warning at color.sv(417): truncated value with size 32 to match size of target (3) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 417
Warning (10230): Verilog HDL assignment warning at color.sv(424): truncated value with size 32 to match size of target (5) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 424
Warning (10030): Net "text[0][15..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[1][12..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[2][13..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[3][13..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[4][12..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[5][13..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[6][12..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[7][12..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[8][12..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[9][13..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[10][12..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[11][12..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[12][12..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[13][12..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[14][12..19]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text[15..32]" at color.sv(93) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 93
Warning (10030): Net "text2[0][4..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[1][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[2][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[3][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[4][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[5][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[6][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[7][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[8][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[9][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[10][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[11][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[12][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[13][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[14][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[15][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[16][12..19]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text2[17..32]" at color.sv(94) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 94
Warning (10030): Net "text3[0][4..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[1][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[2][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[3][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[4][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[5][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[6][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[7][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[8][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[9][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[10][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[11][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[12][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[13][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[14][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[15][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[16][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[17][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[18][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[19][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[20][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[21][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[22][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[23][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[24][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[25][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[26][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[27][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[28][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[29][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[30][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[31][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text3[32][14..19]" at color.sv(95) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 95
Warning (10030): Net "text4[0][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[1][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[2][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[3][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[4][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[5][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[6][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[7][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[8][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[9][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[10][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[11][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[12][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[13][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[14][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[15][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[16][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[17][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[18][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[19][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[20][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[21][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[22][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[23][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[24][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[25][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[26][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[27][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[28][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[29][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[30][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[31][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Warning (10030): Net "text4[32][15..19]" at color.sv(96) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 96
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "text" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "text2" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "text3" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "text4" into its bus
Info (12128): Elaborating entity "clock1280x800" for hierarchy "vga_monitor:vga_monitor|clock1280x800:vgaclock" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 48
Info (12128): Elaborating entity "vgaClock" for hierarchy "vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 462
Info (12128): Elaborating entity "vgaClock_video_pll_0" for hierarchy "vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/vgaClock.v Line: 18
Info (12128): Elaborating entity "vgaClock_video_pll_0_video_pll" for hierarchy "vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v Line: 91
Info (12133): Instantiated megafunction "vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "83.333333 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "32.894736 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "vga_monitor:vga_monitor|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v Line: 30
Info (12128): Elaborating entity "vga_controller_1280x800" for hierarchy "vga_monitor:vga_monitor|vga_controller_1280x800:ctrl" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 61
Warning (10230): Verilog HDL assignment warning at color.sv(501): truncated value with size 32 to match size of target (10) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 501
Warning (10230): Verilog HDL assignment warning at color.sv(503): truncated value with size 32 to match size of target (11) File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 503
Info (12128): Elaborating entity "font_renderer" for hierarchy "vga_monitor:vga_monitor|font_renderer:font_inst" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 75
Info (12128): Elaborating entity "font_rom" for hierarchy "vga_monitor:vga_monitor|font_renderer:font_inst|font_rom:rom_inst" File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/font_renderer.sv Line: 24
Warning (10030): Net "mem.data_a" at font_rom.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/font_rom.sv Line: 13
Warning (10030): Net "mem.waddr_a" at font_rom.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/font_rom.sv Line: 13
Warning (10030): Net "mem.we_a" at font_rom.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/font_rom.sv Line: 13
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "vga_monitor:vga_monitor|vgarst" is missing source, defaulting to GND File: C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/color.sv Line: 46
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/output_files/riscvpc.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 132 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Wed Nov  5 15:43:42 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:26


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/jucac/Desktop/Universidad/Arquitectura/single-cycle (vga )/single-cycle (vga )/output_files/riscvpc.map.smsg.


