

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_VITIS_LOOP_248_1'
================================================================
* Date:           Sun Oct 12 10:03:29 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_248_1  |    32768|    32768|         3|          1|          1|  32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_val_1 = alloca i32 1"   --->   Operation 6 'alloca' 'max_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%max_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val"   --->   Operation 8 'read' 'max_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 1, i16 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %max_val_read, i32 %max_val_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i16 %i" [activation_accelerator.cpp:250]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.10ns)   --->   "%icmp_ln248 = icmp_eq  i16 %i_1, i16 32768" [activation_accelerator.cpp:248]   --->   Operation 13 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32767, i64 32767, i64 32767"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln248, void %for.body.split, void %for.body40.preheader.exitStub" [activation_accelerator.cpp:248]   --->   Operation 15 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i_1, i32 4, i32 14" [activation_accelerator.cpp:250]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i11 %lshr_ln" [activation_accelerator.cpp:250]   --->   Operation 17 'zext' 'zext_ln250' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_0_addr_1 = getelementptr i32 %x_0, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 18 'getelementptr' 'x_0_addr_1' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 19 'getelementptr' 'x_1_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 20 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 21 'getelementptr' 'x_3_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 22 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 23 'getelementptr' 'x_5_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 24 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 25 'getelementptr' 'x_7_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 26 'getelementptr' 'x_8_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 27 'getelementptr' 'x_9_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 28 'getelementptr' 'x_10_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 29 'getelementptr' 'x_11_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 30 'getelementptr' 'x_12_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 31 'getelementptr' 'x_13_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 32 'getelementptr' 'x_14_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln250" [activation_accelerator.cpp:250]   --->   Operation 33 'getelementptr' 'x_15_addr' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i16 %i_1" [activation_accelerator.cpp:250]   --->   Operation 34 'trunc' 'trunc_ln250' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%x_0_load = load i11 %x_0_addr_1" [activation_accelerator.cpp:250]   --->   Operation 35 'load' 'x_0_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%x_1_load = load i11 %x_1_addr" [activation_accelerator.cpp:250]   --->   Operation 36 'load' 'x_1_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:250]   --->   Operation 37 'load' 'x_2_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%x_3_load = load i11 %x_3_addr" [activation_accelerator.cpp:250]   --->   Operation 38 'load' 'x_3_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:250]   --->   Operation 39 'load' 'x_4_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%x_5_load = load i11 %x_5_addr" [activation_accelerator.cpp:250]   --->   Operation 40 'load' 'x_5_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:250]   --->   Operation 41 'load' 'x_6_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%x_7_load = load i11 %x_7_addr" [activation_accelerator.cpp:250]   --->   Operation 42 'load' 'x_7_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:250]   --->   Operation 43 'load' 'x_8_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%x_9_load = load i11 %x_9_addr" [activation_accelerator.cpp:250]   --->   Operation 44 'load' 'x_9_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:250]   --->   Operation 45 'load' 'x_10_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%x_11_load = load i11 %x_11_addr" [activation_accelerator.cpp:250]   --->   Operation 46 'load' 'x_11_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:250]   --->   Operation 47 'load' 'x_12_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%x_13_load = load i11 %x_13_addr" [activation_accelerator.cpp:250]   --->   Operation 48 'load' 'x_13_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:250]   --->   Operation 49 'load' 'x_14_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%x_15_load = load i11 %x_15_addr" [activation_accelerator.cpp:250]   --->   Operation 50 'load' 'x_15_load' <Predicate = (!icmp_ln248)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 51 [1/1] (0.85ns)   --->   "%add_ln248 = add i16 %i_1, i16 1" [activation_accelerator.cpp:248]   --->   Operation 51 'add' 'add_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln248 = store i16 %add_ln248, i16 %i" [activation_accelerator.cpp:248]   --->   Operation 52 'store' 'store_ln248' <Predicate = (!icmp_ln248)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%max_val_1_load_1 = load i32 %max_val_1" [activation_accelerator.cpp:250]   --->   Operation 53 'load' 'max_val_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%x_0_load = load i11 %x_0_addr_1" [activation_accelerator.cpp:250]   --->   Operation 54 'load' 'x_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%x_1_load = load i11 %x_1_addr" [activation_accelerator.cpp:250]   --->   Operation 55 'load' 'x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:250]   --->   Operation 56 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%x_3_load = load i11 %x_3_addr" [activation_accelerator.cpp:250]   --->   Operation 57 'load' 'x_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:250]   --->   Operation 58 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%x_5_load = load i11 %x_5_addr" [activation_accelerator.cpp:250]   --->   Operation 59 'load' 'x_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:250]   --->   Operation 60 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%x_7_load = load i11 %x_7_addr" [activation_accelerator.cpp:250]   --->   Operation 61 'load' 'x_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 62 [1/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:250]   --->   Operation 62 'load' 'x_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 63 [1/2] (1.23ns)   --->   "%x_9_load = load i11 %x_9_addr" [activation_accelerator.cpp:250]   --->   Operation 63 'load' 'x_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:250]   --->   Operation 64 'load' 'x_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 65 [1/2] (1.23ns)   --->   "%x_11_load = load i11 %x_11_addr" [activation_accelerator.cpp:250]   --->   Operation 65 'load' 'x_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 66 [1/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:250]   --->   Operation 66 'load' 'x_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%x_13_load = load i11 %x_13_addr" [activation_accelerator.cpp:250]   --->   Operation 67 'load' 'x_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:250]   --->   Operation 68 'load' 'x_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%x_15_load = load i11 %x_15_addr" [activation_accelerator.cpp:250]   --->   Operation 69 'load' 'x_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 70 [1/1] (0.48ns)   --->   "%max_val_2 = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i4, i32 %x_0_load, i32 %x_1_load, i32 %x_2_load, i32 %x_3_load, i32 %x_4_load, i32 %x_5_load, i32 %x_6_load, i32 %x_7_load, i32 %x_8_load, i32 %x_9_load, i32 %x_10_load, i32 %x_11_load, i32 %x_12_load, i32 %x_13_load, i32 %x_14_load, i32 %x_15_load, i4 %trunc_ln250" [activation_accelerator.cpp:250]   --->   Operation 70 'mux' 'max_val_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1_load_1" [activation_accelerator.cpp:250]   --->   Operation 71 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%max_val_1_load = load i32 %max_val_1"   --->   Operation 92 'load' 'max_val_1_load' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %max_val_1_out, i32 %max_val_1_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln248)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln249 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [activation_accelerator.cpp:249]   --->   Operation 72 'specpipeline' 'specpipeline_ln249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [activation_accelerator.cpp:248]   --->   Operation 73 'specloopname' 'specloopname_ln248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln250 = bitcast i32 %max_val_2" [activation_accelerator.cpp:250]   --->   Operation 74 'bitcast' 'bitcast_ln250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln250, i32 23, i32 30" [activation_accelerator.cpp:250]   --->   Operation 75 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln250_1 = trunc i32 %bitcast_ln250" [activation_accelerator.cpp:250]   --->   Operation 76 'trunc' 'trunc_ln250_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln250_1 = bitcast i32 %max_val_1_load_1" [activation_accelerator.cpp:250]   --->   Operation 77 'bitcast' 'bitcast_ln250_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln250_1, i32 23, i32 30" [activation_accelerator.cpp:250]   --->   Operation 78 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln250_2 = trunc i32 %bitcast_ln250_1" [activation_accelerator.cpp:250]   --->   Operation 79 'trunc' 'trunc_ln250_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.84ns)   --->   "%icmp_ln250 = icmp_ne  i8 %tmp, i8 255" [activation_accelerator.cpp:250]   --->   Operation 80 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.05ns)   --->   "%icmp_ln250_1 = icmp_eq  i23 %trunc_ln250_1, i23 0" [activation_accelerator.cpp:250]   --->   Operation 81 'icmp' 'icmp_ln250_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln250_1)   --->   "%or_ln250 = or i1 %icmp_ln250_1, i1 %icmp_ln250" [activation_accelerator.cpp:250]   --->   Operation 82 'or' 'or_ln250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.84ns)   --->   "%icmp_ln250_2 = icmp_ne  i8 %tmp_1, i8 255" [activation_accelerator.cpp:250]   --->   Operation 83 'icmp' 'icmp_ln250_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.05ns)   --->   "%icmp_ln250_3 = icmp_eq  i23 %trunc_ln250_2, i23 0" [activation_accelerator.cpp:250]   --->   Operation 84 'icmp' 'icmp_ln250_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln250_1)   --->   "%or_ln250_1 = or i1 %icmp_ln250_3, i1 %icmp_ln250_2" [activation_accelerator.cpp:250]   --->   Operation 85 'or' 'or_ln250_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1_load_1" [activation_accelerator.cpp:250]   --->   Operation 86 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln250_1)   --->   "%and_ln250 = and i1 %or_ln250, i1 %or_ln250_1" [activation_accelerator.cpp:250]   --->   Operation 87 'and' 'and_ln250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln250_1 = and i1 %and_ln250, i1 %tmp_2" [activation_accelerator.cpp:250]   --->   Operation 88 'and' 'and_ln250_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_3 = select i1 %and_ln250_1, i32 %max_val_2, i32 %max_val_1_load_1" [activation_accelerator.cpp:250]   --->   Operation 89 'select' 'max_val_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln248 = store i32 %max_val_3, i32 %max_val_1" [activation_accelerator.cpp:248]   --->   Operation 90 'store' 'store_ln248' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.body" [activation_accelerator.cpp:248]   --->   Operation 91 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [20]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:250) on local variable 'i' [26]  (0 ns)
	'add' operation ('add_ln248', activation_accelerator.cpp:248) [86]  (0.853 ns)
	'store' operation ('store_ln248', activation_accelerator.cpp:248) of variable 'add_ln248', activation_accelerator.cpp:248 on local variable 'i' [87]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 4.51ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:250) on array 'x_0' [53]  (1.24 ns)
	'mux' operation ('max_val', activation_accelerator.cpp:250) [69]  (0.489 ns)
	'fcmp' operation ('tmp_2', activation_accelerator.cpp:250) [82]  (2.78 ns)

 <State 3>: 3.94ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', activation_accelerator.cpp:250) [82]  (2.78 ns)
	'and' operation ('and_ln250_1', activation_accelerator.cpp:250) [84]  (0.287 ns)
	'select' operation ('max_val', activation_accelerator.cpp:250) [85]  (0.449 ns)
	'store' operation ('store_ln248', activation_accelerator.cpp:248) of variable 'max_val', activation_accelerator.cpp:250 on local variable 'max_val' [88]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
