Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May 25 21:56:46 2021
| Host         : DangDang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dig_clock_timing_summary_routed.rpt -pb dig_clock_timing_summary_routed.pb -rpx dig_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : dig_clock
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.215        0.000                      0                  124        0.201        0.000                      0                  124       19.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        35.215        0.000                      0                  124        0.201        0.000                      0                  124       19.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       35.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.215ns  (required time - arrival time)
  Source:                 U2/min_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.196ns (26.316%)  route 3.349ns (73.684%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.607     5.155    U2/CLK
    SLICE_X3Y72          FDRE                                         r  U2/min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  U2/min_reg[3]/Q
                         net (fo=11, routed)          0.746     6.320    U2/Q[3]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.299     6.619 f  U2/sec[7]_i_7/O
                         net (fo=1, routed)           0.669     7.288    U2/sec[7]_i_7_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.150     7.438 f  U2/sec[7]_i_3/O
                         net (fo=2, routed)           1.086     8.524    U2/sec[7]_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.328     8.852 r  U2/sec[7]_i_1/O
                         net (fo=8, routed)           0.848     9.700    U2/sec[7]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  U2/sec_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.492    44.860    U2/CLK
    SLICE_X2Y77          FDRE                                         r  U2/sec_reg[5]/C
                         clock pessimism              0.259    45.119    
                         clock uncertainty           -0.035    45.084    
    SLICE_X2Y77          FDRE (Setup_fdre_C_CE)      -0.169    44.915    U2/sec_reg[5]
  -------------------------------------------------------------------
                         required time                         44.915    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                 35.215    

Slack (MET) :             35.215ns  (required time - arrival time)
  Source:                 U2/min_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.196ns (26.316%)  route 3.349ns (73.684%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.607     5.155    U2/CLK
    SLICE_X3Y72          FDRE                                         r  U2/min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  U2/min_reg[3]/Q
                         net (fo=11, routed)          0.746     6.320    U2/Q[3]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.299     6.619 f  U2/sec[7]_i_7/O
                         net (fo=1, routed)           0.669     7.288    U2/sec[7]_i_7_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.150     7.438 f  U2/sec[7]_i_3/O
                         net (fo=2, routed)           1.086     8.524    U2/sec[7]_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.328     8.852 r  U2/sec[7]_i_1/O
                         net (fo=8, routed)           0.848     9.700    U2/sec[7]_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  U2/sec_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.492    44.860    U2/CLK
    SLICE_X2Y77          FDRE                                         r  U2/sec_reg[6]/C
                         clock pessimism              0.259    45.119    
                         clock uncertainty           -0.035    45.084    
    SLICE_X2Y77          FDRE (Setup_fdre_C_CE)      -0.169    44.915    U2/sec_reg[6]
  -------------------------------------------------------------------
                         required time                         44.915    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                 35.215    

Slack (MET) :             35.253ns  (required time - arrival time)
  Source:                 U2/Cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/Cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 2.022ns (42.533%)  route 2.732ns (57.467%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 44.862 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.607     5.155    U2/CLK
    SLICE_X1Y77          FDRE                                         r  U2/Cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  U2/Cnt_reg[23]/Q
                         net (fo=2, routed)           0.685     6.296    U2/Cnt_reg[23]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  U2/sec[7]_i_13/O
                         net (fo=1, routed)           1.151     7.572    U2/sec[7]_i_13_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.696 f  U2/sec[7]_i_5/O
                         net (fo=28, routed)          0.886     8.582    U2/sec[7]_i_5_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.124     8.706 r  U2/Cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.706    U2/Cnt[0]_i_3_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.107 r  U2/Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    U2/Cnt_reg[0]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  U2/Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    U2/Cnt_reg[4]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  U2/Cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.344    U2/Cnt_reg[8]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  U2/Cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    U2/Cnt_reg[12]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  U2/Cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.572    U2/Cnt_reg[16]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.686 r  U2/Cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.686    U2/Cnt_reg[20]_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.909 r  U2/Cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.909    U2/Cnt_reg[24]_i_1_n_7
    SLICE_X1Y78          FDRE                                         r  U2/Cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.494    44.862    U2/CLK
    SLICE_X1Y78          FDRE                                         r  U2/Cnt_reg[24]/C
                         clock pessimism              0.273    45.135    
                         clock uncertainty           -0.035    45.100    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)        0.062    45.162    U2/Cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         45.162    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                 35.253    

Slack (MET) :             35.276ns  (required time - arrival time)
  Source:                 U2/Cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/Cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 2.019ns (42.497%)  route 2.732ns (57.503%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.607     5.155    U2/CLK
    SLICE_X1Y77          FDRE                                         r  U2/Cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  U2/Cnt_reg[23]/Q
                         net (fo=2, routed)           0.685     6.296    U2/Cnt_reg[23]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  U2/sec[7]_i_13/O
                         net (fo=1, routed)           1.151     7.572    U2/sec[7]_i_13_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.696 f  U2/sec[7]_i_5/O
                         net (fo=28, routed)          0.886     8.582    U2/sec[7]_i_5_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.124     8.706 r  U2/Cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.706    U2/Cnt[0]_i_3_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.107 r  U2/Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    U2/Cnt_reg[0]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  U2/Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    U2/Cnt_reg[4]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  U2/Cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.344    U2/Cnt_reg[8]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  U2/Cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    U2/Cnt_reg[12]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  U2/Cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.572    U2/Cnt_reg[16]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.906 r  U2/Cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.906    U2/Cnt_reg[20]_i_1_n_6
    SLICE_X1Y77          FDRE                                         r  U2/Cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.492    44.860    U2/CLK
    SLICE_X1Y77          FDRE                                         r  U2/Cnt_reg[21]/C
                         clock pessimism              0.295    45.155    
                         clock uncertainty           -0.035    45.120    
    SLICE_X1Y77          FDRE (Setup_fdre_C_D)        0.062    45.182    U2/Cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         45.182    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                 35.276    

Slack (MET) :             35.297ns  (required time - arrival time)
  Source:                 U2/Cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/Cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.998ns (42.242%)  route 2.732ns (57.758%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.607     5.155    U2/CLK
    SLICE_X1Y77          FDRE                                         r  U2/Cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  U2/Cnt_reg[23]/Q
                         net (fo=2, routed)           0.685     6.296    U2/Cnt_reg[23]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  U2/sec[7]_i_13/O
                         net (fo=1, routed)           1.151     7.572    U2/sec[7]_i_13_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.696 f  U2/sec[7]_i_5/O
                         net (fo=28, routed)          0.886     8.582    U2/sec[7]_i_5_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.124     8.706 r  U2/Cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.706    U2/Cnt[0]_i_3_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.107 r  U2/Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    U2/Cnt_reg[0]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  U2/Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    U2/Cnt_reg[4]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  U2/Cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.344    U2/Cnt_reg[8]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  U2/Cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    U2/Cnt_reg[12]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  U2/Cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.572    U2/Cnt_reg[16]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.885 r  U2/Cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.885    U2/Cnt_reg[20]_i_1_n_4
    SLICE_X1Y77          FDRE                                         r  U2/Cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.492    44.860    U2/CLK
    SLICE_X1Y77          FDRE                                         r  U2/Cnt_reg[23]/C
                         clock pessimism              0.295    45.155    
                         clock uncertainty           -0.035    45.120    
    SLICE_X1Y77          FDRE (Setup_fdre_C_D)        0.062    45.182    U2/Cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         45.182    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 35.297    

Slack (MET) :             35.355ns  (required time - arrival time)
  Source:                 U2/min_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.196ns (27.157%)  route 3.208ns (72.843%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 44.859 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.607     5.155    U2/CLK
    SLICE_X3Y72          FDRE                                         r  U2/min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  U2/min_reg[3]/Q
                         net (fo=11, routed)          0.746     6.320    U2/Q[3]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.299     6.619 f  U2/sec[7]_i_7/O
                         net (fo=1, routed)           0.669     7.288    U2/sec[7]_i_7_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.150     7.438 f  U2/sec[7]_i_3/O
                         net (fo=2, routed)           1.086     8.524    U2/sec[7]_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.328     8.852 r  U2/sec[7]_i_1/O
                         net (fo=8, routed)           0.707     9.559    U2/sec[7]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  U2/sec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.491    44.859    U2/CLK
    SLICE_X2Y76          FDRE                                         r  U2/sec_reg[0]/C
                         clock pessimism              0.259    45.118    
                         clock uncertainty           -0.035    45.083    
    SLICE_X2Y76          FDRE (Setup_fdre_C_CE)      -0.169    44.914    U2/sec_reg[0]
  -------------------------------------------------------------------
                         required time                         44.914    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                 35.355    

Slack (MET) :             35.355ns  (required time - arrival time)
  Source:                 U2/min_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.196ns (27.157%)  route 3.208ns (72.843%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 44.859 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.607     5.155    U2/CLK
    SLICE_X3Y72          FDRE                                         r  U2/min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  U2/min_reg[3]/Q
                         net (fo=11, routed)          0.746     6.320    U2/Q[3]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.299     6.619 f  U2/sec[7]_i_7/O
                         net (fo=1, routed)           0.669     7.288    U2/sec[7]_i_7_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.150     7.438 f  U2/sec[7]_i_3/O
                         net (fo=2, routed)           1.086     8.524    U2/sec[7]_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.328     8.852 r  U2/sec[7]_i_1/O
                         net (fo=8, routed)           0.707     9.559    U2/sec[7]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  U2/sec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.491    44.859    U2/CLK
    SLICE_X2Y76          FDRE                                         r  U2/sec_reg[4]/C
                         clock pessimism              0.259    45.118    
                         clock uncertainty           -0.035    45.083    
    SLICE_X2Y76          FDRE (Setup_fdre_C_CE)      -0.169    44.914    U2/sec_reg[4]
  -------------------------------------------------------------------
                         required time                         44.914    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                 35.355    

Slack (MET) :             35.355ns  (required time - arrival time)
  Source:                 U2/min_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.196ns (27.157%)  route 3.208ns (72.843%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 44.859 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.607     5.155    U2/CLK
    SLICE_X3Y72          FDRE                                         r  U2/min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  U2/min_reg[3]/Q
                         net (fo=11, routed)          0.746     6.320    U2/Q[3]
    SLICE_X2Y72          LUT4 (Prop_lut4_I1_O)        0.299     6.619 f  U2/sec[7]_i_7/O
                         net (fo=1, routed)           0.669     7.288    U2/sec[7]_i_7_n_0
    SLICE_X2Y72          LUT5 (Prop_lut5_I4_O)        0.150     7.438 f  U2/sec[7]_i_3/O
                         net (fo=2, routed)           1.086     8.524    U2/sec[7]_i_3_n_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.328     8.852 r  U2/sec[7]_i_1/O
                         net (fo=8, routed)           0.707     9.559    U2/sec[7]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  U2/sec_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.491    44.859    U2/CLK
    SLICE_X2Y76          FDRE                                         r  U2/sec_reg[7]/C
                         clock pessimism              0.259    45.118    
                         clock uncertainty           -0.035    45.083    
    SLICE_X2Y76          FDRE (Setup_fdre_C_CE)      -0.169    44.914    U2/sec_reg[7]
  -------------------------------------------------------------------
                         required time                         44.914    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                 35.355    

Slack (MET) :             35.367ns  (required time - arrival time)
  Source:                 U2/Cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/Cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.905ns (41.083%)  route 2.732ns (58.917%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 44.859 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.607     5.155    U2/CLK
    SLICE_X1Y77          FDRE                                         r  U2/Cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  U2/Cnt_reg[23]/Q
                         net (fo=2, routed)           0.685     6.296    U2/Cnt_reg[23]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  U2/sec[7]_i_13/O
                         net (fo=1, routed)           1.151     7.572    U2/sec[7]_i_13_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.696 f  U2/sec[7]_i_5/O
                         net (fo=28, routed)          0.886     8.582    U2/sec[7]_i_5_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.124     8.706 r  U2/Cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.706    U2/Cnt[0]_i_3_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.107 r  U2/Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    U2/Cnt_reg[0]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  U2/Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    U2/Cnt_reg[4]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  U2/Cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.344    U2/Cnt_reg[8]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  U2/Cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    U2/Cnt_reg[12]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.792 r  U2/Cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.792    U2/Cnt_reg[16]_i_1_n_6
    SLICE_X1Y76          FDRE                                         r  U2/Cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.491    44.859    U2/CLK
    SLICE_X1Y76          FDRE                                         r  U2/Cnt_reg[17]/C
                         clock pessimism              0.273    45.132    
                         clock uncertainty           -0.035    45.097    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)        0.062    45.159    U2/Cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         45.159    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 35.367    

Slack (MET) :             35.371ns  (required time - arrival time)
  Source:                 U2/Cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/Cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.924ns (41.324%)  route 2.732ns (58.676%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 44.860 - 40.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.607     5.155    U2/CLK
    SLICE_X1Y77          FDRE                                         r  U2/Cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  U2/Cnt_reg[23]/Q
                         net (fo=2, routed)           0.685     6.296    U2/Cnt_reg[23]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  U2/sec[7]_i_13/O
                         net (fo=1, routed)           1.151     7.572    U2/sec[7]_i_13_n_0
    SLICE_X0Y74          LUT6 (Prop_lut6_I4_O)        0.124     7.696 f  U2/sec[7]_i_5/O
                         net (fo=28, routed)          0.886     8.582    U2/sec[7]_i_5_n_0
    SLICE_X1Y72          LUT2 (Prop_lut2_I1_O)        0.124     8.706 r  U2/Cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     8.706    U2/Cnt[0]_i_3_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.107 r  U2/Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    U2/Cnt_reg[0]_i_1_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  U2/Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    U2/Cnt_reg[4]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  U2/Cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.344    U2/Cnt_reg[8]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.458 r  U2/Cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.458    U2/Cnt_reg[12]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.572 r  U2/Cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.572    U2/Cnt_reg[16]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.811 r  U2/Cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.811    U2/Cnt_reg[20]_i_1_n_5
    SLICE_X1Y77          FDRE                                         r  U2/Cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.492    44.860    U2/CLK
    SLICE_X1Y77          FDRE                                         r  U2/Cnt_reg[22]/C
                         clock pessimism              0.295    45.155    
                         clock uncertainty           -0.035    45.120    
    SLICE_X1Y77          FDRE (Setup_fdre_C_D)        0.062    45.182    U2/Cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         45.182    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                 35.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U2/sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.579     1.489    U2/CLK
    SLICE_X3Y76          FDRE                                         r  U2/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  U2/sec_reg[2]/Q
                         net (fo=12, routed)          0.149     1.779    U2/sec_reg[7]_0[2]
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  U2/sec[4]_i_1/O
                         net (fo=1, routed)           0.000     1.824    U2/p_0_in[4]
    SLICE_X2Y76          FDRE                                         r  U2/sec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.846     2.001    U2/CLK
    SLICE_X2Y76          FDRE                                         r  U2/sec_reg[4]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.121     1.623    U2/sec_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U1/reg_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U1/start_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.581     1.491    U1/CLK
    SLICE_X0Y78          FDRE                                         r  U1/reg_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128     1.619 r  U1/reg_start_reg[0]/Q
                         net (fo=2, routed)           0.076     1.695    U1/reg_start[0]
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.099     1.794 r  U1/start_flag_i_1/O
                         net (fo=1, routed)           0.000     1.794    U1/start_flag_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  U1/start_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.850     2.004    U1/CLK
    SLICE_X0Y78          FDRE                                         r  U1/start_flag_reg/C
                         clock pessimism             -0.513     1.491    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.091     1.582    U1/start_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U2/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.281%)  route 0.140ns (39.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.579     1.489    U2/CLK
    SLICE_X2Y76          FDRE                                         r  U2/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U2/sec_reg[0]/Q
                         net (fo=9, routed)           0.140     1.793    U2/sec_reg[7]_0[0]
    SLICE_X3Y76          LUT5 (Prop_lut5_I2_O)        0.048     1.841 r  U2/sec[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    U2/p_0_in[3]
    SLICE_X3Y76          FDRE                                         r  U2/sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.846     2.001    U2/CLK
    SLICE_X3Y76          FDRE                                         r  U2/sec_reg[3]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.107     1.609    U2/sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U2/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.579     1.489    U2/CLK
    SLICE_X2Y76          FDRE                                         r  U2/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U2/sec_reg[0]/Q
                         net (fo=9, routed)           0.141     1.794    U2/sec_reg[7]_0[0]
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.045     1.839 r  U2/sec[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    U2/p_0_in[1]
    SLICE_X3Y76          FDRE                                         r  U2/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.846     2.001    U2/CLK
    SLICE_X3Y76          FDRE                                         r  U2/sec_reg[1]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.092     1.594    U2/sec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U2/sec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.579     1.489    U2/CLK
    SLICE_X2Y76          FDRE                                         r  U2/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.653 r  U2/sec_reg[0]/Q
                         net (fo=9, routed)           0.140     1.793    U2/sec_reg[7]_0[0]
    SLICE_X3Y76          LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  U2/sec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    U2/p_0_in[2]
    SLICE_X3Y76          FDRE                                         r  U2/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.846     2.001    U2/CLK
    SLICE_X3Y76          FDRE                                         r  U2/sec_reg[2]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.091     1.593    U2/sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U1/reg_start_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U1/reg_start_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.581     1.491    U1/CLK
    SLICE_X0Y78          FDRE                                         r  U1/reg_start_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128     1.619 r  U1/reg_start_reg[0]/Q
                         net (fo=2, routed)           0.134     1.753    U1/reg_start[0]
    SLICE_X0Y78          FDRE                                         r  U1/reg_start_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.850     2.004    U1/CLK
    SLICE_X0Y78          FDRE                                         r  U1/reg_start_reg[1]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.012     1.503    U1/reg_start_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U2/min_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U5/x7seg_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.447%)  route 0.169ns (47.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.577     1.487    U2/CLK
    SLICE_X4Y73          FDRE                                         r  U2/min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U2/min_reg[0]/Q
                         net (fo=9, routed)           0.169     1.797    U5/bbstub_bcd[7][0]
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  U5/x7seg_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    U5/x7seg_data[0]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  U5/x7seg_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.844     1.998    U5/CLK
    SLICE_X4Y74          FDRE                                         r  U5/x7seg_data_reg[0]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.091     1.590    U5/x7seg_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U2/min_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.227ns (64.210%)  route 0.127ns (35.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.581     1.491    U2/CLK
    SLICE_X3Y72          FDRE                                         r  U2/min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128     1.619 r  U2/min_reg[3]/Q
                         net (fo=11, routed)          0.127     1.746    U2/Q[3]
    SLICE_X3Y72          LUT6 (Prop_lut6_I1_O)        0.099     1.845 r  U2/min[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    U2/p_1_in[5]
    SLICE_X3Y72          FDRE                                         r  U2/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.849     2.003    U2/CLK
    SLICE_X3Y72          FDRE                                         r  U2/min_reg[5]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.092     1.583    U2/min_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U2/sec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/sec_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.906%)  route 0.200ns (49.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.581     1.491    U2/CLK
    SLICE_X2Y77          FDRE                                         r  U2/sec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  U2/sec_reg[5]/Q
                         net (fo=10, routed)          0.200     1.855    U2/sec_reg[7]_0[5]
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.043     1.898 r  U2/sec[6]_i_1/O
                         net (fo=1, routed)           0.000     1.898    U2/p_0_in[6]
    SLICE_X2Y77          FDRE                                         r  U2/sec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.849     2.003    U2/CLK
    SLICE_X2Y77          FDRE                                         r  U2/sec_reg[6]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.131     1.622    U2/sec_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U2/min_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U2/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.978%)  route 0.186ns (50.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.581     1.491    U2/CLK
    SLICE_X3Y72          FDRE                                         r  U2/min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  U2/min_reg[2]/Q
                         net (fo=12, routed)          0.186     1.818    U2/Q[2]
    SLICE_X3Y72          LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  U2/min[4]_i_1/O
                         net (fo=1, routed)           0.000     1.863    U2/p_1_in[4]
    SLICE_X3Y72          FDRE                                         r  U2/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.849     2.003    U2/CLK
    SLICE_X3Y72          FDRE                                         r  U2/min_reg[4]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.092     1.583    U2/min_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y72     U0/clk_flag_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y70     U0/r_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y71     U0/r_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y71     U0/r_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y71     U0/r_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y71     U0/r_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y71     U0/r_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y69     U0/r_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y69     U0/r_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y72     U0/clk_flag_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y70     U0/r_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y71     U0/r_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y71     U0/r_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y71     U0/r_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y71     U0/r_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y71     U0/r_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y70     U0/r_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y70     U0/r_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y71     U0/r_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y70     U0/r_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y70     U0/r_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y70     U0/r_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y78     U1/reg_start_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y78     U1/reg_start_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y78     U1/start_flag_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y78     U2/Cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y72     U0/clk_flag_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y72     U0/clk_flag_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y70     U0/r_cnt_reg[0]/C



