// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module backend(
  input         clock,
                reset,
                io_flush,
  output        io_backend_memory_response_ready,
  input         io_backend_memory_response_valid,
  input  [31:0] io_backend_memory_response_bits_addr,
                io_backend_memory_response_bits_data,
  input  [3:0]  io_backend_memory_response_bits_MOB_index,
  input         io_backend_memory_request_ready,
  output        io_backend_memory_request_valid,
  output [31:0] io_backend_memory_request_bits_addr,
                io_backend_memory_request_bits_data,
  output [1:0]  io_backend_memory_request_bits_memory_type,
                io_backend_memory_request_bits_access_width,
  output [3:0]  io_backend_memory_request_bits_MOB_index,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
                io_commit_bits_violation,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [4:0]  io_commit_bits_RDold_0,
                io_commit_bits_RDold_1,
                io_commit_bits_RDold_2,
                io_commit_bits_RDold_3,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
  output [5:0]  io_PC_file_exec_addr,
  input  [31:0] io_PC_file_exec_data,
                io_fetch_PC,
  output        io_backend_packet_0_ready,
  input         io_backend_packet_0_valid,
                io_backend_packet_0_bits_ready_bits_RS1_ready,
                io_backend_packet_0_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_0_bits_RDold,
  input  [6:0]  io_backend_packet_0_bits_RD,
  input         io_backend_packet_0_bits_RD_valid,
  input  [6:0]  io_backend_packet_0_bits_RS1,
  input         io_backend_packet_0_bits_RS1_valid,
  input  [6:0]  io_backend_packet_0_bits_RS2,
  input         io_backend_packet_0_bits_RS2_valid,
  input  [20:0] io_backend_packet_0_bits_IMM,
  input  [2:0]  io_backend_packet_0_bits_FUNCT3,
  input  [1:0]  io_backend_packet_0_bits_packet_index,
  input  [5:0]  io_backend_packet_0_bits_ROB_index,
  input  [3:0]  io_backend_packet_0_bits_MOB_index,
                io_backend_packet_0_bits_FTQ_index,
  input  [4:0]  io_backend_packet_0_bits_instructionType,
  input  [1:0]  io_backend_packet_0_bits_portID,
                io_backend_packet_0_bits_RS_type,
  input         io_backend_packet_0_bits_needs_ALU,
                io_backend_packet_0_bits_needs_branch_unit,
                io_backend_packet_0_bits_needs_CSRs,
                io_backend_packet_0_bits_SUBTRACT,
                io_backend_packet_0_bits_MULTIPLY,
                io_backend_packet_0_bits_IS_IMM,
  input  [1:0]  io_backend_packet_0_bits_memory_type,
                io_backend_packet_0_bits_access_width,
  input  [63:0] io_backend_packet_0_bits_instruction_ID,
  output        io_backend_packet_1_ready,
  input         io_backend_packet_1_valid,
                io_backend_packet_1_bits_ready_bits_RS1_ready,
                io_backend_packet_1_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_1_bits_RDold,
  input  [6:0]  io_backend_packet_1_bits_RD,
  input         io_backend_packet_1_bits_RD_valid,
  input  [6:0]  io_backend_packet_1_bits_RS1,
  input         io_backend_packet_1_bits_RS1_valid,
  input  [6:0]  io_backend_packet_1_bits_RS2,
  input         io_backend_packet_1_bits_RS2_valid,
  input  [20:0] io_backend_packet_1_bits_IMM,
  input  [2:0]  io_backend_packet_1_bits_FUNCT3,
  input  [1:0]  io_backend_packet_1_bits_packet_index,
  input  [5:0]  io_backend_packet_1_bits_ROB_index,
  input  [3:0]  io_backend_packet_1_bits_MOB_index,
                io_backend_packet_1_bits_FTQ_index,
  input  [4:0]  io_backend_packet_1_bits_instructionType,
  input  [1:0]  io_backend_packet_1_bits_portID,
                io_backend_packet_1_bits_RS_type,
  input         io_backend_packet_1_bits_needs_ALU,
                io_backend_packet_1_bits_needs_branch_unit,
                io_backend_packet_1_bits_needs_CSRs,
                io_backend_packet_1_bits_SUBTRACT,
                io_backend_packet_1_bits_MULTIPLY,
                io_backend_packet_1_bits_IS_IMM,
  input  [1:0]  io_backend_packet_1_bits_memory_type,
                io_backend_packet_1_bits_access_width,
  input  [63:0] io_backend_packet_1_bits_instruction_ID,
  output        io_backend_packet_2_ready,
  input         io_backend_packet_2_valid,
                io_backend_packet_2_bits_ready_bits_RS1_ready,
                io_backend_packet_2_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_2_bits_RDold,
  input  [6:0]  io_backend_packet_2_bits_RD,
  input         io_backend_packet_2_bits_RD_valid,
  input  [6:0]  io_backend_packet_2_bits_RS1,
  input         io_backend_packet_2_bits_RS1_valid,
  input  [6:0]  io_backend_packet_2_bits_RS2,
  input         io_backend_packet_2_bits_RS2_valid,
  input  [20:0] io_backend_packet_2_bits_IMM,
  input  [2:0]  io_backend_packet_2_bits_FUNCT3,
  input  [1:0]  io_backend_packet_2_bits_packet_index,
  input  [5:0]  io_backend_packet_2_bits_ROB_index,
  input  [3:0]  io_backend_packet_2_bits_MOB_index,
                io_backend_packet_2_bits_FTQ_index,
  input  [4:0]  io_backend_packet_2_bits_instructionType,
  input  [1:0]  io_backend_packet_2_bits_portID,
                io_backend_packet_2_bits_RS_type,
  input         io_backend_packet_2_bits_needs_ALU,
                io_backend_packet_2_bits_needs_branch_unit,
                io_backend_packet_2_bits_needs_CSRs,
                io_backend_packet_2_bits_SUBTRACT,
                io_backend_packet_2_bits_MULTIPLY,
                io_backend_packet_2_bits_IS_IMM,
  input  [1:0]  io_backend_packet_2_bits_memory_type,
                io_backend_packet_2_bits_access_width,
  input  [63:0] io_backend_packet_2_bits_instruction_ID,
  output        io_backend_packet_3_ready,
  input         io_backend_packet_3_valid,
                io_backend_packet_3_bits_ready_bits_RS1_ready,
                io_backend_packet_3_bits_ready_bits_RS2_ready,
  input  [4:0]  io_backend_packet_3_bits_RDold,
  input  [6:0]  io_backend_packet_3_bits_RD,
  input         io_backend_packet_3_bits_RD_valid,
  input  [6:0]  io_backend_packet_3_bits_RS1,
  input         io_backend_packet_3_bits_RS1_valid,
  input  [6:0]  io_backend_packet_3_bits_RS2,
  input         io_backend_packet_3_bits_RS2_valid,
  input  [20:0] io_backend_packet_3_bits_IMM,
  input  [2:0]  io_backend_packet_3_bits_FUNCT3,
  input  [1:0]  io_backend_packet_3_bits_packet_index,
  input  [5:0]  io_backend_packet_3_bits_ROB_index,
  input  [3:0]  io_backend_packet_3_bits_MOB_index,
                io_backend_packet_3_bits_FTQ_index,
  input  [4:0]  io_backend_packet_3_bits_instructionType,
  input  [1:0]  io_backend_packet_3_bits_portID,
                io_backend_packet_3_bits_RS_type,
  input         io_backend_packet_3_bits_needs_ALU,
                io_backend_packet_3_bits_needs_branch_unit,
                io_backend_packet_3_bits_needs_CSRs,
                io_backend_packet_3_bits_SUBTRACT,
                io_backend_packet_3_bits_MULTIPLY,
                io_backend_packet_3_bits_IS_IMM,
  input  [1:0]  io_backend_packet_3_bits_memory_type,
                io_backend_packet_3_bits_access_width,
  input  [63:0] io_backend_packet_3_bits_instruction_ID,
  output        io_FU_outputs_0_valid,
  output [6:0]  io_FU_outputs_0_bits_RD,
  output [31:0] io_FU_outputs_0_bits_RD_data,
  output        io_FU_outputs_0_bits_RD_valid,
  output [31:0] io_FU_outputs_0_bits_fetch_PC,
  output        io_FU_outputs_0_bits_branch_taken,
  output [31:0] io_FU_outputs_0_bits_target_address,
  output        io_FU_outputs_0_bits_branch_valid,
  output [31:0] io_FU_outputs_0_bits_address,
  output [1:0]  io_FU_outputs_0_bits_memory_type,
                io_FU_outputs_0_bits_access_width,
  output        io_FU_outputs_0_bits_is_unsigned,
  output [31:0] io_FU_outputs_0_bits_wr_data,
  output [3:0]  io_FU_outputs_0_bits_MOB_index,
  output [5:0]  io_FU_outputs_0_bits_ROB_index,
  output [3:0]  io_FU_outputs_0_bits_FTQ_index,
  output [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  output        io_FU_outputs_0_bits_violation,
                io_FU_outputs_1_valid,
  output [6:0]  io_FU_outputs_1_bits_RD,
  output [31:0] io_FU_outputs_1_bits_RD_data,
  output        io_FU_outputs_1_bits_RD_valid,
  output [31:0] io_FU_outputs_1_bits_fetch_PC,
  output        io_FU_outputs_1_bits_branch_taken,
  output [31:0] io_FU_outputs_1_bits_target_address,
  output        io_FU_outputs_1_bits_branch_valid,
  output [31:0] io_FU_outputs_1_bits_address,
  output [1:0]  io_FU_outputs_1_bits_memory_type,
                io_FU_outputs_1_bits_access_width,
  output        io_FU_outputs_1_bits_is_unsigned,
  output [31:0] io_FU_outputs_1_bits_wr_data,
  output [3:0]  io_FU_outputs_1_bits_MOB_index,
  output [5:0]  io_FU_outputs_1_bits_ROB_index,
  output [3:0]  io_FU_outputs_1_bits_FTQ_index,
  output [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  output        io_FU_outputs_1_bits_violation,
                io_FU_outputs_2_valid,
  output [6:0]  io_FU_outputs_2_bits_RD,
  output [31:0] io_FU_outputs_2_bits_RD_data,
  output        io_FU_outputs_2_bits_RD_valid,
  output [31:0] io_FU_outputs_2_bits_fetch_PC,
  output        io_FU_outputs_2_bits_branch_taken,
  output [31:0] io_FU_outputs_2_bits_target_address,
  output        io_FU_outputs_2_bits_branch_valid,
  output [31:0] io_FU_outputs_2_bits_address,
  output [1:0]  io_FU_outputs_2_bits_memory_type,
                io_FU_outputs_2_bits_access_width,
  output        io_FU_outputs_2_bits_is_unsigned,
  output [31:0] io_FU_outputs_2_bits_wr_data,
  output [3:0]  io_FU_outputs_2_bits_MOB_index,
  output [5:0]  io_FU_outputs_2_bits_ROB_index,
  output [3:0]  io_FU_outputs_2_bits_FTQ_index,
  output [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  output        io_FU_outputs_2_bits_violation,
                io_FU_outputs_3_valid,
  output [6:0]  io_FU_outputs_3_bits_RD,
  output [31:0] io_FU_outputs_3_bits_RD_data,
  output        io_FU_outputs_3_bits_RD_valid,
  output [31:0] io_FU_outputs_3_bits_fetch_PC,
  output        io_FU_outputs_3_bits_branch_taken,
  output [31:0] io_FU_outputs_3_bits_target_address,
  output        io_FU_outputs_3_bits_branch_valid,
  output [31:0] io_FU_outputs_3_bits_address,
  output [1:0]  io_FU_outputs_3_bits_memory_type,
                io_FU_outputs_3_bits_access_width,
  output        io_FU_outputs_3_bits_is_unsigned,
  output [31:0] io_FU_outputs_3_bits_wr_data,
  output [3:0]  io_FU_outputs_3_bits_MOB_index,
  output [5:0]  io_FU_outputs_3_bits_ROB_index,
  output [3:0]  io_FU_outputs_3_bits_FTQ_index,
  output [1:0]  io_FU_outputs_3_bits_fetch_packet_index,
  output        io_FU_outputs_3_bits_violation
);

  wire        _AGU_io_FU_output_valid;
  wire [6:0]  _AGU_io_FU_output_bits_RD;
  wire [31:0] _AGU_io_FU_output_bits_address;
  wire [1:0]  _AGU_io_FU_output_bits_memory_type;
  wire [1:0]  _AGU_io_FU_output_bits_access_width;
  wire        _AGU_io_FU_output_bits_is_unsigned;
  wire [31:0] _AGU_io_FU_output_bits_wr_data;
  wire [3:0]  _AGU_io_FU_output_bits_MOB_index;
  wire        _FU2_io_FU_input_ready;
  wire        _FU2_io_FU_output_valid;
  wire [6:0]  _FU2_io_FU_output_bits_RD;
  wire [31:0] _FU2_io_FU_output_bits_RD_data;
  wire        _FU2_io_FU_output_bits_RD_valid;
  wire [31:0] _FU2_io_FU_output_bits_fetch_PC;
  wire        _FU2_io_FU_output_bits_branch_taken;
  wire [31:0] _FU2_io_FU_output_bits_target_address;
  wire        _FU2_io_FU_output_bits_branch_valid;
  wire [31:0] _FU2_io_FU_output_bits_address;
  wire [1:0]  _FU2_io_FU_output_bits_memory_type;
  wire [1:0]  _FU2_io_FU_output_bits_access_width;
  wire        _FU2_io_FU_output_bits_is_unsigned;
  wire [31:0] _FU2_io_FU_output_bits_wr_data;
  wire [3:0]  _FU2_io_FU_output_bits_MOB_index;
  wire [5:0]  _FU2_io_FU_output_bits_ROB_index;
  wire [3:0]  _FU2_io_FU_output_bits_FTQ_index;
  wire [1:0]  _FU2_io_FU_output_bits_fetch_packet_index;
  wire        _FU2_io_FU_output_bits_violation;
  wire        _FU1_io_FU_input_ready;
  wire        _FU1_io_FU_output_valid;
  wire [6:0]  _FU1_io_FU_output_bits_RD;
  wire [31:0] _FU1_io_FU_output_bits_RD_data;
  wire        _FU1_io_FU_output_bits_RD_valid;
  wire [31:0] _FU1_io_FU_output_bits_fetch_PC;
  wire        _FU1_io_FU_output_bits_branch_taken;
  wire [31:0] _FU1_io_FU_output_bits_target_address;
  wire        _FU1_io_FU_output_bits_branch_valid;
  wire [31:0] _FU1_io_FU_output_bits_address;
  wire [1:0]  _FU1_io_FU_output_bits_memory_type;
  wire [1:0]  _FU1_io_FU_output_bits_access_width;
  wire        _FU1_io_FU_output_bits_is_unsigned;
  wire [31:0] _FU1_io_FU_output_bits_wr_data;
  wire [3:0]  _FU1_io_FU_output_bits_MOB_index;
  wire [5:0]  _FU1_io_FU_output_bits_ROB_index;
  wire [3:0]  _FU1_io_FU_output_bits_FTQ_index;
  wire [1:0]  _FU1_io_FU_output_bits_fetch_packet_index;
  wire        _FU1_io_FU_output_bits_violation;
  wire        _FU0_io_FU_input_ready;
  wire        _FU0_io_FU_output_valid;
  wire [6:0]  _FU0_io_FU_output_bits_RD;
  wire [31:0] _FU0_io_FU_output_bits_RD_data;
  wire        _FU0_io_FU_output_bits_RD_valid;
  wire [31:0] _FU0_io_FU_output_bits_fetch_PC;
  wire        _FU0_io_FU_output_bits_branch_taken;
  wire [31:0] _FU0_io_FU_output_bits_target_address;
  wire        _FU0_io_FU_output_bits_branch_valid;
  wire [31:0] _FU0_io_FU_output_bits_address;
  wire [1:0]  _FU0_io_FU_output_bits_memory_type;
  wire [1:0]  _FU0_io_FU_output_bits_access_width;
  wire        _FU0_io_FU_output_bits_is_unsigned;
  wire [31:0] _FU0_io_FU_output_bits_wr_data;
  wire [3:0]  _FU0_io_FU_output_bits_MOB_index;
  wire [5:0]  _FU0_io_FU_output_bits_ROB_index;
  wire [3:0]  _FU0_io_FU_output_bits_FTQ_index;
  wire [1:0]  _FU0_io_FU_output_bits_fetch_packet_index;
  wire        _FU0_io_FU_output_bits_violation;
  wire [31:0] _INT_PRF_io_rdata_0;
  wire [31:0] _INT_PRF_io_rdata_1;
  wire [31:0] _INT_PRF_io_rdata_2;
  wire [31:0] _INT_PRF_io_rdata_3;
  wire [31:0] _INT_PRF_io_rdata_4;
  wire [31:0] _INT_PRF_io_rdata_5;
  wire [31:0] _INT_PRF_io_rdata_6;
  wire [31:0] _INT_PRF_io_rdata_7;
  wire        _MOB_io_reserve_0_ready;
  wire        _MOB_io_reserve_1_ready;
  wire        _MOB_io_reserve_2_ready;
  wire        _MOB_io_reserve_3_ready;
  wire [3:0]  _MOB_io_reserved_pointers_0_bits;
  wire [3:0]  _MOB_io_reserved_pointers_1_bits;
  wire [3:0]  _MOB_io_reserved_pointers_2_bits;
  wire [3:0]  _MOB_io_reserved_pointers_3_bits;
  wire        _MOB_io_MOB_output_valid;
  wire [6:0]  _MOB_io_MOB_output_bits_RD;
  wire [31:0] _MOB_io_MOB_output_bits_RD_data;
  wire        _MOB_io_MOB_output_bits_RD_valid;
  wire [31:0] _MOB_io_MOB_output_bits_fetch_PC;
  wire        _MOB_io_MOB_output_bits_branch_taken;
  wire [31:0] _MOB_io_MOB_output_bits_target_address;
  wire        _MOB_io_MOB_output_bits_branch_valid;
  wire [31:0] _MOB_io_MOB_output_bits_address;
  wire [1:0]  _MOB_io_MOB_output_bits_memory_type;
  wire [1:0]  _MOB_io_MOB_output_bits_access_width;
  wire        _MOB_io_MOB_output_bits_is_unsigned;
  wire [31:0] _MOB_io_MOB_output_bits_wr_data;
  wire [3:0]  _MOB_io_MOB_output_bits_MOB_index;
  wire [5:0]  _MOB_io_MOB_output_bits_ROB_index;
  wire [3:0]  _MOB_io_MOB_output_bits_FTQ_index;
  wire [1:0]  _MOB_io_MOB_output_bits_fetch_packet_index;
  wire        _MOB_io_MOB_output_bits_violation;
  wire        _MEM_RS_io_backend_packet_0_ready;
  wire        _MEM_RS_io_backend_packet_1_ready;
  wire        _MEM_RS_io_backend_packet_2_ready;
  wire        _MEM_RS_io_backend_packet_3_ready;
  wire        _MEM_RS_io_RF_inputs_0_valid;
  wire [6:0]  _MEM_RS_io_RF_inputs_0_bits_RD;
  wire [6:0]  _MEM_RS_io_RF_inputs_0_bits_RS1;
  wire [6:0]  _MEM_RS_io_RF_inputs_0_bits_RS2;
  wire [20:0] _MEM_RS_io_RF_inputs_0_bits_IMM;
  wire [2:0]  _MEM_RS_io_RF_inputs_0_bits_FUNCT3;
  wire [3:0]  _MEM_RS_io_RF_inputs_0_bits_MOB_index;
  wire [1:0]  _MEM_RS_io_RF_inputs_0_bits_memory_type;
  wire [1:0]  _MEM_RS_io_RF_inputs_0_bits_access_width;
  wire        _INT_RS_io_backend_packet_0_ready;
  wire        _INT_RS_io_backend_packet_1_ready;
  wire        _INT_RS_io_backend_packet_2_ready;
  wire        _INT_RS_io_backend_packet_3_ready;
  wire        _INT_RS_io_RF_inputs_0_valid;
  wire        _INT_RS_io_RF_inputs_0_bits_ready_bits_RS1_ready;
  wire        _INT_RS_io_RF_inputs_0_bits_ready_bits_RS2_ready;
  wire [4:0]  _INT_RS_io_RF_inputs_0_bits_RDold;
  wire [6:0]  _INT_RS_io_RF_inputs_0_bits_RD;
  wire        _INT_RS_io_RF_inputs_0_bits_RD_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_0_bits_RS1;
  wire        _INT_RS_io_RF_inputs_0_bits_RS1_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_0_bits_RS2;
  wire        _INT_RS_io_RF_inputs_0_bits_RS2_valid;
  wire [20:0] _INT_RS_io_RF_inputs_0_bits_IMM;
  wire [2:0]  _INT_RS_io_RF_inputs_0_bits_FUNCT3;
  wire [1:0]  _INT_RS_io_RF_inputs_0_bits_packet_index;
  wire [5:0]  _INT_RS_io_RF_inputs_0_bits_ROB_index;
  wire [3:0]  _INT_RS_io_RF_inputs_0_bits_MOB_index;
  wire [3:0]  _INT_RS_io_RF_inputs_0_bits_FTQ_index;
  wire [4:0]  _INT_RS_io_RF_inputs_0_bits_instructionType;
  wire [1:0]  _INT_RS_io_RF_inputs_0_bits_portID;
  wire [1:0]  _INT_RS_io_RF_inputs_0_bits_RS_type;
  wire        _INT_RS_io_RF_inputs_0_bits_needs_ALU;
  wire        _INT_RS_io_RF_inputs_0_bits_needs_branch_unit;
  wire        _INT_RS_io_RF_inputs_0_bits_needs_CSRs;
  wire        _INT_RS_io_RF_inputs_0_bits_SUBTRACT;
  wire        _INT_RS_io_RF_inputs_0_bits_MULTIPLY;
  wire        _INT_RS_io_RF_inputs_0_bits_IS_IMM;
  wire [1:0]  _INT_RS_io_RF_inputs_0_bits_memory_type;
  wire [1:0]  _INT_RS_io_RF_inputs_0_bits_access_width;
  wire [63:0] _INT_RS_io_RF_inputs_0_bits_instruction_ID;
  wire        _INT_RS_io_RF_inputs_1_valid;
  wire        _INT_RS_io_RF_inputs_1_bits_ready_bits_RS1_ready;
  wire        _INT_RS_io_RF_inputs_1_bits_ready_bits_RS2_ready;
  wire [4:0]  _INT_RS_io_RF_inputs_1_bits_RDold;
  wire [6:0]  _INT_RS_io_RF_inputs_1_bits_RD;
  wire        _INT_RS_io_RF_inputs_1_bits_RD_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_1_bits_RS1;
  wire        _INT_RS_io_RF_inputs_1_bits_RS1_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_1_bits_RS2;
  wire        _INT_RS_io_RF_inputs_1_bits_RS2_valid;
  wire [20:0] _INT_RS_io_RF_inputs_1_bits_IMM;
  wire [2:0]  _INT_RS_io_RF_inputs_1_bits_FUNCT3;
  wire [1:0]  _INT_RS_io_RF_inputs_1_bits_packet_index;
  wire [5:0]  _INT_RS_io_RF_inputs_1_bits_ROB_index;
  wire [3:0]  _INT_RS_io_RF_inputs_1_bits_MOB_index;
  wire [3:0]  _INT_RS_io_RF_inputs_1_bits_FTQ_index;
  wire [4:0]  _INT_RS_io_RF_inputs_1_bits_instructionType;
  wire [1:0]  _INT_RS_io_RF_inputs_1_bits_portID;
  wire [1:0]  _INT_RS_io_RF_inputs_1_bits_RS_type;
  wire        _INT_RS_io_RF_inputs_1_bits_needs_ALU;
  wire        _INT_RS_io_RF_inputs_1_bits_needs_branch_unit;
  wire        _INT_RS_io_RF_inputs_1_bits_needs_CSRs;
  wire        _INT_RS_io_RF_inputs_1_bits_SUBTRACT;
  wire        _INT_RS_io_RF_inputs_1_bits_MULTIPLY;
  wire        _INT_RS_io_RF_inputs_1_bits_IS_IMM;
  wire [1:0]  _INT_RS_io_RF_inputs_1_bits_memory_type;
  wire [1:0]  _INT_RS_io_RF_inputs_1_bits_access_width;
  wire [63:0] _INT_RS_io_RF_inputs_1_bits_instruction_ID;
  wire        _INT_RS_io_RF_inputs_2_valid;
  wire        _INT_RS_io_RF_inputs_2_bits_ready_bits_RS1_ready;
  wire        _INT_RS_io_RF_inputs_2_bits_ready_bits_RS2_ready;
  wire [4:0]  _INT_RS_io_RF_inputs_2_bits_RDold;
  wire [6:0]  _INT_RS_io_RF_inputs_2_bits_RD;
  wire        _INT_RS_io_RF_inputs_2_bits_RD_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_2_bits_RS1;
  wire        _INT_RS_io_RF_inputs_2_bits_RS1_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_2_bits_RS2;
  wire        _INT_RS_io_RF_inputs_2_bits_RS2_valid;
  wire [20:0] _INT_RS_io_RF_inputs_2_bits_IMM;
  wire [2:0]  _INT_RS_io_RF_inputs_2_bits_FUNCT3;
  wire [1:0]  _INT_RS_io_RF_inputs_2_bits_packet_index;
  wire [5:0]  _INT_RS_io_RF_inputs_2_bits_ROB_index;
  wire [3:0]  _INT_RS_io_RF_inputs_2_bits_MOB_index;
  wire [3:0]  _INT_RS_io_RF_inputs_2_bits_FTQ_index;
  wire [4:0]  _INT_RS_io_RF_inputs_2_bits_instructionType;
  wire [1:0]  _INT_RS_io_RF_inputs_2_bits_portID;
  wire [1:0]  _INT_RS_io_RF_inputs_2_bits_RS_type;
  wire        _INT_RS_io_RF_inputs_2_bits_needs_ALU;
  wire        _INT_RS_io_RF_inputs_2_bits_needs_branch_unit;
  wire        _INT_RS_io_RF_inputs_2_bits_needs_CSRs;
  wire        _INT_RS_io_RF_inputs_2_bits_SUBTRACT;
  wire        _INT_RS_io_RF_inputs_2_bits_MULTIPLY;
  wire        _INT_RS_io_RF_inputs_2_bits_IS_IMM;
  wire [1:0]  _INT_RS_io_RF_inputs_2_bits_memory_type;
  wire [1:0]  _INT_RS_io_RF_inputs_2_bits_access_width;
  wire [63:0] _INT_RS_io_RF_inputs_2_bits_instruction_ID;
  wire        backend_can_allocate =
    _MEM_RS_io_backend_packet_0_ready & _MEM_RS_io_backend_packet_1_ready
    & _MEM_RS_io_backend_packet_2_ready & _MEM_RS_io_backend_packet_3_ready
    & _INT_RS_io_backend_packet_0_ready & _INT_RS_io_backend_packet_1_ready
    & _INT_RS_io_backend_packet_2_ready & _INT_RS_io_backend_packet_3_ready
    & _MOB_io_reserve_0_ready & _MOB_io_reserve_1_ready & _MOB_io_reserve_2_ready
    & _MOB_io_reserve_3_ready;
  wire        _MOB_io_reserve_0_valid_T = io_backend_packet_0_bits_RS_type == 2'h1;
  wire        _MOB_io_reserve_1_valid_T = io_backend_packet_1_bits_RS_type == 2'h1;
  wire        _MOB_io_reserve_2_valid_T = io_backend_packet_2_bits_RS_type == 2'h1;
  wire        _MOB_io_reserve_3_valid_T = io_backend_packet_3_bits_RS_type == 2'h1;
  reg         read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS1_ready;
  reg         read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS2_ready;
  reg  [4:0]  read_decoded_instructions_0_decoded_instruction_REG_RDold;
  reg  [6:0]  read_decoded_instructions_0_decoded_instruction_REG_RD;
  reg         read_decoded_instructions_0_decoded_instruction_REG_RD_valid;
  reg  [6:0]  read_decoded_instructions_0_decoded_instruction_REG_RS1;
  reg         read_decoded_instructions_0_decoded_instruction_REG_RS1_valid;
  reg  [6:0]  read_decoded_instructions_0_decoded_instruction_REG_RS2;
  reg         read_decoded_instructions_0_decoded_instruction_REG_RS2_valid;
  reg  [20:0] read_decoded_instructions_0_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_0_decoded_instruction_REG_FUNCT3;
  reg  [1:0]  read_decoded_instructions_0_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_0_decoded_instruction_REG_ROB_index;
  reg  [3:0]  read_decoded_instructions_0_decoded_instruction_REG_MOB_index;
  reg  [3:0]  read_decoded_instructions_0_decoded_instruction_REG_FTQ_index;
  reg  [4:0]  read_decoded_instructions_0_decoded_instruction_REG_instructionType;
  reg  [1:0]  read_decoded_instructions_0_decoded_instruction_REG_portID;
  reg  [1:0]  read_decoded_instructions_0_decoded_instruction_REG_RS_type;
  reg         read_decoded_instructions_0_decoded_instruction_REG_needs_ALU;
  reg         read_decoded_instructions_0_decoded_instruction_REG_needs_branch_unit;
  reg         read_decoded_instructions_0_decoded_instruction_REG_needs_CSRs;
  reg         read_decoded_instructions_0_decoded_instruction_REG_SUBTRACT;
  reg         read_decoded_instructions_0_decoded_instruction_REG_MULTIPLY;
  reg         read_decoded_instructions_0_decoded_instruction_REG_IS_IMM;
  reg  [1:0]  read_decoded_instructions_0_decoded_instruction_REG_memory_type;
  reg  [1:0]  read_decoded_instructions_0_decoded_instruction_REG_access_width;
  reg  [63:0] read_decoded_instructions_0_decoded_instruction_REG_instruction_ID;
  reg         read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS1_ready;
  reg         read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS2_ready;
  reg  [4:0]  read_decoded_instructions_1_decoded_instruction_REG_RDold;
  reg  [6:0]  read_decoded_instructions_1_decoded_instruction_REG_RD;
  reg         read_decoded_instructions_1_decoded_instruction_REG_RD_valid;
  reg  [6:0]  read_decoded_instructions_1_decoded_instruction_REG_RS1;
  reg         read_decoded_instructions_1_decoded_instruction_REG_RS1_valid;
  reg  [6:0]  read_decoded_instructions_1_decoded_instruction_REG_RS2;
  reg         read_decoded_instructions_1_decoded_instruction_REG_RS2_valid;
  reg  [20:0] read_decoded_instructions_1_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_1_decoded_instruction_REG_FUNCT3;
  reg  [1:0]  read_decoded_instructions_1_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_1_decoded_instruction_REG_ROB_index;
  reg  [3:0]  read_decoded_instructions_1_decoded_instruction_REG_MOB_index;
  reg  [3:0]  read_decoded_instructions_1_decoded_instruction_REG_FTQ_index;
  reg  [4:0]  read_decoded_instructions_1_decoded_instruction_REG_instructionType;
  reg  [1:0]  read_decoded_instructions_1_decoded_instruction_REG_portID;
  reg  [1:0]  read_decoded_instructions_1_decoded_instruction_REG_RS_type;
  reg         read_decoded_instructions_1_decoded_instruction_REG_needs_ALU;
  reg         read_decoded_instructions_1_decoded_instruction_REG_needs_branch_unit;
  reg         read_decoded_instructions_1_decoded_instruction_REG_needs_CSRs;
  reg         read_decoded_instructions_1_decoded_instruction_REG_SUBTRACT;
  reg         read_decoded_instructions_1_decoded_instruction_REG_MULTIPLY;
  reg         read_decoded_instructions_1_decoded_instruction_REG_IS_IMM;
  reg  [1:0]  read_decoded_instructions_1_decoded_instruction_REG_memory_type;
  reg  [1:0]  read_decoded_instructions_1_decoded_instruction_REG_access_width;
  reg  [63:0] read_decoded_instructions_1_decoded_instruction_REG_instruction_ID;
  reg         read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS1_ready;
  reg         read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS2_ready;
  reg  [4:0]  read_decoded_instructions_2_decoded_instruction_REG_RDold;
  reg  [6:0]  read_decoded_instructions_2_decoded_instruction_REG_RD;
  reg         read_decoded_instructions_2_decoded_instruction_REG_RD_valid;
  reg  [6:0]  read_decoded_instructions_2_decoded_instruction_REG_RS1;
  reg         read_decoded_instructions_2_decoded_instruction_REG_RS1_valid;
  reg  [6:0]  read_decoded_instructions_2_decoded_instruction_REG_RS2;
  reg         read_decoded_instructions_2_decoded_instruction_REG_RS2_valid;
  reg  [20:0] read_decoded_instructions_2_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_2_decoded_instruction_REG_FUNCT3;
  reg  [1:0]  read_decoded_instructions_2_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_2_decoded_instruction_REG_ROB_index;
  reg  [3:0]  read_decoded_instructions_2_decoded_instruction_REG_MOB_index;
  reg  [3:0]  read_decoded_instructions_2_decoded_instruction_REG_FTQ_index;
  reg  [4:0]  read_decoded_instructions_2_decoded_instruction_REG_instructionType;
  reg  [1:0]  read_decoded_instructions_2_decoded_instruction_REG_portID;
  reg  [1:0]  read_decoded_instructions_2_decoded_instruction_REG_RS_type;
  reg         read_decoded_instructions_2_decoded_instruction_REG_needs_ALU;
  reg         read_decoded_instructions_2_decoded_instruction_REG_needs_branch_unit;
  reg         read_decoded_instructions_2_decoded_instruction_REG_needs_CSRs;
  reg         read_decoded_instructions_2_decoded_instruction_REG_SUBTRACT;
  reg         read_decoded_instructions_2_decoded_instruction_REG_MULTIPLY;
  reg         read_decoded_instructions_2_decoded_instruction_REG_IS_IMM;
  reg  [1:0]  read_decoded_instructions_2_decoded_instruction_REG_memory_type;
  reg  [1:0]  read_decoded_instructions_2_decoded_instruction_REG_access_width;
  reg  [63:0] read_decoded_instructions_2_decoded_instruction_REG_instruction_ID;
  reg  [6:0]  read_decoded_instructions_3_decoded_instruction_REG_RD;
  reg  [20:0] read_decoded_instructions_3_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_3_decoded_instruction_REG_FUNCT3;
  reg  [3:0]  read_decoded_instructions_3_decoded_instruction_REG_MOB_index;
  reg  [1:0]  read_decoded_instructions_3_decoded_instruction_REG_memory_type;
  reg  [1:0]  read_decoded_instructions_3_decoded_instruction_REG_access_width;
  reg         FU0_io_FU_input_valid_REG;
  reg         FU1_io_FU_input_valid_REG;
  reg         FU2_io_FU_input_valid_REG;
  reg         AGU_io_FU_input_valid_REG;
  always @(posedge clock) begin
    read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS1_ready <=
      _INT_RS_io_RF_inputs_0_bits_ready_bits_RS1_ready;
    read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS2_ready <=
      _INT_RS_io_RF_inputs_0_bits_ready_bits_RS2_ready;
    read_decoded_instructions_0_decoded_instruction_REG_RDold <=
      _INT_RS_io_RF_inputs_0_bits_RDold;
    read_decoded_instructions_0_decoded_instruction_REG_RD <=
      _INT_RS_io_RF_inputs_0_bits_RD;
    read_decoded_instructions_0_decoded_instruction_REG_RD_valid <=
      _INT_RS_io_RF_inputs_0_bits_RD_valid;
    read_decoded_instructions_0_decoded_instruction_REG_RS1 <=
      _INT_RS_io_RF_inputs_0_bits_RS1;
    read_decoded_instructions_0_decoded_instruction_REG_RS1_valid <=
      _INT_RS_io_RF_inputs_0_bits_RS1_valid;
    read_decoded_instructions_0_decoded_instruction_REG_RS2 <=
      _INT_RS_io_RF_inputs_0_bits_RS2;
    read_decoded_instructions_0_decoded_instruction_REG_RS2_valid <=
      _INT_RS_io_RF_inputs_0_bits_RS2_valid;
    read_decoded_instructions_0_decoded_instruction_REG_IMM <=
      _INT_RS_io_RF_inputs_0_bits_IMM;
    read_decoded_instructions_0_decoded_instruction_REG_FUNCT3 <=
      _INT_RS_io_RF_inputs_0_bits_FUNCT3;
    read_decoded_instructions_0_decoded_instruction_REG_packet_index <=
      _INT_RS_io_RF_inputs_0_bits_packet_index;
    read_decoded_instructions_0_decoded_instruction_REG_ROB_index <=
      _INT_RS_io_RF_inputs_0_bits_ROB_index;
    read_decoded_instructions_0_decoded_instruction_REG_MOB_index <=
      _INT_RS_io_RF_inputs_0_bits_MOB_index;
    read_decoded_instructions_0_decoded_instruction_REG_FTQ_index <=
      _INT_RS_io_RF_inputs_0_bits_FTQ_index;
    read_decoded_instructions_0_decoded_instruction_REG_instructionType <=
      _INT_RS_io_RF_inputs_0_bits_instructionType;
    read_decoded_instructions_0_decoded_instruction_REG_portID <=
      _INT_RS_io_RF_inputs_0_bits_portID;
    read_decoded_instructions_0_decoded_instruction_REG_RS_type <=
      _INT_RS_io_RF_inputs_0_bits_RS_type;
    read_decoded_instructions_0_decoded_instruction_REG_needs_ALU <=
      _INT_RS_io_RF_inputs_0_bits_needs_ALU;
    read_decoded_instructions_0_decoded_instruction_REG_needs_branch_unit <=
      _INT_RS_io_RF_inputs_0_bits_needs_branch_unit;
    read_decoded_instructions_0_decoded_instruction_REG_needs_CSRs <=
      _INT_RS_io_RF_inputs_0_bits_needs_CSRs;
    read_decoded_instructions_0_decoded_instruction_REG_SUBTRACT <=
      _INT_RS_io_RF_inputs_0_bits_SUBTRACT;
    read_decoded_instructions_0_decoded_instruction_REG_MULTIPLY <=
      _INT_RS_io_RF_inputs_0_bits_MULTIPLY;
    read_decoded_instructions_0_decoded_instruction_REG_IS_IMM <=
      _INT_RS_io_RF_inputs_0_bits_IS_IMM;
    read_decoded_instructions_0_decoded_instruction_REG_memory_type <=
      _INT_RS_io_RF_inputs_0_bits_memory_type;
    read_decoded_instructions_0_decoded_instruction_REG_access_width <=
      _INT_RS_io_RF_inputs_0_bits_access_width;
    read_decoded_instructions_0_decoded_instruction_REG_instruction_ID <=
      _INT_RS_io_RF_inputs_0_bits_instruction_ID;
    read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS1_ready <=
      _INT_RS_io_RF_inputs_1_bits_ready_bits_RS1_ready;
    read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS2_ready <=
      _INT_RS_io_RF_inputs_1_bits_ready_bits_RS2_ready;
    read_decoded_instructions_1_decoded_instruction_REG_RDold <=
      _INT_RS_io_RF_inputs_1_bits_RDold;
    read_decoded_instructions_1_decoded_instruction_REG_RD <=
      _INT_RS_io_RF_inputs_1_bits_RD;
    read_decoded_instructions_1_decoded_instruction_REG_RD_valid <=
      _INT_RS_io_RF_inputs_1_bits_RD_valid;
    read_decoded_instructions_1_decoded_instruction_REG_RS1 <=
      _INT_RS_io_RF_inputs_1_bits_RS1;
    read_decoded_instructions_1_decoded_instruction_REG_RS1_valid <=
      _INT_RS_io_RF_inputs_1_bits_RS1_valid;
    read_decoded_instructions_1_decoded_instruction_REG_RS2 <=
      _INT_RS_io_RF_inputs_1_bits_RS2;
    read_decoded_instructions_1_decoded_instruction_REG_RS2_valid <=
      _INT_RS_io_RF_inputs_1_bits_RS2_valid;
    read_decoded_instructions_1_decoded_instruction_REG_IMM <=
      _INT_RS_io_RF_inputs_1_bits_IMM;
    read_decoded_instructions_1_decoded_instruction_REG_FUNCT3 <=
      _INT_RS_io_RF_inputs_1_bits_FUNCT3;
    read_decoded_instructions_1_decoded_instruction_REG_packet_index <=
      _INT_RS_io_RF_inputs_1_bits_packet_index;
    read_decoded_instructions_1_decoded_instruction_REG_ROB_index <=
      _INT_RS_io_RF_inputs_1_bits_ROB_index;
    read_decoded_instructions_1_decoded_instruction_REG_MOB_index <=
      _INT_RS_io_RF_inputs_1_bits_MOB_index;
    read_decoded_instructions_1_decoded_instruction_REG_FTQ_index <=
      _INT_RS_io_RF_inputs_1_bits_FTQ_index;
    read_decoded_instructions_1_decoded_instruction_REG_instructionType <=
      _INT_RS_io_RF_inputs_1_bits_instructionType;
    read_decoded_instructions_1_decoded_instruction_REG_portID <=
      _INT_RS_io_RF_inputs_1_bits_portID;
    read_decoded_instructions_1_decoded_instruction_REG_RS_type <=
      _INT_RS_io_RF_inputs_1_bits_RS_type;
    read_decoded_instructions_1_decoded_instruction_REG_needs_ALU <=
      _INT_RS_io_RF_inputs_1_bits_needs_ALU;
    read_decoded_instructions_1_decoded_instruction_REG_needs_branch_unit <=
      _INT_RS_io_RF_inputs_1_bits_needs_branch_unit;
    read_decoded_instructions_1_decoded_instruction_REG_needs_CSRs <=
      _INT_RS_io_RF_inputs_1_bits_needs_CSRs;
    read_decoded_instructions_1_decoded_instruction_REG_SUBTRACT <=
      _INT_RS_io_RF_inputs_1_bits_SUBTRACT;
    read_decoded_instructions_1_decoded_instruction_REG_MULTIPLY <=
      _INT_RS_io_RF_inputs_1_bits_MULTIPLY;
    read_decoded_instructions_1_decoded_instruction_REG_IS_IMM <=
      _INT_RS_io_RF_inputs_1_bits_IS_IMM;
    read_decoded_instructions_1_decoded_instruction_REG_memory_type <=
      _INT_RS_io_RF_inputs_1_bits_memory_type;
    read_decoded_instructions_1_decoded_instruction_REG_access_width <=
      _INT_RS_io_RF_inputs_1_bits_access_width;
    read_decoded_instructions_1_decoded_instruction_REG_instruction_ID <=
      _INT_RS_io_RF_inputs_1_bits_instruction_ID;
    read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS1_ready <=
      _INT_RS_io_RF_inputs_2_bits_ready_bits_RS1_ready;
    read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS2_ready <=
      _INT_RS_io_RF_inputs_2_bits_ready_bits_RS2_ready;
    read_decoded_instructions_2_decoded_instruction_REG_RDold <=
      _INT_RS_io_RF_inputs_2_bits_RDold;
    read_decoded_instructions_2_decoded_instruction_REG_RD <=
      _INT_RS_io_RF_inputs_2_bits_RD;
    read_decoded_instructions_2_decoded_instruction_REG_RD_valid <=
      _INT_RS_io_RF_inputs_2_bits_RD_valid;
    read_decoded_instructions_2_decoded_instruction_REG_RS1 <=
      _INT_RS_io_RF_inputs_2_bits_RS1;
    read_decoded_instructions_2_decoded_instruction_REG_RS1_valid <=
      _INT_RS_io_RF_inputs_2_bits_RS1_valid;
    read_decoded_instructions_2_decoded_instruction_REG_RS2 <=
      _INT_RS_io_RF_inputs_2_bits_RS2;
    read_decoded_instructions_2_decoded_instruction_REG_RS2_valid <=
      _INT_RS_io_RF_inputs_2_bits_RS2_valid;
    read_decoded_instructions_2_decoded_instruction_REG_IMM <=
      _INT_RS_io_RF_inputs_2_bits_IMM;
    read_decoded_instructions_2_decoded_instruction_REG_FUNCT3 <=
      _INT_RS_io_RF_inputs_2_bits_FUNCT3;
    read_decoded_instructions_2_decoded_instruction_REG_packet_index <=
      _INT_RS_io_RF_inputs_2_bits_packet_index;
    read_decoded_instructions_2_decoded_instruction_REG_ROB_index <=
      _INT_RS_io_RF_inputs_2_bits_ROB_index;
    read_decoded_instructions_2_decoded_instruction_REG_MOB_index <=
      _INT_RS_io_RF_inputs_2_bits_MOB_index;
    read_decoded_instructions_2_decoded_instruction_REG_FTQ_index <=
      _INT_RS_io_RF_inputs_2_bits_FTQ_index;
    read_decoded_instructions_2_decoded_instruction_REG_instructionType <=
      _INT_RS_io_RF_inputs_2_bits_instructionType;
    read_decoded_instructions_2_decoded_instruction_REG_portID <=
      _INT_RS_io_RF_inputs_2_bits_portID;
    read_decoded_instructions_2_decoded_instruction_REG_RS_type <=
      _INT_RS_io_RF_inputs_2_bits_RS_type;
    read_decoded_instructions_2_decoded_instruction_REG_needs_ALU <=
      _INT_RS_io_RF_inputs_2_bits_needs_ALU;
    read_decoded_instructions_2_decoded_instruction_REG_needs_branch_unit <=
      _INT_RS_io_RF_inputs_2_bits_needs_branch_unit;
    read_decoded_instructions_2_decoded_instruction_REG_needs_CSRs <=
      _INT_RS_io_RF_inputs_2_bits_needs_CSRs;
    read_decoded_instructions_2_decoded_instruction_REG_SUBTRACT <=
      _INT_RS_io_RF_inputs_2_bits_SUBTRACT;
    read_decoded_instructions_2_decoded_instruction_REG_MULTIPLY <=
      _INT_RS_io_RF_inputs_2_bits_MULTIPLY;
    read_decoded_instructions_2_decoded_instruction_REG_IS_IMM <=
      _INT_RS_io_RF_inputs_2_bits_IS_IMM;
    read_decoded_instructions_2_decoded_instruction_REG_memory_type <=
      _INT_RS_io_RF_inputs_2_bits_memory_type;
    read_decoded_instructions_2_decoded_instruction_REG_access_width <=
      _INT_RS_io_RF_inputs_2_bits_access_width;
    read_decoded_instructions_2_decoded_instruction_REG_instruction_ID <=
      _INT_RS_io_RF_inputs_2_bits_instruction_ID;
    read_decoded_instructions_3_decoded_instruction_REG_RD <=
      _MEM_RS_io_RF_inputs_0_bits_RD;
    read_decoded_instructions_3_decoded_instruction_REG_IMM <=
      _MEM_RS_io_RF_inputs_0_bits_IMM;
    read_decoded_instructions_3_decoded_instruction_REG_FUNCT3 <=
      _MEM_RS_io_RF_inputs_0_bits_FUNCT3;
    read_decoded_instructions_3_decoded_instruction_REG_MOB_index <=
      _MEM_RS_io_RF_inputs_0_bits_MOB_index;
    read_decoded_instructions_3_decoded_instruction_REG_memory_type <=
      _MEM_RS_io_RF_inputs_0_bits_memory_type;
    read_decoded_instructions_3_decoded_instruction_REG_access_width <=
      _MEM_RS_io_RF_inputs_0_bits_access_width;
    FU0_io_FU_input_valid_REG <= _INT_RS_io_RF_inputs_0_valid;
    FU1_io_FU_input_valid_REG <= _INT_RS_io_RF_inputs_1_valid;
    FU2_io_FU_input_valid_REG <= _INT_RS_io_RF_inputs_2_valid;
    AGU_io_FU_input_valid_REG <= _MEM_RS_io_RF_inputs_0_valid;
  end // always @(posedge)
  RS INT_RS (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_flush                                      (io_flush),
    .io_backend_packet_0_ready                     (_INT_RS_io_backend_packet_0_ready),
    .io_backend_packet_0_valid
      (io_backend_packet_0_bits_RS_type == 2'h0 & io_backend_packet_0_valid),
    .io_backend_packet_0_bits_ready_bits_RS1_ready
      (io_backend_packet_0_bits_ready_bits_RS1_ready),
    .io_backend_packet_0_bits_ready_bits_RS2_ready
      (io_backend_packet_0_bits_ready_bits_RS2_ready),
    .io_backend_packet_0_bits_RDold                (io_backend_packet_0_bits_RDold),
    .io_backend_packet_0_bits_RD                   (io_backend_packet_0_bits_RD),
    .io_backend_packet_0_bits_RD_valid             (io_backend_packet_0_bits_RD_valid),
    .io_backend_packet_0_bits_RS1                  (io_backend_packet_0_bits_RS1),
    .io_backend_packet_0_bits_RS1_valid            (io_backend_packet_0_bits_RS1_valid),
    .io_backend_packet_0_bits_RS2                  (io_backend_packet_0_bits_RS2),
    .io_backend_packet_0_bits_RS2_valid            (io_backend_packet_0_bits_RS2_valid),
    .io_backend_packet_0_bits_IMM                  (io_backend_packet_0_bits_IMM),
    .io_backend_packet_0_bits_FUNCT3               (io_backend_packet_0_bits_FUNCT3),
    .io_backend_packet_0_bits_packet_index
      (io_backend_packet_0_bits_packet_index),
    .io_backend_packet_0_bits_ROB_index            (io_backend_packet_0_bits_ROB_index),
    .io_backend_packet_0_bits_MOB_index            (io_backend_packet_0_bits_MOB_index),
    .io_backend_packet_0_bits_FTQ_index            (io_backend_packet_0_bits_FTQ_index),
    .io_backend_packet_0_bits_instructionType
      (io_backend_packet_0_bits_instructionType),
    .io_backend_packet_0_bits_portID               (io_backend_packet_0_bits_portID),
    .io_backend_packet_0_bits_RS_type              (io_backend_packet_0_bits_RS_type),
    .io_backend_packet_0_bits_needs_ALU            (io_backend_packet_0_bits_needs_ALU),
    .io_backend_packet_0_bits_needs_branch_unit
      (io_backend_packet_0_bits_needs_branch_unit),
    .io_backend_packet_0_bits_needs_CSRs           (io_backend_packet_0_bits_needs_CSRs),
    .io_backend_packet_0_bits_SUBTRACT             (io_backend_packet_0_bits_SUBTRACT),
    .io_backend_packet_0_bits_MULTIPLY             (io_backend_packet_0_bits_MULTIPLY),
    .io_backend_packet_0_bits_IS_IMM               (io_backend_packet_0_bits_IS_IMM),
    .io_backend_packet_0_bits_memory_type          (io_backend_packet_0_bits_memory_type),
    .io_backend_packet_0_bits_access_width
      (io_backend_packet_0_bits_access_width),
    .io_backend_packet_0_bits_instruction_ID
      (io_backend_packet_0_bits_instruction_ID),
    .io_backend_packet_1_ready                     (_INT_RS_io_backend_packet_1_ready),
    .io_backend_packet_1_valid
      (io_backend_packet_1_bits_RS_type == 2'h0 & io_backend_packet_1_valid),
    .io_backend_packet_1_bits_ready_bits_RS1_ready
      (io_backend_packet_1_bits_ready_bits_RS1_ready),
    .io_backend_packet_1_bits_ready_bits_RS2_ready
      (io_backend_packet_1_bits_ready_bits_RS2_ready),
    .io_backend_packet_1_bits_RDold                (io_backend_packet_1_bits_RDold),
    .io_backend_packet_1_bits_RD                   (io_backend_packet_1_bits_RD),
    .io_backend_packet_1_bits_RD_valid             (io_backend_packet_1_bits_RD_valid),
    .io_backend_packet_1_bits_RS1                  (io_backend_packet_1_bits_RS1),
    .io_backend_packet_1_bits_RS1_valid            (io_backend_packet_1_bits_RS1_valid),
    .io_backend_packet_1_bits_RS2                  (io_backend_packet_1_bits_RS2),
    .io_backend_packet_1_bits_RS2_valid            (io_backend_packet_1_bits_RS2_valid),
    .io_backend_packet_1_bits_IMM                  (io_backend_packet_1_bits_IMM),
    .io_backend_packet_1_bits_FUNCT3               (io_backend_packet_1_bits_FUNCT3),
    .io_backend_packet_1_bits_packet_index
      (io_backend_packet_1_bits_packet_index),
    .io_backend_packet_1_bits_ROB_index            (io_backend_packet_1_bits_ROB_index),
    .io_backend_packet_1_bits_MOB_index            (io_backend_packet_1_bits_MOB_index),
    .io_backend_packet_1_bits_FTQ_index            (io_backend_packet_1_bits_FTQ_index),
    .io_backend_packet_1_bits_instructionType
      (io_backend_packet_1_bits_instructionType),
    .io_backend_packet_1_bits_portID               (io_backend_packet_1_bits_portID),
    .io_backend_packet_1_bits_RS_type              (io_backend_packet_1_bits_RS_type),
    .io_backend_packet_1_bits_needs_ALU            (io_backend_packet_1_bits_needs_ALU),
    .io_backend_packet_1_bits_needs_branch_unit
      (io_backend_packet_1_bits_needs_branch_unit),
    .io_backend_packet_1_bits_needs_CSRs           (io_backend_packet_1_bits_needs_CSRs),
    .io_backend_packet_1_bits_SUBTRACT             (io_backend_packet_1_bits_SUBTRACT),
    .io_backend_packet_1_bits_MULTIPLY             (io_backend_packet_1_bits_MULTIPLY),
    .io_backend_packet_1_bits_IS_IMM               (io_backend_packet_1_bits_IS_IMM),
    .io_backend_packet_1_bits_memory_type          (io_backend_packet_1_bits_memory_type),
    .io_backend_packet_1_bits_access_width
      (io_backend_packet_1_bits_access_width),
    .io_backend_packet_1_bits_instruction_ID
      (io_backend_packet_1_bits_instruction_ID),
    .io_backend_packet_2_ready                     (_INT_RS_io_backend_packet_2_ready),
    .io_backend_packet_2_valid
      (io_backend_packet_2_bits_RS_type == 2'h0 & io_backend_packet_2_valid),
    .io_backend_packet_2_bits_ready_bits_RS1_ready
      (io_backend_packet_2_bits_ready_bits_RS1_ready),
    .io_backend_packet_2_bits_ready_bits_RS2_ready
      (io_backend_packet_2_bits_ready_bits_RS2_ready),
    .io_backend_packet_2_bits_RDold                (io_backend_packet_2_bits_RDold),
    .io_backend_packet_2_bits_RD                   (io_backend_packet_2_bits_RD),
    .io_backend_packet_2_bits_RD_valid             (io_backend_packet_2_bits_RD_valid),
    .io_backend_packet_2_bits_RS1                  (io_backend_packet_2_bits_RS1),
    .io_backend_packet_2_bits_RS1_valid            (io_backend_packet_2_bits_RS1_valid),
    .io_backend_packet_2_bits_RS2                  (io_backend_packet_2_bits_RS2),
    .io_backend_packet_2_bits_RS2_valid            (io_backend_packet_2_bits_RS2_valid),
    .io_backend_packet_2_bits_IMM                  (io_backend_packet_2_bits_IMM),
    .io_backend_packet_2_bits_FUNCT3               (io_backend_packet_2_bits_FUNCT3),
    .io_backend_packet_2_bits_packet_index
      (io_backend_packet_2_bits_packet_index),
    .io_backend_packet_2_bits_ROB_index            (io_backend_packet_2_bits_ROB_index),
    .io_backend_packet_2_bits_MOB_index            (io_backend_packet_2_bits_MOB_index),
    .io_backend_packet_2_bits_FTQ_index            (io_backend_packet_2_bits_FTQ_index),
    .io_backend_packet_2_bits_instructionType
      (io_backend_packet_2_bits_instructionType),
    .io_backend_packet_2_bits_portID               (io_backend_packet_2_bits_portID),
    .io_backend_packet_2_bits_RS_type              (io_backend_packet_2_bits_RS_type),
    .io_backend_packet_2_bits_needs_ALU            (io_backend_packet_2_bits_needs_ALU),
    .io_backend_packet_2_bits_needs_branch_unit
      (io_backend_packet_2_bits_needs_branch_unit),
    .io_backend_packet_2_bits_needs_CSRs           (io_backend_packet_2_bits_needs_CSRs),
    .io_backend_packet_2_bits_SUBTRACT             (io_backend_packet_2_bits_SUBTRACT),
    .io_backend_packet_2_bits_MULTIPLY             (io_backend_packet_2_bits_MULTIPLY),
    .io_backend_packet_2_bits_IS_IMM               (io_backend_packet_2_bits_IS_IMM),
    .io_backend_packet_2_bits_memory_type          (io_backend_packet_2_bits_memory_type),
    .io_backend_packet_2_bits_access_width
      (io_backend_packet_2_bits_access_width),
    .io_backend_packet_2_bits_instruction_ID
      (io_backend_packet_2_bits_instruction_ID),
    .io_backend_packet_3_ready                     (_INT_RS_io_backend_packet_3_ready),
    .io_backend_packet_3_valid
      (io_backend_packet_3_bits_RS_type == 2'h0 & io_backend_packet_3_valid),
    .io_backend_packet_3_bits_ready_bits_RS1_ready
      (io_backend_packet_3_bits_ready_bits_RS1_ready),
    .io_backend_packet_3_bits_ready_bits_RS2_ready
      (io_backend_packet_3_bits_ready_bits_RS2_ready),
    .io_backend_packet_3_bits_RDold                (io_backend_packet_3_bits_RDold),
    .io_backend_packet_3_bits_RD                   (io_backend_packet_3_bits_RD),
    .io_backend_packet_3_bits_RD_valid             (io_backend_packet_3_bits_RD_valid),
    .io_backend_packet_3_bits_RS1                  (io_backend_packet_3_bits_RS1),
    .io_backend_packet_3_bits_RS1_valid            (io_backend_packet_3_bits_RS1_valid),
    .io_backend_packet_3_bits_RS2                  (io_backend_packet_3_bits_RS2),
    .io_backend_packet_3_bits_RS2_valid            (io_backend_packet_3_bits_RS2_valid),
    .io_backend_packet_3_bits_IMM                  (io_backend_packet_3_bits_IMM),
    .io_backend_packet_3_bits_FUNCT3               (io_backend_packet_3_bits_FUNCT3),
    .io_backend_packet_3_bits_packet_index
      (io_backend_packet_3_bits_packet_index),
    .io_backend_packet_3_bits_ROB_index            (io_backend_packet_3_bits_ROB_index),
    .io_backend_packet_3_bits_MOB_index            (io_backend_packet_3_bits_MOB_index),
    .io_backend_packet_3_bits_FTQ_index            (io_backend_packet_3_bits_FTQ_index),
    .io_backend_packet_3_bits_instructionType
      (io_backend_packet_3_bits_instructionType),
    .io_backend_packet_3_bits_portID               (io_backend_packet_3_bits_portID),
    .io_backend_packet_3_bits_RS_type              (io_backend_packet_3_bits_RS_type),
    .io_backend_packet_3_bits_needs_ALU            (io_backend_packet_3_bits_needs_ALU),
    .io_backend_packet_3_bits_needs_branch_unit
      (io_backend_packet_3_bits_needs_branch_unit),
    .io_backend_packet_3_bits_needs_CSRs           (io_backend_packet_3_bits_needs_CSRs),
    .io_backend_packet_3_bits_SUBTRACT             (io_backend_packet_3_bits_SUBTRACT),
    .io_backend_packet_3_bits_MULTIPLY             (io_backend_packet_3_bits_MULTIPLY),
    .io_backend_packet_3_bits_IS_IMM               (io_backend_packet_3_bits_IS_IMM),
    .io_backend_packet_3_bits_memory_type          (io_backend_packet_3_bits_memory_type),
    .io_backend_packet_3_bits_access_width
      (io_backend_packet_3_bits_access_width),
    .io_backend_packet_3_bits_instruction_ID
      (io_backend_packet_3_bits_instruction_ID),
    .io_FU_outputs_0_valid                         (_FU0_io_FU_output_valid),
    .io_FU_outputs_0_bits_RD                       (_FU0_io_FU_output_bits_RD),
    .io_FU_outputs_0_bits_RD_data                  (_FU0_io_FU_output_bits_RD_data),
    .io_FU_outputs_0_bits_RD_valid                 (_FU0_io_FU_output_bits_RD_valid),
    .io_FU_outputs_0_bits_fetch_PC                 (_FU0_io_FU_output_bits_fetch_PC),
    .io_FU_outputs_0_bits_branch_taken             (_FU0_io_FU_output_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (_FU0_io_FU_output_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid             (_FU0_io_FU_output_bits_branch_valid),
    .io_FU_outputs_0_bits_address                  (_FU0_io_FU_output_bits_address),
    .io_FU_outputs_0_bits_memory_type              (_FU0_io_FU_output_bits_memory_type),
    .io_FU_outputs_0_bits_access_width             (_FU0_io_FU_output_bits_access_width),
    .io_FU_outputs_0_bits_is_unsigned              (_FU0_io_FU_output_bits_is_unsigned),
    .io_FU_outputs_0_bits_wr_data                  (_FU0_io_FU_output_bits_wr_data),
    .io_FU_outputs_0_bits_MOB_index                (_FU0_io_FU_output_bits_MOB_index),
    .io_FU_outputs_0_bits_ROB_index                (_FU0_io_FU_output_bits_ROB_index),
    .io_FU_outputs_0_bits_FTQ_index                (_FU0_io_FU_output_bits_FTQ_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_FU0_io_FU_output_bits_fetch_packet_index),
    .io_FU_outputs_0_bits_violation                (_FU0_io_FU_output_bits_violation),
    .io_FU_outputs_1_valid                         (_FU1_io_FU_output_valid),
    .io_FU_outputs_1_bits_RD                       (_FU1_io_FU_output_bits_RD),
    .io_FU_outputs_1_bits_RD_data                  (_FU1_io_FU_output_bits_RD_data),
    .io_FU_outputs_1_bits_RD_valid                 (_FU1_io_FU_output_bits_RD_valid),
    .io_FU_outputs_1_bits_fetch_PC                 (_FU1_io_FU_output_bits_fetch_PC),
    .io_FU_outputs_1_bits_branch_taken             (_FU1_io_FU_output_bits_branch_taken),
    .io_FU_outputs_1_bits_target_address
      (_FU1_io_FU_output_bits_target_address),
    .io_FU_outputs_1_bits_branch_valid             (_FU1_io_FU_output_bits_branch_valid),
    .io_FU_outputs_1_bits_address                  (_FU1_io_FU_output_bits_address),
    .io_FU_outputs_1_bits_memory_type              (_FU1_io_FU_output_bits_memory_type),
    .io_FU_outputs_1_bits_access_width             (_FU1_io_FU_output_bits_access_width),
    .io_FU_outputs_1_bits_is_unsigned              (_FU1_io_FU_output_bits_is_unsigned),
    .io_FU_outputs_1_bits_wr_data                  (_FU1_io_FU_output_bits_wr_data),
    .io_FU_outputs_1_bits_MOB_index                (_FU1_io_FU_output_bits_MOB_index),
    .io_FU_outputs_1_bits_ROB_index                (_FU1_io_FU_output_bits_ROB_index),
    .io_FU_outputs_1_bits_FTQ_index                (_FU1_io_FU_output_bits_FTQ_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (_FU1_io_FU_output_bits_fetch_packet_index),
    .io_FU_outputs_1_bits_violation                (_FU1_io_FU_output_bits_violation),
    .io_FU_outputs_2_valid                         (_FU2_io_FU_output_valid),
    .io_FU_outputs_2_bits_RD                       (_FU2_io_FU_output_bits_RD),
    .io_FU_outputs_2_bits_RD_data                  (_FU2_io_FU_output_bits_RD_data),
    .io_FU_outputs_2_bits_RD_valid                 (_FU2_io_FU_output_bits_RD_valid),
    .io_FU_outputs_2_bits_fetch_PC                 (_FU2_io_FU_output_bits_fetch_PC),
    .io_FU_outputs_2_bits_branch_taken             (_FU2_io_FU_output_bits_branch_taken),
    .io_FU_outputs_2_bits_target_address
      (_FU2_io_FU_output_bits_target_address),
    .io_FU_outputs_2_bits_branch_valid             (_FU2_io_FU_output_bits_branch_valid),
    .io_FU_outputs_2_bits_address                  (_FU2_io_FU_output_bits_address),
    .io_FU_outputs_2_bits_memory_type              (_FU2_io_FU_output_bits_memory_type),
    .io_FU_outputs_2_bits_access_width             (_FU2_io_FU_output_bits_access_width),
    .io_FU_outputs_2_bits_is_unsigned              (_FU2_io_FU_output_bits_is_unsigned),
    .io_FU_outputs_2_bits_wr_data                  (_FU2_io_FU_output_bits_wr_data),
    .io_FU_outputs_2_bits_MOB_index                (_FU2_io_FU_output_bits_MOB_index),
    .io_FU_outputs_2_bits_ROB_index                (_FU2_io_FU_output_bits_ROB_index),
    .io_FU_outputs_2_bits_FTQ_index                (_FU2_io_FU_output_bits_FTQ_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (_FU2_io_FU_output_bits_fetch_packet_index),
    .io_FU_outputs_2_bits_violation                (_FU2_io_FU_output_bits_violation),
    .io_FU_outputs_3_valid                         (_MOB_io_MOB_output_valid),
    .io_FU_outputs_3_bits_RD                       (_MOB_io_MOB_output_bits_RD),
    .io_FU_outputs_3_bits_RD_data                  (_MOB_io_MOB_output_bits_RD_data),
    .io_FU_outputs_3_bits_RD_valid                 (_MOB_io_MOB_output_bits_RD_valid),
    .io_FU_outputs_3_bits_fetch_PC                 (_MOB_io_MOB_output_bits_fetch_PC),
    .io_FU_outputs_3_bits_branch_taken             (_MOB_io_MOB_output_bits_branch_taken),
    .io_FU_outputs_3_bits_target_address
      (_MOB_io_MOB_output_bits_target_address),
    .io_FU_outputs_3_bits_branch_valid             (_MOB_io_MOB_output_bits_branch_valid),
    .io_FU_outputs_3_bits_address                  (_MOB_io_MOB_output_bits_address),
    .io_FU_outputs_3_bits_memory_type              (_MOB_io_MOB_output_bits_memory_type),
    .io_FU_outputs_3_bits_access_width             (_MOB_io_MOB_output_bits_access_width),
    .io_FU_outputs_3_bits_is_unsigned              (_MOB_io_MOB_output_bits_is_unsigned),
    .io_FU_outputs_3_bits_wr_data                  (_MOB_io_MOB_output_bits_wr_data),
    .io_FU_outputs_3_bits_MOB_index                (_MOB_io_MOB_output_bits_MOB_index),
    .io_FU_outputs_3_bits_ROB_index                (_MOB_io_MOB_output_bits_ROB_index),
    .io_FU_outputs_3_bits_FTQ_index                (_MOB_io_MOB_output_bits_FTQ_index),
    .io_FU_outputs_3_bits_fetch_packet_index
      (_MOB_io_MOB_output_bits_fetch_packet_index),
    .io_FU_outputs_3_bits_violation                (_MOB_io_MOB_output_bits_violation),
    .io_RF_inputs_0_ready                          (_FU0_io_FU_input_ready),
    .io_RF_inputs_0_valid                          (_INT_RS_io_RF_inputs_0_valid),
    .io_RF_inputs_0_bits_ready_bits_RS1_ready
      (_INT_RS_io_RF_inputs_0_bits_ready_bits_RS1_ready),
    .io_RF_inputs_0_bits_ready_bits_RS2_ready
      (_INT_RS_io_RF_inputs_0_bits_ready_bits_RS2_ready),
    .io_RF_inputs_0_bits_RDold                     (_INT_RS_io_RF_inputs_0_bits_RDold),
    .io_RF_inputs_0_bits_RD                        (_INT_RS_io_RF_inputs_0_bits_RD),
    .io_RF_inputs_0_bits_RD_valid                  (_INT_RS_io_RF_inputs_0_bits_RD_valid),
    .io_RF_inputs_0_bits_RS1                       (_INT_RS_io_RF_inputs_0_bits_RS1),
    .io_RF_inputs_0_bits_RS1_valid
      (_INT_RS_io_RF_inputs_0_bits_RS1_valid),
    .io_RF_inputs_0_bits_RS2                       (_INT_RS_io_RF_inputs_0_bits_RS2),
    .io_RF_inputs_0_bits_RS2_valid
      (_INT_RS_io_RF_inputs_0_bits_RS2_valid),
    .io_RF_inputs_0_bits_IMM                       (_INT_RS_io_RF_inputs_0_bits_IMM),
    .io_RF_inputs_0_bits_FUNCT3                    (_INT_RS_io_RF_inputs_0_bits_FUNCT3),
    .io_RF_inputs_0_bits_packet_index
      (_INT_RS_io_RF_inputs_0_bits_packet_index),
    .io_RF_inputs_0_bits_ROB_index
      (_INT_RS_io_RF_inputs_0_bits_ROB_index),
    .io_RF_inputs_0_bits_MOB_index
      (_INT_RS_io_RF_inputs_0_bits_MOB_index),
    .io_RF_inputs_0_bits_FTQ_index
      (_INT_RS_io_RF_inputs_0_bits_FTQ_index),
    .io_RF_inputs_0_bits_instructionType
      (_INT_RS_io_RF_inputs_0_bits_instructionType),
    .io_RF_inputs_0_bits_portID                    (_INT_RS_io_RF_inputs_0_bits_portID),
    .io_RF_inputs_0_bits_RS_type                   (_INT_RS_io_RF_inputs_0_bits_RS_type),
    .io_RF_inputs_0_bits_needs_ALU
      (_INT_RS_io_RF_inputs_0_bits_needs_ALU),
    .io_RF_inputs_0_bits_needs_branch_unit
      (_INT_RS_io_RF_inputs_0_bits_needs_branch_unit),
    .io_RF_inputs_0_bits_needs_CSRs
      (_INT_RS_io_RF_inputs_0_bits_needs_CSRs),
    .io_RF_inputs_0_bits_SUBTRACT                  (_INT_RS_io_RF_inputs_0_bits_SUBTRACT),
    .io_RF_inputs_0_bits_MULTIPLY                  (_INT_RS_io_RF_inputs_0_bits_MULTIPLY),
    .io_RF_inputs_0_bits_IS_IMM                    (_INT_RS_io_RF_inputs_0_bits_IS_IMM),
    .io_RF_inputs_0_bits_memory_type
      (_INT_RS_io_RF_inputs_0_bits_memory_type),
    .io_RF_inputs_0_bits_access_width
      (_INT_RS_io_RF_inputs_0_bits_access_width),
    .io_RF_inputs_0_bits_instruction_ID
      (_INT_RS_io_RF_inputs_0_bits_instruction_ID),
    .io_RF_inputs_1_ready                          (_FU1_io_FU_input_ready),
    .io_RF_inputs_1_valid                          (_INT_RS_io_RF_inputs_1_valid),
    .io_RF_inputs_1_bits_ready_bits_RS1_ready
      (_INT_RS_io_RF_inputs_1_bits_ready_bits_RS1_ready),
    .io_RF_inputs_1_bits_ready_bits_RS2_ready
      (_INT_RS_io_RF_inputs_1_bits_ready_bits_RS2_ready),
    .io_RF_inputs_1_bits_RDold                     (_INT_RS_io_RF_inputs_1_bits_RDold),
    .io_RF_inputs_1_bits_RD                        (_INT_RS_io_RF_inputs_1_bits_RD),
    .io_RF_inputs_1_bits_RD_valid                  (_INT_RS_io_RF_inputs_1_bits_RD_valid),
    .io_RF_inputs_1_bits_RS1                       (_INT_RS_io_RF_inputs_1_bits_RS1),
    .io_RF_inputs_1_bits_RS1_valid
      (_INT_RS_io_RF_inputs_1_bits_RS1_valid),
    .io_RF_inputs_1_bits_RS2                       (_INT_RS_io_RF_inputs_1_bits_RS2),
    .io_RF_inputs_1_bits_RS2_valid
      (_INT_RS_io_RF_inputs_1_bits_RS2_valid),
    .io_RF_inputs_1_bits_IMM                       (_INT_RS_io_RF_inputs_1_bits_IMM),
    .io_RF_inputs_1_bits_FUNCT3                    (_INT_RS_io_RF_inputs_1_bits_FUNCT3),
    .io_RF_inputs_1_bits_packet_index
      (_INT_RS_io_RF_inputs_1_bits_packet_index),
    .io_RF_inputs_1_bits_ROB_index
      (_INT_RS_io_RF_inputs_1_bits_ROB_index),
    .io_RF_inputs_1_bits_MOB_index
      (_INT_RS_io_RF_inputs_1_bits_MOB_index),
    .io_RF_inputs_1_bits_FTQ_index
      (_INT_RS_io_RF_inputs_1_bits_FTQ_index),
    .io_RF_inputs_1_bits_instructionType
      (_INT_RS_io_RF_inputs_1_bits_instructionType),
    .io_RF_inputs_1_bits_portID                    (_INT_RS_io_RF_inputs_1_bits_portID),
    .io_RF_inputs_1_bits_RS_type                   (_INT_RS_io_RF_inputs_1_bits_RS_type),
    .io_RF_inputs_1_bits_needs_ALU
      (_INT_RS_io_RF_inputs_1_bits_needs_ALU),
    .io_RF_inputs_1_bits_needs_branch_unit
      (_INT_RS_io_RF_inputs_1_bits_needs_branch_unit),
    .io_RF_inputs_1_bits_needs_CSRs
      (_INT_RS_io_RF_inputs_1_bits_needs_CSRs),
    .io_RF_inputs_1_bits_SUBTRACT                  (_INT_RS_io_RF_inputs_1_bits_SUBTRACT),
    .io_RF_inputs_1_bits_MULTIPLY                  (_INT_RS_io_RF_inputs_1_bits_MULTIPLY),
    .io_RF_inputs_1_bits_IS_IMM                    (_INT_RS_io_RF_inputs_1_bits_IS_IMM),
    .io_RF_inputs_1_bits_memory_type
      (_INT_RS_io_RF_inputs_1_bits_memory_type),
    .io_RF_inputs_1_bits_access_width
      (_INT_RS_io_RF_inputs_1_bits_access_width),
    .io_RF_inputs_1_bits_instruction_ID
      (_INT_RS_io_RF_inputs_1_bits_instruction_ID),
    .io_RF_inputs_2_ready                          (_FU2_io_FU_input_ready),
    .io_RF_inputs_2_valid                          (_INT_RS_io_RF_inputs_2_valid),
    .io_RF_inputs_2_bits_ready_bits_RS1_ready
      (_INT_RS_io_RF_inputs_2_bits_ready_bits_RS1_ready),
    .io_RF_inputs_2_bits_ready_bits_RS2_ready
      (_INT_RS_io_RF_inputs_2_bits_ready_bits_RS2_ready),
    .io_RF_inputs_2_bits_RDold                     (_INT_RS_io_RF_inputs_2_bits_RDold),
    .io_RF_inputs_2_bits_RD                        (_INT_RS_io_RF_inputs_2_bits_RD),
    .io_RF_inputs_2_bits_RD_valid                  (_INT_RS_io_RF_inputs_2_bits_RD_valid),
    .io_RF_inputs_2_bits_RS1                       (_INT_RS_io_RF_inputs_2_bits_RS1),
    .io_RF_inputs_2_bits_RS1_valid
      (_INT_RS_io_RF_inputs_2_bits_RS1_valid),
    .io_RF_inputs_2_bits_RS2                       (_INT_RS_io_RF_inputs_2_bits_RS2),
    .io_RF_inputs_2_bits_RS2_valid
      (_INT_RS_io_RF_inputs_2_bits_RS2_valid),
    .io_RF_inputs_2_bits_IMM                       (_INT_RS_io_RF_inputs_2_bits_IMM),
    .io_RF_inputs_2_bits_FUNCT3                    (_INT_RS_io_RF_inputs_2_bits_FUNCT3),
    .io_RF_inputs_2_bits_packet_index
      (_INT_RS_io_RF_inputs_2_bits_packet_index),
    .io_RF_inputs_2_bits_ROB_index
      (_INT_RS_io_RF_inputs_2_bits_ROB_index),
    .io_RF_inputs_2_bits_MOB_index
      (_INT_RS_io_RF_inputs_2_bits_MOB_index),
    .io_RF_inputs_2_bits_FTQ_index
      (_INT_RS_io_RF_inputs_2_bits_FTQ_index),
    .io_RF_inputs_2_bits_instructionType
      (_INT_RS_io_RF_inputs_2_bits_instructionType),
    .io_RF_inputs_2_bits_portID                    (_INT_RS_io_RF_inputs_2_bits_portID),
    .io_RF_inputs_2_bits_RS_type                   (_INT_RS_io_RF_inputs_2_bits_RS_type),
    .io_RF_inputs_2_bits_needs_ALU
      (_INT_RS_io_RF_inputs_2_bits_needs_ALU),
    .io_RF_inputs_2_bits_needs_branch_unit
      (_INT_RS_io_RF_inputs_2_bits_needs_branch_unit),
    .io_RF_inputs_2_bits_needs_CSRs
      (_INT_RS_io_RF_inputs_2_bits_needs_CSRs),
    .io_RF_inputs_2_bits_SUBTRACT                  (_INT_RS_io_RF_inputs_2_bits_SUBTRACT),
    .io_RF_inputs_2_bits_MULTIPLY                  (_INT_RS_io_RF_inputs_2_bits_MULTIPLY),
    .io_RF_inputs_2_bits_IS_IMM                    (_INT_RS_io_RF_inputs_2_bits_IS_IMM),
    .io_RF_inputs_2_bits_memory_type
      (_INT_RS_io_RF_inputs_2_bits_memory_type),
    .io_RF_inputs_2_bits_access_width
      (_INT_RS_io_RF_inputs_2_bits_access_width),
    .io_RF_inputs_2_bits_instruction_ID
      (_INT_RS_io_RF_inputs_2_bits_instruction_ID)
  );
  RS_1 MEM_RS (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_flush                                      (io_flush),
    .io_backend_packet_0_ready                     (_MEM_RS_io_backend_packet_0_ready),
    .io_backend_packet_0_valid
      (_MOB_io_reserve_0_valid_T & io_backend_packet_0_valid),
    .io_backend_packet_0_bits_ready_bits_RS1_ready
      (io_backend_packet_0_bits_ready_bits_RS1_ready),
    .io_backend_packet_0_bits_ready_bits_RS2_ready
      (io_backend_packet_0_bits_ready_bits_RS2_ready),
    .io_backend_packet_0_bits_RDold                (io_backend_packet_0_bits_RDold),
    .io_backend_packet_0_bits_RD                   (io_backend_packet_0_bits_RD),
    .io_backend_packet_0_bits_RD_valid             (io_backend_packet_0_bits_RD_valid),
    .io_backend_packet_0_bits_RS1                  (io_backend_packet_0_bits_RS1),
    .io_backend_packet_0_bits_RS1_valid            (io_backend_packet_0_bits_RS1_valid),
    .io_backend_packet_0_bits_RS2                  (io_backend_packet_0_bits_RS2),
    .io_backend_packet_0_bits_RS2_valid            (io_backend_packet_0_bits_RS2_valid),
    .io_backend_packet_0_bits_IMM                  (io_backend_packet_0_bits_IMM),
    .io_backend_packet_0_bits_FUNCT3               (io_backend_packet_0_bits_FUNCT3),
    .io_backend_packet_0_bits_packet_index
      (io_backend_packet_0_bits_packet_index),
    .io_backend_packet_0_bits_ROB_index            (io_backend_packet_0_bits_ROB_index),
    .io_backend_packet_0_bits_MOB_index            (_MOB_io_reserved_pointers_0_bits),
    .io_backend_packet_0_bits_FTQ_index            (io_backend_packet_0_bits_FTQ_index),
    .io_backend_packet_0_bits_instructionType
      (io_backend_packet_0_bits_instructionType),
    .io_backend_packet_0_bits_portID               (io_backend_packet_0_bits_portID),
    .io_backend_packet_0_bits_RS_type              (io_backend_packet_0_bits_RS_type),
    .io_backend_packet_0_bits_needs_ALU            (io_backend_packet_0_bits_needs_ALU),
    .io_backend_packet_0_bits_needs_branch_unit
      (io_backend_packet_0_bits_needs_branch_unit),
    .io_backend_packet_0_bits_needs_CSRs           (io_backend_packet_0_bits_needs_CSRs),
    .io_backend_packet_0_bits_SUBTRACT             (io_backend_packet_0_bits_SUBTRACT),
    .io_backend_packet_0_bits_MULTIPLY             (io_backend_packet_0_bits_MULTIPLY),
    .io_backend_packet_0_bits_IS_IMM               (io_backend_packet_0_bits_IS_IMM),
    .io_backend_packet_0_bits_memory_type          (io_backend_packet_0_bits_memory_type),
    .io_backend_packet_0_bits_access_width
      (io_backend_packet_0_bits_access_width),
    .io_backend_packet_0_bits_instruction_ID
      (io_backend_packet_0_bits_instruction_ID),
    .io_backend_packet_1_ready                     (_MEM_RS_io_backend_packet_1_ready),
    .io_backend_packet_1_valid
      (_MOB_io_reserve_1_valid_T & io_backend_packet_1_valid),
    .io_backend_packet_1_bits_ready_bits_RS1_ready
      (io_backend_packet_1_bits_ready_bits_RS1_ready),
    .io_backend_packet_1_bits_ready_bits_RS2_ready
      (io_backend_packet_1_bits_ready_bits_RS2_ready),
    .io_backend_packet_1_bits_RDold                (io_backend_packet_1_bits_RDold),
    .io_backend_packet_1_bits_RD                   (io_backend_packet_1_bits_RD),
    .io_backend_packet_1_bits_RD_valid             (io_backend_packet_1_bits_RD_valid),
    .io_backend_packet_1_bits_RS1                  (io_backend_packet_1_bits_RS1),
    .io_backend_packet_1_bits_RS1_valid            (io_backend_packet_1_bits_RS1_valid),
    .io_backend_packet_1_bits_RS2                  (io_backend_packet_1_bits_RS2),
    .io_backend_packet_1_bits_RS2_valid            (io_backend_packet_1_bits_RS2_valid),
    .io_backend_packet_1_bits_IMM                  (io_backend_packet_1_bits_IMM),
    .io_backend_packet_1_bits_FUNCT3               (io_backend_packet_1_bits_FUNCT3),
    .io_backend_packet_1_bits_packet_index
      (io_backend_packet_1_bits_packet_index),
    .io_backend_packet_1_bits_ROB_index            (io_backend_packet_1_bits_ROB_index),
    .io_backend_packet_1_bits_MOB_index            (_MOB_io_reserved_pointers_1_bits),
    .io_backend_packet_1_bits_FTQ_index            (io_backend_packet_1_bits_FTQ_index),
    .io_backend_packet_1_bits_instructionType
      (io_backend_packet_1_bits_instructionType),
    .io_backend_packet_1_bits_portID               (io_backend_packet_1_bits_portID),
    .io_backend_packet_1_bits_RS_type              (io_backend_packet_1_bits_RS_type),
    .io_backend_packet_1_bits_needs_ALU            (io_backend_packet_1_bits_needs_ALU),
    .io_backend_packet_1_bits_needs_branch_unit
      (io_backend_packet_1_bits_needs_branch_unit),
    .io_backend_packet_1_bits_needs_CSRs           (io_backend_packet_1_bits_needs_CSRs),
    .io_backend_packet_1_bits_SUBTRACT             (io_backend_packet_1_bits_SUBTRACT),
    .io_backend_packet_1_bits_MULTIPLY             (io_backend_packet_1_bits_MULTIPLY),
    .io_backend_packet_1_bits_IS_IMM               (io_backend_packet_1_bits_IS_IMM),
    .io_backend_packet_1_bits_memory_type          (io_backend_packet_1_bits_memory_type),
    .io_backend_packet_1_bits_access_width
      (io_backend_packet_1_bits_access_width),
    .io_backend_packet_1_bits_instruction_ID
      (io_backend_packet_1_bits_instruction_ID),
    .io_backend_packet_2_ready                     (_MEM_RS_io_backend_packet_2_ready),
    .io_backend_packet_2_valid
      (_MOB_io_reserve_2_valid_T & io_backend_packet_2_valid),
    .io_backend_packet_2_bits_ready_bits_RS1_ready
      (io_backend_packet_2_bits_ready_bits_RS1_ready),
    .io_backend_packet_2_bits_ready_bits_RS2_ready
      (io_backend_packet_2_bits_ready_bits_RS2_ready),
    .io_backend_packet_2_bits_RDold                (io_backend_packet_2_bits_RDold),
    .io_backend_packet_2_bits_RD                   (io_backend_packet_2_bits_RD),
    .io_backend_packet_2_bits_RD_valid             (io_backend_packet_2_bits_RD_valid),
    .io_backend_packet_2_bits_RS1                  (io_backend_packet_2_bits_RS1),
    .io_backend_packet_2_bits_RS1_valid            (io_backend_packet_2_bits_RS1_valid),
    .io_backend_packet_2_bits_RS2                  (io_backend_packet_2_bits_RS2),
    .io_backend_packet_2_bits_RS2_valid            (io_backend_packet_2_bits_RS2_valid),
    .io_backend_packet_2_bits_IMM                  (io_backend_packet_2_bits_IMM),
    .io_backend_packet_2_bits_FUNCT3               (io_backend_packet_2_bits_FUNCT3),
    .io_backend_packet_2_bits_packet_index
      (io_backend_packet_2_bits_packet_index),
    .io_backend_packet_2_bits_ROB_index            (io_backend_packet_2_bits_ROB_index),
    .io_backend_packet_2_bits_MOB_index            (_MOB_io_reserved_pointers_2_bits),
    .io_backend_packet_2_bits_FTQ_index            (io_backend_packet_2_bits_FTQ_index),
    .io_backend_packet_2_bits_instructionType
      (io_backend_packet_2_bits_instructionType),
    .io_backend_packet_2_bits_portID               (io_backend_packet_2_bits_portID),
    .io_backend_packet_2_bits_RS_type              (io_backend_packet_2_bits_RS_type),
    .io_backend_packet_2_bits_needs_ALU            (io_backend_packet_2_bits_needs_ALU),
    .io_backend_packet_2_bits_needs_branch_unit
      (io_backend_packet_2_bits_needs_branch_unit),
    .io_backend_packet_2_bits_needs_CSRs           (io_backend_packet_2_bits_needs_CSRs),
    .io_backend_packet_2_bits_SUBTRACT             (io_backend_packet_2_bits_SUBTRACT),
    .io_backend_packet_2_bits_MULTIPLY             (io_backend_packet_2_bits_MULTIPLY),
    .io_backend_packet_2_bits_IS_IMM               (io_backend_packet_2_bits_IS_IMM),
    .io_backend_packet_2_bits_memory_type          (io_backend_packet_2_bits_memory_type),
    .io_backend_packet_2_bits_access_width
      (io_backend_packet_2_bits_access_width),
    .io_backend_packet_2_bits_instruction_ID
      (io_backend_packet_2_bits_instruction_ID),
    .io_backend_packet_3_ready                     (_MEM_RS_io_backend_packet_3_ready),
    .io_backend_packet_3_valid
      (_MOB_io_reserve_3_valid_T & io_backend_packet_3_valid),
    .io_backend_packet_3_bits_ready_bits_RS1_ready
      (io_backend_packet_3_bits_ready_bits_RS1_ready),
    .io_backend_packet_3_bits_ready_bits_RS2_ready
      (io_backend_packet_3_bits_ready_bits_RS2_ready),
    .io_backend_packet_3_bits_RDold                (io_backend_packet_3_bits_RDold),
    .io_backend_packet_3_bits_RD                   (io_backend_packet_3_bits_RD),
    .io_backend_packet_3_bits_RD_valid             (io_backend_packet_3_bits_RD_valid),
    .io_backend_packet_3_bits_RS1                  (io_backend_packet_3_bits_RS1),
    .io_backend_packet_3_bits_RS1_valid            (io_backend_packet_3_bits_RS1_valid),
    .io_backend_packet_3_bits_RS2                  (io_backend_packet_3_bits_RS2),
    .io_backend_packet_3_bits_RS2_valid            (io_backend_packet_3_bits_RS2_valid),
    .io_backend_packet_3_bits_IMM                  (io_backend_packet_3_bits_IMM),
    .io_backend_packet_3_bits_FUNCT3               (io_backend_packet_3_bits_FUNCT3),
    .io_backend_packet_3_bits_packet_index
      (io_backend_packet_3_bits_packet_index),
    .io_backend_packet_3_bits_ROB_index            (io_backend_packet_3_bits_ROB_index),
    .io_backend_packet_3_bits_MOB_index            (_MOB_io_reserved_pointers_3_bits),
    .io_backend_packet_3_bits_FTQ_index            (io_backend_packet_3_bits_FTQ_index),
    .io_backend_packet_3_bits_instructionType
      (io_backend_packet_3_bits_instructionType),
    .io_backend_packet_3_bits_portID               (io_backend_packet_3_bits_portID),
    .io_backend_packet_3_bits_RS_type              (io_backend_packet_3_bits_RS_type),
    .io_backend_packet_3_bits_needs_ALU            (io_backend_packet_3_bits_needs_ALU),
    .io_backend_packet_3_bits_needs_branch_unit
      (io_backend_packet_3_bits_needs_branch_unit),
    .io_backend_packet_3_bits_needs_CSRs           (io_backend_packet_3_bits_needs_CSRs),
    .io_backend_packet_3_bits_SUBTRACT             (io_backend_packet_3_bits_SUBTRACT),
    .io_backend_packet_3_bits_MULTIPLY             (io_backend_packet_3_bits_MULTIPLY),
    .io_backend_packet_3_bits_IS_IMM               (io_backend_packet_3_bits_IS_IMM),
    .io_backend_packet_3_bits_memory_type          (io_backend_packet_3_bits_memory_type),
    .io_backend_packet_3_bits_access_width
      (io_backend_packet_3_bits_access_width),
    .io_backend_packet_3_bits_instruction_ID
      (io_backend_packet_3_bits_instruction_ID),
    .io_FU_outputs_0_valid                         (_FU0_io_FU_output_valid),
    .io_FU_outputs_0_bits_RD                       (_FU0_io_FU_output_bits_RD),
    .io_FU_outputs_0_bits_RD_data                  (_FU0_io_FU_output_bits_RD_data),
    .io_FU_outputs_0_bits_RD_valid                 (_FU0_io_FU_output_bits_RD_valid),
    .io_FU_outputs_0_bits_fetch_PC                 (_FU0_io_FU_output_bits_fetch_PC),
    .io_FU_outputs_0_bits_branch_taken             (_FU0_io_FU_output_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (_FU0_io_FU_output_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid             (_FU0_io_FU_output_bits_branch_valid),
    .io_FU_outputs_0_bits_address                  (_FU0_io_FU_output_bits_address),
    .io_FU_outputs_0_bits_memory_type              (_FU0_io_FU_output_bits_memory_type),
    .io_FU_outputs_0_bits_access_width             (_FU0_io_FU_output_bits_access_width),
    .io_FU_outputs_0_bits_is_unsigned              (_FU0_io_FU_output_bits_is_unsigned),
    .io_FU_outputs_0_bits_wr_data                  (_FU0_io_FU_output_bits_wr_data),
    .io_FU_outputs_0_bits_MOB_index                (_FU0_io_FU_output_bits_MOB_index),
    .io_FU_outputs_0_bits_ROB_index                (_FU0_io_FU_output_bits_ROB_index),
    .io_FU_outputs_0_bits_FTQ_index                (_FU0_io_FU_output_bits_FTQ_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_FU0_io_FU_output_bits_fetch_packet_index),
    .io_FU_outputs_0_bits_violation                (_FU0_io_FU_output_bits_violation),
    .io_FU_outputs_1_valid                         (_FU1_io_FU_output_valid),
    .io_FU_outputs_1_bits_RD                       (_FU1_io_FU_output_bits_RD),
    .io_FU_outputs_1_bits_RD_data                  (_FU1_io_FU_output_bits_RD_data),
    .io_FU_outputs_1_bits_RD_valid                 (_FU1_io_FU_output_bits_RD_valid),
    .io_FU_outputs_1_bits_fetch_PC                 (_FU1_io_FU_output_bits_fetch_PC),
    .io_FU_outputs_1_bits_branch_taken             (_FU1_io_FU_output_bits_branch_taken),
    .io_FU_outputs_1_bits_target_address
      (_FU1_io_FU_output_bits_target_address),
    .io_FU_outputs_1_bits_branch_valid             (_FU1_io_FU_output_bits_branch_valid),
    .io_FU_outputs_1_bits_address                  (_FU1_io_FU_output_bits_address),
    .io_FU_outputs_1_bits_memory_type              (_FU1_io_FU_output_bits_memory_type),
    .io_FU_outputs_1_bits_access_width             (_FU1_io_FU_output_bits_access_width),
    .io_FU_outputs_1_bits_is_unsigned              (_FU1_io_FU_output_bits_is_unsigned),
    .io_FU_outputs_1_bits_wr_data                  (_FU1_io_FU_output_bits_wr_data),
    .io_FU_outputs_1_bits_MOB_index                (_FU1_io_FU_output_bits_MOB_index),
    .io_FU_outputs_1_bits_ROB_index                (_FU1_io_FU_output_bits_ROB_index),
    .io_FU_outputs_1_bits_FTQ_index                (_FU1_io_FU_output_bits_FTQ_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (_FU1_io_FU_output_bits_fetch_packet_index),
    .io_FU_outputs_1_bits_violation                (_FU1_io_FU_output_bits_violation),
    .io_FU_outputs_2_valid                         (_FU2_io_FU_output_valid),
    .io_FU_outputs_2_bits_RD                       (_FU2_io_FU_output_bits_RD),
    .io_FU_outputs_2_bits_RD_data                  (_FU2_io_FU_output_bits_RD_data),
    .io_FU_outputs_2_bits_RD_valid                 (_FU2_io_FU_output_bits_RD_valid),
    .io_FU_outputs_2_bits_fetch_PC                 (_FU2_io_FU_output_bits_fetch_PC),
    .io_FU_outputs_2_bits_branch_taken             (_FU2_io_FU_output_bits_branch_taken),
    .io_FU_outputs_2_bits_target_address
      (_FU2_io_FU_output_bits_target_address),
    .io_FU_outputs_2_bits_branch_valid             (_FU2_io_FU_output_bits_branch_valid),
    .io_FU_outputs_2_bits_address                  (_FU2_io_FU_output_bits_address),
    .io_FU_outputs_2_bits_memory_type              (_FU2_io_FU_output_bits_memory_type),
    .io_FU_outputs_2_bits_access_width             (_FU2_io_FU_output_bits_access_width),
    .io_FU_outputs_2_bits_is_unsigned              (_FU2_io_FU_output_bits_is_unsigned),
    .io_FU_outputs_2_bits_wr_data                  (_FU2_io_FU_output_bits_wr_data),
    .io_FU_outputs_2_bits_MOB_index                (_FU2_io_FU_output_bits_MOB_index),
    .io_FU_outputs_2_bits_ROB_index                (_FU2_io_FU_output_bits_ROB_index),
    .io_FU_outputs_2_bits_FTQ_index                (_FU2_io_FU_output_bits_FTQ_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (_FU2_io_FU_output_bits_fetch_packet_index),
    .io_FU_outputs_2_bits_violation                (_FU2_io_FU_output_bits_violation),
    .io_FU_outputs_3_valid                         (_MOB_io_MOB_output_valid),
    .io_FU_outputs_3_bits_RD                       (_MOB_io_MOB_output_bits_RD),
    .io_FU_outputs_3_bits_RD_data                  (_MOB_io_MOB_output_bits_RD_data),
    .io_FU_outputs_3_bits_RD_valid                 (_MOB_io_MOB_output_bits_RD_valid),
    .io_FU_outputs_3_bits_fetch_PC                 (_MOB_io_MOB_output_bits_fetch_PC),
    .io_FU_outputs_3_bits_branch_taken             (_MOB_io_MOB_output_bits_branch_taken),
    .io_FU_outputs_3_bits_target_address
      (_MOB_io_MOB_output_bits_target_address),
    .io_FU_outputs_3_bits_branch_valid             (_MOB_io_MOB_output_bits_branch_valid),
    .io_FU_outputs_3_bits_address                  (_MOB_io_MOB_output_bits_address),
    .io_FU_outputs_3_bits_memory_type              (_MOB_io_MOB_output_bits_memory_type),
    .io_FU_outputs_3_bits_access_width             (_MOB_io_MOB_output_bits_access_width),
    .io_FU_outputs_3_bits_is_unsigned              (_MOB_io_MOB_output_bits_is_unsigned),
    .io_FU_outputs_3_bits_wr_data                  (_MOB_io_MOB_output_bits_wr_data),
    .io_FU_outputs_3_bits_MOB_index                (_MOB_io_MOB_output_bits_MOB_index),
    .io_FU_outputs_3_bits_ROB_index                (_MOB_io_MOB_output_bits_ROB_index),
    .io_FU_outputs_3_bits_FTQ_index                (_MOB_io_MOB_output_bits_FTQ_index),
    .io_FU_outputs_3_bits_fetch_packet_index
      (_MOB_io_MOB_output_bits_fetch_packet_index),
    .io_FU_outputs_3_bits_violation                (_MOB_io_MOB_output_bits_violation),
    .io_RF_inputs_0_ready                          (1'h1),
    .io_RF_inputs_0_valid                          (_MEM_RS_io_RF_inputs_0_valid),
    .io_RF_inputs_0_bits_ready_bits_RS1_ready      (/* unused */),
    .io_RF_inputs_0_bits_ready_bits_RS2_ready      (/* unused */),
    .io_RF_inputs_0_bits_RDold                     (/* unused */),
    .io_RF_inputs_0_bits_RD                        (_MEM_RS_io_RF_inputs_0_bits_RD),
    .io_RF_inputs_0_bits_RD_valid                  (/* unused */),
    .io_RF_inputs_0_bits_RS1                       (_MEM_RS_io_RF_inputs_0_bits_RS1),
    .io_RF_inputs_0_bits_RS1_valid                 (/* unused */),
    .io_RF_inputs_0_bits_RS2                       (_MEM_RS_io_RF_inputs_0_bits_RS2),
    .io_RF_inputs_0_bits_RS2_valid                 (/* unused */),
    .io_RF_inputs_0_bits_IMM                       (_MEM_RS_io_RF_inputs_0_bits_IMM),
    .io_RF_inputs_0_bits_FUNCT3                    (_MEM_RS_io_RF_inputs_0_bits_FUNCT3),
    .io_RF_inputs_0_bits_packet_index              (/* unused */),
    .io_RF_inputs_0_bits_ROB_index                 (/* unused */),
    .io_RF_inputs_0_bits_MOB_index
      (_MEM_RS_io_RF_inputs_0_bits_MOB_index),
    .io_RF_inputs_0_bits_FTQ_index                 (/* unused */),
    .io_RF_inputs_0_bits_instructionType           (/* unused */),
    .io_RF_inputs_0_bits_portID                    (/* unused */),
    .io_RF_inputs_0_bits_RS_type                   (/* unused */),
    .io_RF_inputs_0_bits_needs_ALU                 (/* unused */),
    .io_RF_inputs_0_bits_needs_branch_unit         (/* unused */),
    .io_RF_inputs_0_bits_needs_CSRs                (/* unused */),
    .io_RF_inputs_0_bits_SUBTRACT                  (/* unused */),
    .io_RF_inputs_0_bits_MULTIPLY                  (/* unused */),
    .io_RF_inputs_0_bits_IS_IMM                    (/* unused */),
    .io_RF_inputs_0_bits_memory_type
      (_MEM_RS_io_RF_inputs_0_bits_memory_type),
    .io_RF_inputs_0_bits_access_width
      (_MEM_RS_io_RF_inputs_0_bits_access_width),
    .io_RF_inputs_0_bits_instruction_ID            (/* unused */),
    .io_RF_inputs_1_ready                          (1'h0),
    .io_RF_inputs_1_valid                          (/* unused */),
    .io_RF_inputs_1_bits_ready_bits_RS1_ready      (/* unused */),
    .io_RF_inputs_1_bits_ready_bits_RS2_ready      (/* unused */),
    .io_RF_inputs_1_bits_RDold                     (/* unused */),
    .io_RF_inputs_1_bits_RD                        (/* unused */),
    .io_RF_inputs_1_bits_RD_valid                  (/* unused */),
    .io_RF_inputs_1_bits_RS1                       (/* unused */),
    .io_RF_inputs_1_bits_RS1_valid                 (/* unused */),
    .io_RF_inputs_1_bits_RS2                       (/* unused */),
    .io_RF_inputs_1_bits_RS2_valid                 (/* unused */),
    .io_RF_inputs_1_bits_IMM                       (/* unused */),
    .io_RF_inputs_1_bits_FUNCT3                    (/* unused */),
    .io_RF_inputs_1_bits_packet_index              (/* unused */),
    .io_RF_inputs_1_bits_ROB_index                 (/* unused */),
    .io_RF_inputs_1_bits_MOB_index                 (/* unused */),
    .io_RF_inputs_1_bits_FTQ_index                 (/* unused */),
    .io_RF_inputs_1_bits_instructionType           (/* unused */),
    .io_RF_inputs_1_bits_portID                    (/* unused */),
    .io_RF_inputs_1_bits_RS_type                   (/* unused */),
    .io_RF_inputs_1_bits_needs_ALU                 (/* unused */),
    .io_RF_inputs_1_bits_needs_branch_unit         (/* unused */),
    .io_RF_inputs_1_bits_needs_CSRs                (/* unused */),
    .io_RF_inputs_1_bits_SUBTRACT                  (/* unused */),
    .io_RF_inputs_1_bits_MULTIPLY                  (/* unused */),
    .io_RF_inputs_1_bits_IS_IMM                    (/* unused */),
    .io_RF_inputs_1_bits_memory_type               (/* unused */),
    .io_RF_inputs_1_bits_access_width              (/* unused */),
    .io_RF_inputs_1_bits_instruction_ID            (/* unused */),
    .io_RF_inputs_2_ready                          (1'h0),
    .io_RF_inputs_2_valid                          (/* unused */),
    .io_RF_inputs_2_bits_ready_bits_RS1_ready      (/* unused */),
    .io_RF_inputs_2_bits_ready_bits_RS2_ready      (/* unused */),
    .io_RF_inputs_2_bits_RDold                     (/* unused */),
    .io_RF_inputs_2_bits_RD                        (/* unused */),
    .io_RF_inputs_2_bits_RD_valid                  (/* unused */),
    .io_RF_inputs_2_bits_RS1                       (/* unused */),
    .io_RF_inputs_2_bits_RS1_valid                 (/* unused */),
    .io_RF_inputs_2_bits_RS2                       (/* unused */),
    .io_RF_inputs_2_bits_RS2_valid                 (/* unused */),
    .io_RF_inputs_2_bits_IMM                       (/* unused */),
    .io_RF_inputs_2_bits_FUNCT3                    (/* unused */),
    .io_RF_inputs_2_bits_packet_index              (/* unused */),
    .io_RF_inputs_2_bits_ROB_index                 (/* unused */),
    .io_RF_inputs_2_bits_MOB_index                 (/* unused */),
    .io_RF_inputs_2_bits_FTQ_index                 (/* unused */),
    .io_RF_inputs_2_bits_instructionType           (/* unused */),
    .io_RF_inputs_2_bits_portID                    (/* unused */),
    .io_RF_inputs_2_bits_RS_type                   (/* unused */),
    .io_RF_inputs_2_bits_needs_ALU                 (/* unused */),
    .io_RF_inputs_2_bits_needs_branch_unit         (/* unused */),
    .io_RF_inputs_2_bits_needs_CSRs                (/* unused */),
    .io_RF_inputs_2_bits_SUBTRACT                  (/* unused */),
    .io_RF_inputs_2_bits_MULTIPLY                  (/* unused */),
    .io_RF_inputs_2_bits_IS_IMM                    (/* unused */),
    .io_RF_inputs_2_bits_memory_type               (/* unused */),
    .io_RF_inputs_2_bits_access_width              (/* unused */),
    .io_RF_inputs_2_bits_instruction_ID            (/* unused */)
  );
  MOB MOB (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_flush                                    (io_flush),
    .io_reserve_0_ready                          (_MOB_io_reserve_0_ready),
    .io_reserve_0_valid
      (_MOB_io_reserve_0_valid_T & io_backend_packet_0_valid),
    .io_reserve_0_bits_ready_bits_RS1_ready
      (io_backend_packet_0_bits_ready_bits_RS1_ready),
    .io_reserve_0_bits_ready_bits_RS2_ready
      (io_backend_packet_0_bits_ready_bits_RS2_ready),
    .io_reserve_0_bits_RDold                     (io_backend_packet_0_bits_RDold),
    .io_reserve_0_bits_RD                        (io_backend_packet_0_bits_RD),
    .io_reserve_0_bits_RD_valid                  (io_backend_packet_0_bits_RD_valid),
    .io_reserve_0_bits_RS1                       (io_backend_packet_0_bits_RS1),
    .io_reserve_0_bits_RS1_valid                 (io_backend_packet_0_bits_RS1_valid),
    .io_reserve_0_bits_RS2                       (io_backend_packet_0_bits_RS2),
    .io_reserve_0_bits_RS2_valid                 (io_backend_packet_0_bits_RS2_valid),
    .io_reserve_0_bits_IMM                       (io_backend_packet_0_bits_IMM),
    .io_reserve_0_bits_FUNCT3                    (io_backend_packet_0_bits_FUNCT3),
    .io_reserve_0_bits_packet_index              (io_backend_packet_0_bits_packet_index),
    .io_reserve_0_bits_ROB_index                 (io_backend_packet_0_bits_ROB_index),
    .io_reserve_0_bits_MOB_index                 (io_backend_packet_0_bits_MOB_index),
    .io_reserve_0_bits_FTQ_index                 (io_backend_packet_0_bits_FTQ_index),
    .io_reserve_0_bits_instructionType
      (io_backend_packet_0_bits_instructionType),
    .io_reserve_0_bits_portID                    (io_backend_packet_0_bits_portID),
    .io_reserve_0_bits_RS_type                   (io_backend_packet_0_bits_RS_type),
    .io_reserve_0_bits_needs_ALU                 (io_backend_packet_0_bits_needs_ALU),
    .io_reserve_0_bits_needs_branch_unit
      (io_backend_packet_0_bits_needs_branch_unit),
    .io_reserve_0_bits_needs_CSRs                (io_backend_packet_0_bits_needs_CSRs),
    .io_reserve_0_bits_SUBTRACT                  (io_backend_packet_0_bits_SUBTRACT),
    .io_reserve_0_bits_MULTIPLY                  (io_backend_packet_0_bits_MULTIPLY),
    .io_reserve_0_bits_IS_IMM                    (io_backend_packet_0_bits_IS_IMM),
    .io_reserve_0_bits_memory_type               (io_backend_packet_0_bits_memory_type),
    .io_reserve_0_bits_access_width              (io_backend_packet_0_bits_access_width),
    .io_reserve_0_bits_instruction_ID
      (io_backend_packet_0_bits_instruction_ID),
    .io_reserve_1_ready                          (_MOB_io_reserve_1_ready),
    .io_reserve_1_valid
      (_MOB_io_reserve_1_valid_T & io_backend_packet_1_valid),
    .io_reserve_1_bits_ready_bits_RS1_ready
      (io_backend_packet_1_bits_ready_bits_RS1_ready),
    .io_reserve_1_bits_ready_bits_RS2_ready
      (io_backend_packet_1_bits_ready_bits_RS2_ready),
    .io_reserve_1_bits_RDold                     (io_backend_packet_1_bits_RDold),
    .io_reserve_1_bits_RD                        (io_backend_packet_1_bits_RD),
    .io_reserve_1_bits_RD_valid                  (io_backend_packet_1_bits_RD_valid),
    .io_reserve_1_bits_RS1                       (io_backend_packet_1_bits_RS1),
    .io_reserve_1_bits_RS1_valid                 (io_backend_packet_1_bits_RS1_valid),
    .io_reserve_1_bits_RS2                       (io_backend_packet_1_bits_RS2),
    .io_reserve_1_bits_RS2_valid                 (io_backend_packet_1_bits_RS2_valid),
    .io_reserve_1_bits_IMM                       (io_backend_packet_1_bits_IMM),
    .io_reserve_1_bits_FUNCT3                    (io_backend_packet_1_bits_FUNCT3),
    .io_reserve_1_bits_packet_index              (io_backend_packet_1_bits_packet_index),
    .io_reserve_1_bits_ROB_index                 (io_backend_packet_1_bits_ROB_index),
    .io_reserve_1_bits_MOB_index                 (io_backend_packet_1_bits_MOB_index),
    .io_reserve_1_bits_FTQ_index                 (io_backend_packet_1_bits_FTQ_index),
    .io_reserve_1_bits_instructionType
      (io_backend_packet_1_bits_instructionType),
    .io_reserve_1_bits_portID                    (io_backend_packet_1_bits_portID),
    .io_reserve_1_bits_RS_type                   (io_backend_packet_1_bits_RS_type),
    .io_reserve_1_bits_needs_ALU                 (io_backend_packet_1_bits_needs_ALU),
    .io_reserve_1_bits_needs_branch_unit
      (io_backend_packet_1_bits_needs_branch_unit),
    .io_reserve_1_bits_needs_CSRs                (io_backend_packet_1_bits_needs_CSRs),
    .io_reserve_1_bits_SUBTRACT                  (io_backend_packet_1_bits_SUBTRACT),
    .io_reserve_1_bits_MULTIPLY                  (io_backend_packet_1_bits_MULTIPLY),
    .io_reserve_1_bits_IS_IMM                    (io_backend_packet_1_bits_IS_IMM),
    .io_reserve_1_bits_memory_type               (io_backend_packet_1_bits_memory_type),
    .io_reserve_1_bits_access_width              (io_backend_packet_1_bits_access_width),
    .io_reserve_1_bits_instruction_ID
      (io_backend_packet_1_bits_instruction_ID),
    .io_reserve_2_ready                          (_MOB_io_reserve_2_ready),
    .io_reserve_2_valid
      (_MOB_io_reserve_2_valid_T & io_backend_packet_2_valid),
    .io_reserve_2_bits_ready_bits_RS1_ready
      (io_backend_packet_2_bits_ready_bits_RS1_ready),
    .io_reserve_2_bits_ready_bits_RS2_ready
      (io_backend_packet_2_bits_ready_bits_RS2_ready),
    .io_reserve_2_bits_RDold                     (io_backend_packet_2_bits_RDold),
    .io_reserve_2_bits_RD                        (io_backend_packet_2_bits_RD),
    .io_reserve_2_bits_RD_valid                  (io_backend_packet_2_bits_RD_valid),
    .io_reserve_2_bits_RS1                       (io_backend_packet_2_bits_RS1),
    .io_reserve_2_bits_RS1_valid                 (io_backend_packet_2_bits_RS1_valid),
    .io_reserve_2_bits_RS2                       (io_backend_packet_2_bits_RS2),
    .io_reserve_2_bits_RS2_valid                 (io_backend_packet_2_bits_RS2_valid),
    .io_reserve_2_bits_IMM                       (io_backend_packet_2_bits_IMM),
    .io_reserve_2_bits_FUNCT3                    (io_backend_packet_2_bits_FUNCT3),
    .io_reserve_2_bits_packet_index              (io_backend_packet_2_bits_packet_index),
    .io_reserve_2_bits_ROB_index                 (io_backend_packet_2_bits_ROB_index),
    .io_reserve_2_bits_MOB_index                 (io_backend_packet_2_bits_MOB_index),
    .io_reserve_2_bits_FTQ_index                 (io_backend_packet_2_bits_FTQ_index),
    .io_reserve_2_bits_instructionType
      (io_backend_packet_2_bits_instructionType),
    .io_reserve_2_bits_portID                    (io_backend_packet_2_bits_portID),
    .io_reserve_2_bits_RS_type                   (io_backend_packet_2_bits_RS_type),
    .io_reserve_2_bits_needs_ALU                 (io_backend_packet_2_bits_needs_ALU),
    .io_reserve_2_bits_needs_branch_unit
      (io_backend_packet_2_bits_needs_branch_unit),
    .io_reserve_2_bits_needs_CSRs                (io_backend_packet_2_bits_needs_CSRs),
    .io_reserve_2_bits_SUBTRACT                  (io_backend_packet_2_bits_SUBTRACT),
    .io_reserve_2_bits_MULTIPLY                  (io_backend_packet_2_bits_MULTIPLY),
    .io_reserve_2_bits_IS_IMM                    (io_backend_packet_2_bits_IS_IMM),
    .io_reserve_2_bits_memory_type               (io_backend_packet_2_bits_memory_type),
    .io_reserve_2_bits_access_width              (io_backend_packet_2_bits_access_width),
    .io_reserve_2_bits_instruction_ID
      (io_backend_packet_2_bits_instruction_ID),
    .io_reserve_3_ready                          (_MOB_io_reserve_3_ready),
    .io_reserve_3_valid
      (_MOB_io_reserve_3_valid_T & io_backend_packet_3_valid),
    .io_reserve_3_bits_ready_bits_RS1_ready
      (io_backend_packet_3_bits_ready_bits_RS1_ready),
    .io_reserve_3_bits_ready_bits_RS2_ready
      (io_backend_packet_3_bits_ready_bits_RS2_ready),
    .io_reserve_3_bits_RDold                     (io_backend_packet_3_bits_RDold),
    .io_reserve_3_bits_RD                        (io_backend_packet_3_bits_RD),
    .io_reserve_3_bits_RD_valid                  (io_backend_packet_3_bits_RD_valid),
    .io_reserve_3_bits_RS1                       (io_backend_packet_3_bits_RS1),
    .io_reserve_3_bits_RS1_valid                 (io_backend_packet_3_bits_RS1_valid),
    .io_reserve_3_bits_RS2                       (io_backend_packet_3_bits_RS2),
    .io_reserve_3_bits_RS2_valid                 (io_backend_packet_3_bits_RS2_valid),
    .io_reserve_3_bits_IMM                       (io_backend_packet_3_bits_IMM),
    .io_reserve_3_bits_FUNCT3                    (io_backend_packet_3_bits_FUNCT3),
    .io_reserve_3_bits_packet_index              (io_backend_packet_3_bits_packet_index),
    .io_reserve_3_bits_ROB_index                 (io_backend_packet_3_bits_ROB_index),
    .io_reserve_3_bits_MOB_index                 (io_backend_packet_3_bits_MOB_index),
    .io_reserve_3_bits_FTQ_index                 (io_backend_packet_3_bits_FTQ_index),
    .io_reserve_3_bits_instructionType
      (io_backend_packet_3_bits_instructionType),
    .io_reserve_3_bits_portID                    (io_backend_packet_3_bits_portID),
    .io_reserve_3_bits_RS_type                   (io_backend_packet_3_bits_RS_type),
    .io_reserve_3_bits_needs_ALU                 (io_backend_packet_3_bits_needs_ALU),
    .io_reserve_3_bits_needs_branch_unit
      (io_backend_packet_3_bits_needs_branch_unit),
    .io_reserve_3_bits_needs_CSRs                (io_backend_packet_3_bits_needs_CSRs),
    .io_reserve_3_bits_SUBTRACT                  (io_backend_packet_3_bits_SUBTRACT),
    .io_reserve_3_bits_MULTIPLY                  (io_backend_packet_3_bits_MULTIPLY),
    .io_reserve_3_bits_IS_IMM                    (io_backend_packet_3_bits_IS_IMM),
    .io_reserve_3_bits_memory_type               (io_backend_packet_3_bits_memory_type),
    .io_reserve_3_bits_access_width              (io_backend_packet_3_bits_access_width),
    .io_reserve_3_bits_instruction_ID
      (io_backend_packet_3_bits_instruction_ID),
    .io_reserved_pointers_0_valid                (/* unused */),
    .io_reserved_pointers_0_bits                 (_MOB_io_reserved_pointers_0_bits),
    .io_reserved_pointers_1_valid                (/* unused */),
    .io_reserved_pointers_1_bits                 (_MOB_io_reserved_pointers_1_bits),
    .io_reserved_pointers_2_valid                (/* unused */),
    .io_reserved_pointers_2_bits                 (_MOB_io_reserved_pointers_2_bits),
    .io_reserved_pointers_3_valid                (/* unused */),
    .io_reserved_pointers_3_bits                 (_MOB_io_reserved_pointers_3_bits),
    .io_AGU_output_valid                         (_AGU_io_FU_output_valid),
    .io_AGU_output_bits_RD                       (_AGU_io_FU_output_bits_RD),
    .io_AGU_output_bits_RD_data                  (32'h0),
    .io_AGU_output_bits_RD_valid                 (1'h0),
    .io_AGU_output_bits_fetch_PC                 (32'h0),
    .io_AGU_output_bits_branch_taken             (1'h0),
    .io_AGU_output_bits_target_address           (32'h0),
    .io_AGU_output_bits_branch_valid             (1'h0),
    .io_AGU_output_bits_address                  (_AGU_io_FU_output_bits_address),
    .io_AGU_output_bits_memory_type              (_AGU_io_FU_output_bits_memory_type),
    .io_AGU_output_bits_access_width             (_AGU_io_FU_output_bits_access_width),
    .io_AGU_output_bits_is_unsigned              (_AGU_io_FU_output_bits_is_unsigned),
    .io_AGU_output_bits_wr_data                  (_AGU_io_FU_output_bits_wr_data),
    .io_AGU_output_bits_MOB_index                (_AGU_io_FU_output_bits_MOB_index),
    .io_AGU_output_bits_ROB_index                (6'h0),
    .io_AGU_output_bits_FTQ_index                (4'h0),
    .io_AGU_output_bits_fetch_packet_index       (2'h0),
    .io_AGU_output_bits_violation                (1'h0),
    .io_MOB_output_valid                         (_MOB_io_MOB_output_valid),
    .io_MOB_output_bits_RD                       (_MOB_io_MOB_output_bits_RD),
    .io_MOB_output_bits_RD_data                  (_MOB_io_MOB_output_bits_RD_data),
    .io_MOB_output_bits_RD_valid                 (_MOB_io_MOB_output_bits_RD_valid),
    .io_MOB_output_bits_fetch_PC                 (_MOB_io_MOB_output_bits_fetch_PC),
    .io_MOB_output_bits_branch_taken             (_MOB_io_MOB_output_bits_branch_taken),
    .io_MOB_output_bits_target_address           (_MOB_io_MOB_output_bits_target_address),
    .io_MOB_output_bits_branch_valid             (_MOB_io_MOB_output_bits_branch_valid),
    .io_MOB_output_bits_address                  (_MOB_io_MOB_output_bits_address),
    .io_MOB_output_bits_memory_type              (_MOB_io_MOB_output_bits_memory_type),
    .io_MOB_output_bits_access_width             (_MOB_io_MOB_output_bits_access_width),
    .io_MOB_output_bits_is_unsigned              (_MOB_io_MOB_output_bits_is_unsigned),
    .io_MOB_output_bits_wr_data                  (_MOB_io_MOB_output_bits_wr_data),
    .io_MOB_output_bits_MOB_index                (_MOB_io_MOB_output_bits_MOB_index),
    .io_MOB_output_bits_ROB_index                (_MOB_io_MOB_output_bits_ROB_index),
    .io_MOB_output_bits_FTQ_index                (_MOB_io_MOB_output_bits_FTQ_index),
    .io_MOB_output_bits_fetch_packet_index
      (_MOB_io_MOB_output_bits_fetch_packet_index),
    .io_MOB_output_bits_violation                (_MOB_io_MOB_output_bits_violation),
    .io_commit_valid                             (io_commit_valid),
    .io_commit_bits_fetch_PC                     (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                         (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index                    (io_commit_bits_ROB_index),
    .io_commit_bits_br_type                      (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index           (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction             (io_commit_bits_is_misprediction),
    .io_commit_bits_violation                    (io_commit_bits_violation),
    .io_commit_bits_expected_PC                  (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                          (io_commit_bits_GHR),
    .io_commit_bits_TOS                          (io_commit_bits_TOS),
    .io_commit_bits_NEXT                         (io_commit_bits_NEXT),
    .io_commit_bits_free_list_front_pointer      (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RDold_0                      (io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1                      (io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2                      (io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3                      (io_commit_bits_RDold_3),
    .io_commit_bits_RD_0                         (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                         (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                         (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                         (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0                   (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1                   (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2                   (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3                   (io_commit_bits_RD_valid_3),
    .io_backend_memory_request_ready             (io_backend_memory_request_ready),
    .io_backend_memory_request_valid             (io_backend_memory_request_valid),
    .io_backend_memory_request_bits_addr         (io_backend_memory_request_bits_addr),
    .io_backend_memory_request_bits_data         (io_backend_memory_request_bits_data),
    .io_backend_memory_request_bits_memory_type
      (io_backend_memory_request_bits_memory_type),
    .io_backend_memory_request_bits_access_width
      (io_backend_memory_request_bits_access_width),
    .io_backend_memory_request_bits_MOB_index
      (io_backend_memory_request_bits_MOB_index),
    .io_backend_memory_response_ready            (io_backend_memory_response_ready),
    .io_backend_memory_response_valid            (io_backend_memory_response_valid),
    .io_backend_memory_response_bits_addr        (io_backend_memory_response_bits_addr),
    .io_backend_memory_response_bits_data        (io_backend_memory_response_bits_data),
    .io_backend_memory_response_bits_MOB_index
      (io_backend_memory_response_bits_MOB_index)
  );
  sim_nReadmWrite INT_PRF (
    .clock      (clock),
    .io_raddr_0 (_INT_RS_io_RF_inputs_0_bits_RS1[5:0]),
    .io_raddr_1 (_INT_RS_io_RF_inputs_0_bits_RS2[5:0]),
    .io_raddr_2 (_INT_RS_io_RF_inputs_1_bits_RS1[5:0]),
    .io_raddr_3 (_INT_RS_io_RF_inputs_1_bits_RS2[5:0]),
    .io_raddr_4 (_INT_RS_io_RF_inputs_2_bits_RS1[5:0]),
    .io_raddr_5 (_INT_RS_io_RF_inputs_2_bits_RS2[5:0]),
    .io_raddr_6 (_MEM_RS_io_RF_inputs_0_bits_RS1[5:0]),
    .io_raddr_7 (_MEM_RS_io_RF_inputs_0_bits_RS2[5:0]),
    .io_rdata_0 (_INT_PRF_io_rdata_0),
    .io_rdata_1 (_INT_PRF_io_rdata_1),
    .io_rdata_2 (_INT_PRF_io_rdata_2),
    .io_rdata_3 (_INT_PRF_io_rdata_3),
    .io_rdata_4 (_INT_PRF_io_rdata_4),
    .io_rdata_5 (_INT_PRF_io_rdata_5),
    .io_rdata_6 (_INT_PRF_io_rdata_6),
    .io_rdata_7 (_INT_PRF_io_rdata_7),
    .io_waddr_0 (_FU0_io_FU_output_bits_RD[5:0]),
    .io_waddr_1 (_FU1_io_FU_output_bits_RD[5:0]),
    .io_waddr_2 (_FU2_io_FU_output_bits_RD[5:0]),
    .io_waddr_3 (_MOB_io_MOB_output_bits_RD[5:0]),
    .io_wen_0   (_FU0_io_FU_output_valid & _FU0_io_FU_output_bits_RD_valid),
    .io_wen_1   (_FU1_io_FU_output_valid & _FU1_io_FU_output_bits_RD_valid),
    .io_wen_2   (_FU2_io_FU_output_valid & _FU2_io_FU_output_bits_RD_valid),
    .io_wen_3   (_MOB_io_MOB_output_valid & _MOB_io_MOB_output_bits_RD_valid),
    .io_wdata_0 (_FU0_io_FU_output_bits_RD_data),
    .io_wdata_1 (_FU1_io_FU_output_bits_RD_data),
    .io_wdata_2 (_FU2_io_FU_output_bits_RD_data),
    .io_wdata_3 (_MOB_io_MOB_output_bits_RD_data)
  );
  FU FU0 (
    .clock                                                     (clock),
    .reset                                                     (reset),
    .io_flush                                                  (io_flush),
    .io_FU_input_ready                                         (_FU0_io_FU_input_ready),
    .io_FU_input_valid
      (FU0_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready
      (read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS1_ready),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready
      (read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS2_ready),
    .io_FU_input_bits_decoded_instruction_RDold
      (read_decoded_instructions_0_decoded_instruction_REG_RDold),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_0_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (read_decoded_instructions_0_decoded_instruction_REG_RD_valid),
    .io_FU_input_bits_decoded_instruction_RS1
      (read_decoded_instructions_0_decoded_instruction_REG_RS1),
    .io_FU_input_bits_decoded_instruction_RS1_valid
      (read_decoded_instructions_0_decoded_instruction_REG_RS1_valid),
    .io_FU_input_bits_decoded_instruction_RS2
      (read_decoded_instructions_0_decoded_instruction_REG_RS2),
    .io_FU_input_bits_decoded_instruction_RS2_valid
      (read_decoded_instructions_0_decoded_instruction_REG_RS2_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_0_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_0_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_0_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_0_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_MOB_index
      (read_decoded_instructions_0_decoded_instruction_REG_MOB_index),
    .io_FU_input_bits_decoded_instruction_FTQ_index
      (read_decoded_instructions_0_decoded_instruction_REG_FTQ_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (read_decoded_instructions_0_decoded_instruction_REG_instructionType),
    .io_FU_input_bits_decoded_instruction_portID
      (read_decoded_instructions_0_decoded_instruction_REG_portID),
    .io_FU_input_bits_decoded_instruction_RS_type
      (read_decoded_instructions_0_decoded_instruction_REG_RS_type),
    .io_FU_input_bits_decoded_instruction_needs_ALU
      (read_decoded_instructions_0_decoded_instruction_REG_needs_ALU),
    .io_FU_input_bits_decoded_instruction_needs_branch_unit
      (read_decoded_instructions_0_decoded_instruction_REG_needs_branch_unit),
    .io_FU_input_bits_decoded_instruction_needs_CSRs
      (read_decoded_instructions_0_decoded_instruction_REG_needs_CSRs),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (read_decoded_instructions_0_decoded_instruction_REG_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (read_decoded_instructions_0_decoded_instruction_REG_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (read_decoded_instructions_0_decoded_instruction_REG_IS_IMM),
    .io_FU_input_bits_decoded_instruction_memory_type
      (read_decoded_instructions_0_decoded_instruction_REG_memory_type),
    .io_FU_input_bits_decoded_instruction_access_width
      (read_decoded_instructions_0_decoded_instruction_REG_access_width),
    .io_FU_input_bits_decoded_instruction_instruction_ID
      (read_decoded_instructions_0_decoded_instruction_REG_instruction_ID),
    .io_FU_input_bits_RS1_data                                 (_INT_PRF_io_rdata_0),
    .io_FU_input_bits_RS2_data                                 (_INT_PRF_io_rdata_1),
    .io_FU_input_bits_fetch_PC                                 (io_PC_file_exec_data),
    .io_FU_output_valid                                        (_FU0_io_FU_output_valid),
    .io_FU_output_bits_RD
      (_FU0_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_FU0_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_FU0_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (_FU0_io_FU_output_bits_fetch_PC),
    .io_FU_output_bits_branch_taken
      (_FU0_io_FU_output_bits_branch_taken),
    .io_FU_output_bits_target_address
      (_FU0_io_FU_output_bits_target_address),
    .io_FU_output_bits_branch_valid
      (_FU0_io_FU_output_bits_branch_valid),
    .io_FU_output_bits_address
      (_FU0_io_FU_output_bits_address),
    .io_FU_output_bits_memory_type
      (_FU0_io_FU_output_bits_memory_type),
    .io_FU_output_bits_access_width
      (_FU0_io_FU_output_bits_access_width),
    .io_FU_output_bits_is_unsigned
      (_FU0_io_FU_output_bits_is_unsigned),
    .io_FU_output_bits_wr_data
      (_FU0_io_FU_output_bits_wr_data),
    .io_FU_output_bits_MOB_index
      (_FU0_io_FU_output_bits_MOB_index),
    .io_FU_output_bits_ROB_index
      (_FU0_io_FU_output_bits_ROB_index),
    .io_FU_output_bits_FTQ_index
      (_FU0_io_FU_output_bits_FTQ_index),
    .io_FU_output_bits_fetch_packet_index
      (_FU0_io_FU_output_bits_fetch_packet_index),
    .io_FU_output_bits_violation
      (_FU0_io_FU_output_bits_violation)
  );
  FU_1 FU1 (
    .clock                                                     (clock),
    .reset                                                     (reset),
    .io_flush                                                  (io_flush),
    .io_FU_input_ready                                         (_FU1_io_FU_input_ready),
    .io_FU_input_valid
      (FU1_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready
      (read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS1_ready),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready
      (read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS2_ready),
    .io_FU_input_bits_decoded_instruction_RDold
      (read_decoded_instructions_1_decoded_instruction_REG_RDold),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_1_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (read_decoded_instructions_1_decoded_instruction_REG_RD_valid),
    .io_FU_input_bits_decoded_instruction_RS1
      (read_decoded_instructions_1_decoded_instruction_REG_RS1),
    .io_FU_input_bits_decoded_instruction_RS1_valid
      (read_decoded_instructions_1_decoded_instruction_REG_RS1_valid),
    .io_FU_input_bits_decoded_instruction_RS2
      (read_decoded_instructions_1_decoded_instruction_REG_RS2),
    .io_FU_input_bits_decoded_instruction_RS2_valid
      (read_decoded_instructions_1_decoded_instruction_REG_RS2_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_1_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_1_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_1_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_1_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_MOB_index
      (read_decoded_instructions_1_decoded_instruction_REG_MOB_index),
    .io_FU_input_bits_decoded_instruction_FTQ_index
      (read_decoded_instructions_1_decoded_instruction_REG_FTQ_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (read_decoded_instructions_1_decoded_instruction_REG_instructionType),
    .io_FU_input_bits_decoded_instruction_portID
      (read_decoded_instructions_1_decoded_instruction_REG_portID),
    .io_FU_input_bits_decoded_instruction_RS_type
      (read_decoded_instructions_1_decoded_instruction_REG_RS_type),
    .io_FU_input_bits_decoded_instruction_needs_ALU
      (read_decoded_instructions_1_decoded_instruction_REG_needs_ALU),
    .io_FU_input_bits_decoded_instruction_needs_branch_unit
      (read_decoded_instructions_1_decoded_instruction_REG_needs_branch_unit),
    .io_FU_input_bits_decoded_instruction_needs_CSRs
      (read_decoded_instructions_1_decoded_instruction_REG_needs_CSRs),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (read_decoded_instructions_1_decoded_instruction_REG_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (read_decoded_instructions_1_decoded_instruction_REG_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (read_decoded_instructions_1_decoded_instruction_REG_IS_IMM),
    .io_FU_input_bits_decoded_instruction_memory_type
      (read_decoded_instructions_1_decoded_instruction_REG_memory_type),
    .io_FU_input_bits_decoded_instruction_access_width
      (read_decoded_instructions_1_decoded_instruction_REG_access_width),
    .io_FU_input_bits_decoded_instruction_instruction_ID
      (read_decoded_instructions_1_decoded_instruction_REG_instruction_ID),
    .io_FU_input_bits_RS1_data                                 (_INT_PRF_io_rdata_2),
    .io_FU_input_bits_RS2_data                                 (_INT_PRF_io_rdata_3),
    .io_FU_input_bits_fetch_PC                                 (32'h0),
    .io_FU_output_valid                                        (_FU1_io_FU_output_valid),
    .io_FU_output_bits_RD
      (_FU1_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_FU1_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_FU1_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (_FU1_io_FU_output_bits_fetch_PC),
    .io_FU_output_bits_branch_taken
      (_FU1_io_FU_output_bits_branch_taken),
    .io_FU_output_bits_target_address
      (_FU1_io_FU_output_bits_target_address),
    .io_FU_output_bits_branch_valid
      (_FU1_io_FU_output_bits_branch_valid),
    .io_FU_output_bits_address
      (_FU1_io_FU_output_bits_address),
    .io_FU_output_bits_memory_type
      (_FU1_io_FU_output_bits_memory_type),
    .io_FU_output_bits_access_width
      (_FU1_io_FU_output_bits_access_width),
    .io_FU_output_bits_is_unsigned
      (_FU1_io_FU_output_bits_is_unsigned),
    .io_FU_output_bits_wr_data
      (_FU1_io_FU_output_bits_wr_data),
    .io_FU_output_bits_MOB_index
      (_FU1_io_FU_output_bits_MOB_index),
    .io_FU_output_bits_ROB_index
      (_FU1_io_FU_output_bits_ROB_index),
    .io_FU_output_bits_FTQ_index
      (_FU1_io_FU_output_bits_FTQ_index),
    .io_FU_output_bits_fetch_packet_index
      (_FU1_io_FU_output_bits_fetch_packet_index),
    .io_FU_output_bits_violation
      (_FU1_io_FU_output_bits_violation)
  );
  FU_1 FU2 (
    .clock                                                     (clock),
    .reset                                                     (reset),
    .io_flush                                                  (io_flush),
    .io_FU_input_ready                                         (_FU2_io_FU_input_ready),
    .io_FU_input_valid
      (FU2_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready
      (read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS1_ready),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready
      (read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS2_ready),
    .io_FU_input_bits_decoded_instruction_RDold
      (read_decoded_instructions_2_decoded_instruction_REG_RDold),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_2_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (read_decoded_instructions_2_decoded_instruction_REG_RD_valid),
    .io_FU_input_bits_decoded_instruction_RS1
      (read_decoded_instructions_2_decoded_instruction_REG_RS1),
    .io_FU_input_bits_decoded_instruction_RS1_valid
      (read_decoded_instructions_2_decoded_instruction_REG_RS1_valid),
    .io_FU_input_bits_decoded_instruction_RS2
      (read_decoded_instructions_2_decoded_instruction_REG_RS2),
    .io_FU_input_bits_decoded_instruction_RS2_valid
      (read_decoded_instructions_2_decoded_instruction_REG_RS2_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_2_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_2_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_2_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_2_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_MOB_index
      (read_decoded_instructions_2_decoded_instruction_REG_MOB_index),
    .io_FU_input_bits_decoded_instruction_FTQ_index
      (read_decoded_instructions_2_decoded_instruction_REG_FTQ_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (read_decoded_instructions_2_decoded_instruction_REG_instructionType),
    .io_FU_input_bits_decoded_instruction_portID
      (read_decoded_instructions_2_decoded_instruction_REG_portID),
    .io_FU_input_bits_decoded_instruction_RS_type
      (read_decoded_instructions_2_decoded_instruction_REG_RS_type),
    .io_FU_input_bits_decoded_instruction_needs_ALU
      (read_decoded_instructions_2_decoded_instruction_REG_needs_ALU),
    .io_FU_input_bits_decoded_instruction_needs_branch_unit
      (read_decoded_instructions_2_decoded_instruction_REG_needs_branch_unit),
    .io_FU_input_bits_decoded_instruction_needs_CSRs
      (read_decoded_instructions_2_decoded_instruction_REG_needs_CSRs),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (read_decoded_instructions_2_decoded_instruction_REG_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (read_decoded_instructions_2_decoded_instruction_REG_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (read_decoded_instructions_2_decoded_instruction_REG_IS_IMM),
    .io_FU_input_bits_decoded_instruction_memory_type
      (read_decoded_instructions_2_decoded_instruction_REG_memory_type),
    .io_FU_input_bits_decoded_instruction_access_width
      (read_decoded_instructions_2_decoded_instruction_REG_access_width),
    .io_FU_input_bits_decoded_instruction_instruction_ID
      (read_decoded_instructions_2_decoded_instruction_REG_instruction_ID),
    .io_FU_input_bits_RS1_data                                 (_INT_PRF_io_rdata_4),
    .io_FU_input_bits_RS2_data                                 (_INT_PRF_io_rdata_5),
    .io_FU_input_bits_fetch_PC                                 (32'h0),
    .io_FU_output_valid                                        (_FU2_io_FU_output_valid),
    .io_FU_output_bits_RD
      (_FU2_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_FU2_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_FU2_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (_FU2_io_FU_output_bits_fetch_PC),
    .io_FU_output_bits_branch_taken
      (_FU2_io_FU_output_bits_branch_taken),
    .io_FU_output_bits_target_address
      (_FU2_io_FU_output_bits_target_address),
    .io_FU_output_bits_branch_valid
      (_FU2_io_FU_output_bits_branch_valid),
    .io_FU_output_bits_address
      (_FU2_io_FU_output_bits_address),
    .io_FU_output_bits_memory_type
      (_FU2_io_FU_output_bits_memory_type),
    .io_FU_output_bits_access_width
      (_FU2_io_FU_output_bits_access_width),
    .io_FU_output_bits_is_unsigned
      (_FU2_io_FU_output_bits_is_unsigned),
    .io_FU_output_bits_wr_data
      (_FU2_io_FU_output_bits_wr_data),
    .io_FU_output_bits_MOB_index
      (_FU2_io_FU_output_bits_MOB_index),
    .io_FU_output_bits_ROB_index
      (_FU2_io_FU_output_bits_ROB_index),
    .io_FU_output_bits_FTQ_index
      (_FU2_io_FU_output_bits_FTQ_index),
    .io_FU_output_bits_fetch_packet_index
      (_FU2_io_FU_output_bits_fetch_packet_index),
    .io_FU_output_bits_violation
      (_FU2_io_FU_output_bits_violation)
  );
  AGU AGU (
    .clock                                             (clock),
    .reset                                             (reset),
    .io_flush                                          (io_flush),
    .io_FU_input_valid                                 (AGU_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_3_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_3_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_3_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_MOB_index
      (read_decoded_instructions_3_decoded_instruction_REG_MOB_index),
    .io_FU_input_bits_decoded_instruction_memory_type
      (read_decoded_instructions_3_decoded_instruction_REG_memory_type),
    .io_FU_input_bits_decoded_instruction_access_width
      (read_decoded_instructions_3_decoded_instruction_REG_access_width),
    .io_FU_input_bits_RS1_data                         (_INT_PRF_io_rdata_6),
    .io_FU_input_bits_RS2_data                         (_INT_PRF_io_rdata_7),
    .io_FU_output_valid                                (_AGU_io_FU_output_valid),
    .io_FU_output_bits_RD                              (_AGU_io_FU_output_bits_RD),
    .io_FU_output_bits_address                         (_AGU_io_FU_output_bits_address),
    .io_FU_output_bits_memory_type
      (_AGU_io_FU_output_bits_memory_type),
    .io_FU_output_bits_access_width
      (_AGU_io_FU_output_bits_access_width),
    .io_FU_output_bits_is_unsigned
      (_AGU_io_FU_output_bits_is_unsigned),
    .io_FU_output_bits_wr_data                         (_AGU_io_FU_output_bits_wr_data),
    .io_FU_output_bits_MOB_index                       (_AGU_io_FU_output_bits_MOB_index)
  );
  assign io_PC_file_exec_addr = _INT_RS_io_RF_inputs_0_bits_ROB_index;
  assign io_backend_packet_0_ready = backend_can_allocate;
  assign io_backend_packet_1_ready = backend_can_allocate;
  assign io_backend_packet_2_ready = backend_can_allocate;
  assign io_backend_packet_3_ready = backend_can_allocate;
  assign io_FU_outputs_0_valid = _FU0_io_FU_output_valid;
  assign io_FU_outputs_0_bits_RD = _FU0_io_FU_output_bits_RD;
  assign io_FU_outputs_0_bits_RD_data = _FU0_io_FU_output_bits_RD_data;
  assign io_FU_outputs_0_bits_RD_valid = _FU0_io_FU_output_bits_RD_valid;
  assign io_FU_outputs_0_bits_fetch_PC = _FU0_io_FU_output_bits_fetch_PC;
  assign io_FU_outputs_0_bits_branch_taken = _FU0_io_FU_output_bits_branch_taken;
  assign io_FU_outputs_0_bits_target_address = _FU0_io_FU_output_bits_target_address;
  assign io_FU_outputs_0_bits_branch_valid = _FU0_io_FU_output_bits_branch_valid;
  assign io_FU_outputs_0_bits_address = _FU0_io_FU_output_bits_address;
  assign io_FU_outputs_0_bits_memory_type = _FU0_io_FU_output_bits_memory_type;
  assign io_FU_outputs_0_bits_access_width = _FU0_io_FU_output_bits_access_width;
  assign io_FU_outputs_0_bits_is_unsigned = _FU0_io_FU_output_bits_is_unsigned;
  assign io_FU_outputs_0_bits_wr_data = _FU0_io_FU_output_bits_wr_data;
  assign io_FU_outputs_0_bits_MOB_index = _FU0_io_FU_output_bits_MOB_index;
  assign io_FU_outputs_0_bits_ROB_index = _FU0_io_FU_output_bits_ROB_index;
  assign io_FU_outputs_0_bits_FTQ_index = _FU0_io_FU_output_bits_FTQ_index;
  assign io_FU_outputs_0_bits_fetch_packet_index =
    _FU0_io_FU_output_bits_fetch_packet_index;
  assign io_FU_outputs_0_bits_violation = _FU0_io_FU_output_bits_violation;
  assign io_FU_outputs_1_valid = _FU1_io_FU_output_valid;
  assign io_FU_outputs_1_bits_RD = _FU1_io_FU_output_bits_RD;
  assign io_FU_outputs_1_bits_RD_data = _FU1_io_FU_output_bits_RD_data;
  assign io_FU_outputs_1_bits_RD_valid = _FU1_io_FU_output_bits_RD_valid;
  assign io_FU_outputs_1_bits_fetch_PC = _FU1_io_FU_output_bits_fetch_PC;
  assign io_FU_outputs_1_bits_branch_taken = _FU1_io_FU_output_bits_branch_taken;
  assign io_FU_outputs_1_bits_target_address = _FU1_io_FU_output_bits_target_address;
  assign io_FU_outputs_1_bits_branch_valid = _FU1_io_FU_output_bits_branch_valid;
  assign io_FU_outputs_1_bits_address = _FU1_io_FU_output_bits_address;
  assign io_FU_outputs_1_bits_memory_type = _FU1_io_FU_output_bits_memory_type;
  assign io_FU_outputs_1_bits_access_width = _FU1_io_FU_output_bits_access_width;
  assign io_FU_outputs_1_bits_is_unsigned = _FU1_io_FU_output_bits_is_unsigned;
  assign io_FU_outputs_1_bits_wr_data = _FU1_io_FU_output_bits_wr_data;
  assign io_FU_outputs_1_bits_MOB_index = _FU1_io_FU_output_bits_MOB_index;
  assign io_FU_outputs_1_bits_ROB_index = _FU1_io_FU_output_bits_ROB_index;
  assign io_FU_outputs_1_bits_FTQ_index = _FU1_io_FU_output_bits_FTQ_index;
  assign io_FU_outputs_1_bits_fetch_packet_index =
    _FU1_io_FU_output_bits_fetch_packet_index;
  assign io_FU_outputs_1_bits_violation = _FU1_io_FU_output_bits_violation;
  assign io_FU_outputs_2_valid = _FU2_io_FU_output_valid;
  assign io_FU_outputs_2_bits_RD = _FU2_io_FU_output_bits_RD;
  assign io_FU_outputs_2_bits_RD_data = _FU2_io_FU_output_bits_RD_data;
  assign io_FU_outputs_2_bits_RD_valid = _FU2_io_FU_output_bits_RD_valid;
  assign io_FU_outputs_2_bits_fetch_PC = _FU2_io_FU_output_bits_fetch_PC;
  assign io_FU_outputs_2_bits_branch_taken = _FU2_io_FU_output_bits_branch_taken;
  assign io_FU_outputs_2_bits_target_address = _FU2_io_FU_output_bits_target_address;
  assign io_FU_outputs_2_bits_branch_valid = _FU2_io_FU_output_bits_branch_valid;
  assign io_FU_outputs_2_bits_address = _FU2_io_FU_output_bits_address;
  assign io_FU_outputs_2_bits_memory_type = _FU2_io_FU_output_bits_memory_type;
  assign io_FU_outputs_2_bits_access_width = _FU2_io_FU_output_bits_access_width;
  assign io_FU_outputs_2_bits_is_unsigned = _FU2_io_FU_output_bits_is_unsigned;
  assign io_FU_outputs_2_bits_wr_data = _FU2_io_FU_output_bits_wr_data;
  assign io_FU_outputs_2_bits_MOB_index = _FU2_io_FU_output_bits_MOB_index;
  assign io_FU_outputs_2_bits_ROB_index = _FU2_io_FU_output_bits_ROB_index;
  assign io_FU_outputs_2_bits_FTQ_index = _FU2_io_FU_output_bits_FTQ_index;
  assign io_FU_outputs_2_bits_fetch_packet_index =
    _FU2_io_FU_output_bits_fetch_packet_index;
  assign io_FU_outputs_2_bits_violation = _FU2_io_FU_output_bits_violation;
  assign io_FU_outputs_3_valid = _MOB_io_MOB_output_valid;
  assign io_FU_outputs_3_bits_RD = _MOB_io_MOB_output_bits_RD;
  assign io_FU_outputs_3_bits_RD_data = _MOB_io_MOB_output_bits_RD_data;
  assign io_FU_outputs_3_bits_RD_valid = _MOB_io_MOB_output_bits_RD_valid;
  assign io_FU_outputs_3_bits_fetch_PC = _MOB_io_MOB_output_bits_fetch_PC;
  assign io_FU_outputs_3_bits_branch_taken = _MOB_io_MOB_output_bits_branch_taken;
  assign io_FU_outputs_3_bits_target_address = _MOB_io_MOB_output_bits_target_address;
  assign io_FU_outputs_3_bits_branch_valid = _MOB_io_MOB_output_bits_branch_valid;
  assign io_FU_outputs_3_bits_address = _MOB_io_MOB_output_bits_address;
  assign io_FU_outputs_3_bits_memory_type = _MOB_io_MOB_output_bits_memory_type;
  assign io_FU_outputs_3_bits_access_width = _MOB_io_MOB_output_bits_access_width;
  assign io_FU_outputs_3_bits_is_unsigned = _MOB_io_MOB_output_bits_is_unsigned;
  assign io_FU_outputs_3_bits_wr_data = _MOB_io_MOB_output_bits_wr_data;
  assign io_FU_outputs_3_bits_MOB_index = _MOB_io_MOB_output_bits_MOB_index;
  assign io_FU_outputs_3_bits_ROB_index = _MOB_io_MOB_output_bits_ROB_index;
  assign io_FU_outputs_3_bits_FTQ_index = _MOB_io_MOB_output_bits_FTQ_index;
  assign io_FU_outputs_3_bits_fetch_packet_index =
    _MOB_io_MOB_output_bits_fetch_packet_index;
  assign io_FU_outputs_3_bits_violation = _MOB_io_MOB_output_bits_violation;
endmodule

