
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001058    0.123690 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.013035    0.048268    0.185534    0.309224 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048293    0.001023    0.310247 v fanout47/A (sg13g2_buf_8)
     8    0.040072    0.030320    0.090327    0.400575 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.030632    0.002234    0.402809 v _167_/B1 (sg13g2_a21oi_1)
     1    0.005942    0.050776    0.054417    0.457226 ^ _167_/Y (sg13g2_a21oi_1)
                                                         _116_ (net)
                      0.050794    0.000253    0.457479 ^ _168_/B (sg13g2_nor2_1)
     1    0.003210    0.023454    0.036787    0.494266 v _168_/Y (sg13g2_nor2_1)
                                                         CTRL.P0 (net)
                      0.023455    0.000200    0.494466 v _292_/D (sg13g2_dfrbpq_1)
                                              0.494466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001058    0.123690 ^ _292_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273690   clock uncertainty
                                  0.000000    0.273690   clock reconvergence pessimism
                                 -0.034725    0.238965   library hold time
                                              0.238965   data required time
---------------------------------------------------------------------------------------------
                                              0.238965   data required time
                                             -0.494466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.255501   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059439    0.001287    0.329136 ^ fanout54/A (sg13g2_buf_8)
     8    0.036795    0.032194    0.088982    0.418118 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.032406    0.002046    0.420164 ^ _158_/A (sg13g2_nor3_1)
     2    0.012254    0.046563    0.060004    0.480168 v _158_/Y (sg13g2_nor3_1)
                                                         _108_ (net)
                      0.046581    0.000740    0.480908 v _159_/B (sg13g2_xnor2_1)
     1    0.001915    0.028000    0.055014    0.535922 v _159_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028000    0.000070    0.535992 v _291_/D (sg13g2_dfrbpq_1)
                                              0.535992   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023618    0.001178    0.123810 ^ _291_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273810   clock uncertainty
                                  0.000000    0.273810   clock reconvergence pessimism
                                 -0.036165    0.237645   library hold time
                                              0.237645   data required time
---------------------------------------------------------------------------------------------
                                              0.237645   data required time
                                             -0.535992   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298347   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003199    0.020288    0.162052    0.285760 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020288    0.000123    0.285883 v fanout63/A (sg13g2_buf_2)
     4    0.027248    0.054028    0.095494    0.381378 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.054156    0.001986    0.383364 v _143_/B (sg13g2_xor2_1)
     2    0.010552    0.048086    0.095228    0.478591 v _143_/X (sg13g2_xor2_1)
                                                         _095_ (net)
                      0.048087    0.000352    0.478944 v _273_/B (sg13g2_xor2_1)
     1    0.003226    0.028499    0.060032    0.538976 v _273_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.028499    0.000204    0.539180 v _286_/D (sg13g2_dfrbpq_1)
                                              0.539180   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001076    0.123708 ^ _286_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273708   clock uncertainty
                                  0.000000    0.273708   clock reconvergence pessimism
                                 -0.036323    0.237385   library hold time
                                              0.237385   data required time
---------------------------------------------------------------------------------------------
                                              0.237385   data required time
                                             -0.539180   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301795   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001072    0.123705 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.009170    0.036930    0.176476    0.300181 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036934    0.000389    0.300570 v fanout65/A (sg13g2_buf_8)
     7    0.045222    0.031865    0.086419    0.386989 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.032203    0.002463    0.389452 v _141_/B (sg13g2_xnor2_1)
     2    0.009844    0.068777    0.084231    0.473682 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.068786    0.000631    0.474314 v _272_/B (sg13g2_xnor2_1)
     1    0.002586    0.031329    0.065544    0.539857 v _272_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.031329    0.000094    0.539951 v _285_/D (sg13g2_dfrbpq_1)
                                              0.539951   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001072    0.123705 ^ _285_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273705   clock uncertainty
                                  0.000000    0.273705   clock reconvergence pessimism
                                 -0.037221    0.236484   library hold time
                                              0.236484   data required time
---------------------------------------------------------------------------------------------
                                              0.236484   data required time
                                             -0.539951   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303467   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001058    0.123690 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.013035    0.048268    0.185534    0.309224 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048293    0.001023    0.310247 v fanout47/A (sg13g2_buf_8)
     8    0.040072    0.030320    0.090327    0.400575 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.030444    0.001031    0.401606 v _147_/A (sg13g2_xor2_1)
     2    0.010017    0.046504    0.087091    0.488696 v _147_/X (sg13g2_xor2_1)
                                                         _099_ (net)
                      0.046505    0.000356    0.489053 v _275_/B (sg13g2_xor2_1)
     1    0.002704    0.027100    0.057113    0.546166 v _275_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.027100    0.000097    0.546263 v _288_/D (sg13g2_dfrbpq_2)
                                              0.546263   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.273493   clock uncertainty
                                  0.000000    0.273493   clock reconvergence pessimism
                                 -0.036020    0.237473   library hold time
                                              0.237473   data required time
---------------------------------------------------------------------------------------------
                                              0.237473   data required time
                                             -0.546263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308790   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023618    0.001178    0.123810 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007167    0.031070    0.171654    0.295464 v _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031100    0.000396    0.295860 v output2/A (sg13g2_buf_2)
     1    0.081427    0.132798    0.164658    0.460518 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.132961    0.003871    0.464389 v sign (out)
                                              0.464389   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.464389   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314389   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001224    0.123498 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.017715    0.039970    0.191129    0.314627 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.040016    0.001206    0.315832 v fanout59/A (sg13g2_buf_8)
     8    0.037117    0.029100    0.085257    0.401090 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029175    0.001065    0.402155 v _145_/B (sg13g2_xnor2_1)
     2    0.010406    0.071664    0.085492    0.487647 v _145_/Y (sg13g2_xnor2_1)
                                                         _097_ (net)
                      0.071673    0.000667    0.488314 v _274_/B (sg13g2_xor2_1)
     1    0.003278    0.028227    0.069532    0.557846 v _274_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.028227    0.000211    0.558057 v _287_/D (sg13g2_dfrbpq_2)
                                              0.558057   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001224    0.123498 ^ _287_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.273498   clock uncertainty
                                  0.000000    0.273498   clock reconvergence pessimism
                                 -0.036382    0.237115   library hold time
                                              0.237115   data required time
---------------------------------------------------------------------------------------------
                                              0.237115   data required time
                                             -0.558057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320942   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001058    0.123690 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.013035    0.048268    0.185534    0.309224 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048286    0.000877    0.310101 v fanout48/A (sg13g2_buf_2)
     5    0.028717    0.056827    0.110786    0.420887 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.056944    0.002259    0.423146 v _151_/A (sg13g2_xnor2_1)
     1    0.006266    0.048822    0.085696    0.508842 v _151_/Y (sg13g2_xnor2_1)
                                                         _102_ (net)
                      0.048849    0.000498    0.509339 v _152_/B (sg13g2_xnor2_1)
     1    0.002979    0.032859    0.060492    0.569831 v _152_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.032859    0.000104    0.569935 v _290_/D (sg13g2_dfrbpq_1)
                                              0.569935   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273494   clock uncertainty
                                  0.000000    0.273494   clock reconvergence pessimism
                                 -0.037803    0.235691   library hold time
                                              0.235691   data required time
---------------------------------------------------------------------------------------------
                                              0.235691   data required time
                                             -0.569935   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334244   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023615    0.001058    0.123690 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.013035    0.048268    0.185534    0.309224 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.048286    0.000877    0.310101 v fanout48/A (sg13g2_buf_2)
     5    0.028717    0.056827    0.110786    0.420887 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.056944    0.002260    0.423147 v _136_/A (sg13g2_xnor2_1)
     2    0.010241    0.070599    0.103326    0.526473 v _136_/Y (sg13g2_xnor2_1)
                                                         _088_ (net)
                      0.070625    0.000363    0.526836 v _149_/A (sg13g2_xor2_1)
     1    0.002791    0.027181    0.071626    0.598462 v _149_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.027181    0.000103    0.598564 v _289_/D (sg13g2_dfrbpq_1)
                                              0.598564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001238    0.123511 ^ _289_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273511   clock uncertainty
                                  0.000000    0.273511   clock reconvergence pessimism
                                 -0.036003    0.237508   library hold time
                                              0.237508   data required time
---------------------------------------------------------------------------------------------
                                              0.237508   data required time
                                             -0.598564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361056   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059439    0.001287    0.329136 ^ fanout54/A (sg13g2_buf_8)
     8    0.036795    0.032194    0.088982    0.418118 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.032472    0.002421    0.420538 ^ _257_/A1 (sg13g2_a21oi_1)
     1    0.007705    0.033103    0.073460    0.493998 v _257_/Y (sg13g2_a21oi_1)
                                                         net19 (net)
                      0.033128    0.000737    0.494735 v output19/A (sg13g2_buf_2)
     1    0.081813    0.132498    0.167240    0.661974 v output19/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.132600    0.002439    0.664414 v sine_out[7] (out)
                                              0.664414   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.664414   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514413   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009929    0.049730    0.184300    0.307793 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049732    0.000435    0.308228 ^ fanout50/A (sg13g2_buf_8)
     8    0.044729    0.035385    0.087152    0.395380 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.035498    0.001334    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.031604    0.028869    0.075295    0.472009 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029023    0.001968    0.473977 ^ _266_/B1 (sg13g2_a21oi_1)
     1    0.003734    0.020845    0.031330    0.505307 v _266_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.020845    0.000147    0.505455 v output8/A (sg13g2_buf_2)
     1    0.083198    0.134559    0.162342    0.667796 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.134701    0.003096    0.670892 v sine_out[13] (out)
                                              0.670892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.670892   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520892   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059414    0.000702    0.328550 ^ fanout55/A (sg13g2_buf_8)
     8    0.034329    0.031047    0.087731    0.416281 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031522    0.003251    0.419532 ^ _271_/A1 (sg13g2_o21ai_1)
     1    0.005462    0.048378    0.069779    0.489311 v _271_/Y (sg13g2_o21ai_1)
                                                         net12 (net)
                      0.048389    0.000700    0.490010 v output12/A (sg13g2_buf_2)
     1    0.084586    0.138279    0.174105    0.664115 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.138815    0.007094    0.671209 v sine_out[17] (out)
                                              0.671209   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.671209   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521209   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009929    0.049730    0.184300    0.307793 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049732    0.000435    0.308228 ^ fanout50/A (sg13g2_buf_8)
     8    0.044729    0.035385    0.087152    0.395380 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.035498    0.001334    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.031604    0.028869    0.075295    0.472009 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029023    0.001966    0.473975 ^ _265_/B1 (sg13g2_a21oi_1)
     1    0.004359    0.022497    0.032817    0.506792 v _265_/Y (sg13g2_a21oi_1)
                                                         net7 (net)
                      0.022513    0.000309    0.507101 v output7/A (sg13g2_buf_2)
     1    0.081735    0.132884    0.161962    0.669063 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.132985    0.002403    0.671466 v sine_out[12] (out)
                                              0.671466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.671466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521466   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009929    0.049730    0.184300    0.307793 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049732    0.000435    0.308228 ^ fanout50/A (sg13g2_buf_8)
     8    0.044729    0.035385    0.087152    0.395380 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.035498    0.001334    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.031604    0.028869    0.075295    0.472009 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029034    0.002035    0.474044 ^ _259_/B1 (sg13g2_a21oi_1)
     1    0.005791    0.026522    0.036219    0.510263 v _259_/Y (sg13g2_a21oi_1)
                                                         net21 (net)
                      0.026545    0.000611    0.510874 v output21/A (sg13g2_buf_2)
     1    0.081936    0.133221    0.164064    0.674939 v output21/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.133327    0.002497    0.677435 v sine_out[9] (out)
                                              0.677435   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.677435   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527435   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001238    0.123511 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.009032    0.036528    0.175924    0.299436 v _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.036531    0.000377    0.299812 v fanout52/A (sg13g2_buf_8)
     8    0.037635    0.029156    0.083812    0.383624 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.029445    0.002298    0.385922 v _213_/A1 (sg13g2_o21ai_1)
     1    0.004014    0.040488    0.091933    0.477855 ^ _213_/Y (sg13g2_o21ai_1)
                                                         _042_ (net)
                      0.040488    0.000159    0.478014 ^ _214_/B1 (sg13g2_a21oi_1)
     1    0.003194    0.021580    0.033492    0.511507 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.021580    0.000125    0.511631 v output4/A (sg13g2_buf_2)
     1    0.083513    0.136458    0.160367    0.671999 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136919    0.006540    0.678539 v sine_out[0] (out)
                                              0.678539   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.678539   data arrival time
---------------------------------------------------------------------------------------------
                                              0.528539   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009929    0.049730    0.184300    0.307793 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049732    0.000435    0.308228 ^ fanout50/A (sg13g2_buf_8)
     8    0.044729    0.035385    0.087152    0.395380 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.035498    0.001334    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.031604    0.028869    0.075295    0.472009 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029121    0.002502    0.474511 ^ _263_/A (sg13g2_nor2_1)
     1    0.006489    0.031479    0.041795    0.516306 v _263_/Y (sg13g2_nor2_1)
                                                         net6 (net)
                      0.031506    0.000512    0.516818 v output6/A (sg13g2_buf_2)
     1    0.082680    0.135145    0.164576    0.681395 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.135549    0.006098    0.687493 v sine_out[11] (out)
                                              0.687493   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687493   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537493   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009929    0.049730    0.184300    0.307793 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049732    0.000435    0.308228 ^ fanout50/A (sg13g2_buf_8)
     8    0.044729    0.035385    0.087152    0.395380 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.035498    0.001334    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.031604    0.028869    0.075295    0.472009 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029043    0.002083    0.474092 ^ _267_/B1 (sg13g2_o21ai_1)
     1    0.004243    0.037745    0.047308    0.521401 v _267_/Y (sg13g2_o21ai_1)
                                                         net9 (net)
                      0.037747    0.000295    0.521696 v output9/A (sg13g2_buf_2)
     1    0.083440    0.136982    0.165625    0.687321 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.138008    0.009684    0.697005 v sine_out[14] (out)
                                              0.697005   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697005   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547005   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001238    0.123511 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.009319    0.047419    0.182544    0.306056 ^ _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047421    0.000389    0.306445 ^ fanout52/A (sg13g2_buf_8)
     8    0.038691    0.032539    0.083903    0.390347 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.032830    0.002347    0.392695 ^ _218_/A (sg13g2_nor2b_1)
     3    0.012163    0.045980    0.053354    0.446048 v _218_/Y (sg13g2_nor2b_1)
                                                         _046_ (net)
                      0.045997    0.000736    0.446785 v _228_/B (sg13g2_nand2b_1)
     1    0.003631    0.028294    0.043583    0.490367 ^ _228_/Y (sg13g2_nand2b_1)
                                                         _056_ (net)
                      0.028294    0.000145    0.490512 ^ _233_/A1 (sg13g2_a21oi_1)
     1    0.003868    0.023058    0.055373    0.545885 v _233_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.023059    0.000282    0.546167 v output13/A (sg13g2_buf_2)
     1    0.083785    0.136894    0.161300    0.707467 v output13/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.137372    0.006667    0.714133 v sine_out[1] (out)
                                              0.714133   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.714133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564133   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009643    0.038314    0.177391    0.300885 v _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.038318    0.000421    0.301306 v fanout50/A (sg13g2_buf_8)
     8    0.043930    0.031408    0.086620    0.387926 v fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.032051    0.003523    0.391449 v _249_/S (sg13g2_mux2_1)
     1    0.003901    0.030934    0.095423    0.486871 ^ _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.030934    0.000158    0.487030 ^ _250_/B1 (sg13g2_o21ai_1)
     1    0.005671    0.044546    0.054084    0.541114 v _250_/Y (sg13g2_o21ai_1)
                                                         net14 (net)
                      0.044549    0.000371    0.541485 v output14/A (sg13g2_buf_2)
     1    0.081793    0.132511    0.172739    0.714224 v output14/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.132612    0.002430    0.716654 v sine_out[2] (out)
                                              0.716654   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.716654   data arrival time
---------------------------------------------------------------------------------------------
                                              0.566654   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059414    0.000702    0.328550 ^ fanout55/A (sg13g2_buf_8)
     8    0.034329    0.031047    0.087731    0.416281 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031389    0.002714    0.418995 ^ _260_/A_N (sg13g2_nand3b_1)
     1    0.004149    0.032178    0.069440    0.488435 ^ _260_/Y (sg13g2_nand3b_1)
                                                         _079_ (net)
                      0.032179    0.000166    0.488601 ^ _261_/B (sg13g2_nand2_1)
     1    0.004970    0.039903    0.056113    0.544715 v _261_/Y (sg13g2_nand2_1)
                                                         net5 (net)
                      0.039905    0.000329    0.545044 v output5/A (sg13g2_buf_2)
     1    0.081804    0.132510    0.170504    0.715547 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.132612    0.002436    0.717983 v sine_out[10] (out)
                                              0.717983   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.717983   data arrival time
---------------------------------------------------------------------------------------------
                                              0.567983   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001220    0.123494 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009929    0.049730    0.184300    0.307793 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.049732    0.000435    0.308228 ^ fanout50/A (sg13g2_buf_8)
     8    0.044729    0.035385    0.087152    0.395380 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.035523    0.001499    0.396879 ^ _269_/B (sg13g2_and2_1)
     1    0.004907    0.033063    0.089542    0.486421 ^ _269_/X (sg13g2_and2_1)
                                                         _082_ (net)
                      0.033063    0.000202    0.486623 ^ _270_/A2 (sg13g2_a21oi_1)
     1    0.004979    0.031314    0.066014    0.552637 v _270_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.031323    0.000382    0.553019 v output11/A (sg13g2_buf_2)
     1    0.084299    0.137751    0.165671    0.718690 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.138265    0.006932    0.725622 v sine_out[16] (out)
                                              0.725622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.725622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.575622   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059439    0.001287    0.329136 ^ fanout54/A (sg13g2_buf_8)
     8    0.036795    0.032194    0.088982    0.418118 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.032471    0.002417    0.420535 ^ fanout53/A (sg13g2_buf_2)
     8    0.029311    0.069193    0.105592    0.526127 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.069202    0.000805    0.526932 ^ _255_/A (sg13g2_nor3_1)
     1    0.004353    0.028217    0.057133    0.584064 v _255_/Y (sg13g2_nor3_1)
                                                         net17 (net)
                      0.028217    0.000313    0.584377 v output17/A (sg13g2_buf_2)
     1    0.082037    0.132820    0.165038    0.749415 v output17/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.132928    0.002544    0.751959 v sine_out[5] (out)
                                              0.751959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.751959   data arrival time
---------------------------------------------------------------------------------------------
                                              0.601959   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020176    0.053161    0.199105    0.322944 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.053200    0.001314    0.324258 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009994    0.059661    0.393935    0.718193 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.059661    0.000813    0.719006 ^ fanout67/A (sg13g2_buf_8)
     8    0.040281    0.033652    0.090271    0.809276 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.034024    0.002220    0.811497 ^ _133_/A (sg13g2_inv_2)
     4    0.013280    0.028146    0.036290    0.847786 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028151    0.000328    0.848114 v _284_/D (sg13g2_dfrbpq_2)
                                              0.848114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.273839   clock uncertainty
                                  0.000000    0.273839   clock reconvergence pessimism
                                 -0.036260    0.237579   library hold time
                                              0.237579   data required time
---------------------------------------------------------------------------------------------
                                              0.237579   data required time
                                             -0.848114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.610535   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059439    0.001287    0.329136 ^ fanout54/A (sg13g2_buf_8)
     8    0.036795    0.032194    0.088982    0.418118 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.032471    0.002417    0.420535 ^ fanout53/A (sg13g2_buf_2)
     8    0.029311    0.069193    0.105592    0.526127 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.069205    0.000906    0.527033 ^ _253_/A (sg13g2_nor3_1)
     1    0.006688    0.034320    0.063391    0.590424 v _253_/Y (sg13g2_nor3_1)
                                                         net16 (net)
                      0.034328    0.000648    0.591072 v output16/A (sg13g2_buf_2)
     1    0.081837    0.132539    0.167837    0.758909 v output16/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.132642    0.002451    0.761360 v sine_out[4] (out)
                                              0.761360   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.761360   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611359   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059439    0.001287    0.329136 ^ fanout54/A (sg13g2_buf_8)
     8    0.036795    0.032194    0.088982    0.418118 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.032471    0.002417    0.420535 ^ fanout53/A (sg13g2_buf_2)
     8    0.029311    0.069193    0.105592    0.526127 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.069210    0.001034    0.527161 ^ _256_/A1 (sg13g2_a21oi_1)
     1    0.004378    0.023588    0.073874    0.601035 v _256_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.023596    0.000305    0.601340 v output18/A (sg13g2_buf_2)
     1    0.081872    0.133107    0.162588    0.763927 v output18/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.133211    0.002468    0.766395 v sine_out[6] (out)
                                              0.766395   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.766395   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616395   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001224    0.123498 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.017715    0.039970    0.191129    0.314627 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.040016    0.001206    0.315832 v fanout59/A (sg13g2_buf_8)
     8    0.037117    0.029100    0.085257    0.401090 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029382    0.002352    0.403442 v _164_/A (sg13g2_nand2_1)
     4    0.013656    0.064668    0.063322    0.466764 ^ _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064671    0.000346    0.467110 ^ _268_/A2 (sg13g2_a21o_1)
     1    0.004964    0.030195    0.116749    0.583859 ^ _268_/X (sg13g2_a21o_1)
                                                         net10 (net)
                      0.030203    0.000335    0.584193 ^ output10/A (sg13g2_buf_2)
     1    0.082874    0.174494    0.180423    0.764616 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.174567    0.002946    0.767562 ^ sine_out[15] (out)
                                              0.767562   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.767562   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617562   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023619    0.001206    0.123839 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020176    0.053161    0.199105    0.322944 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.053208    0.001426    0.324370 ^ _193_/A2 (sg13g2_o21ai_1)
     5    0.017876    0.112738    0.124222    0.448592 v _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.112740    0.000431    0.449023 v _251_/A (sg13g2_nand2_1)
     3    0.013366    0.068057    0.095246    0.544268 ^ _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.068080    0.001017    0.545286 ^ _252_/B (sg13g2_nor2_1)
     1    0.007792    0.035920    0.055428    0.600714 v _252_/Y (sg13g2_nor2_1)
                                                         net15 (net)
                      0.035968    0.001008    0.601722 v output15/A (sg13g2_buf_2)
     1    0.082117    0.132970    0.168840    0.770562 v output15/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.133080    0.002582    0.773144 v sine_out[3] (out)
                                              0.773144   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.773144   data arrival time
---------------------------------------------------------------------------------------------
                                              0.623143   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022822    0.001359    0.057320 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019702    0.023129    0.064954    0.122273 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023149    0.001219    0.123493 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.023507    0.059407    0.204356    0.327849 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059439    0.001287    0.329136 ^ fanout54/A (sg13g2_buf_8)
     8    0.036795    0.032194    0.088982    0.418118 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.032471    0.002417    0.420535 ^ fanout53/A (sg13g2_buf_2)
     8    0.029311    0.069193    0.105592    0.526127 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.069202    0.000810    0.526937 ^ _258_/A1 (sg13g2_a21oi_1)
     1    0.006257    0.028847    0.082453    0.609390 v _258_/Y (sg13g2_a21oi_1)
                                                         net20 (net)
                      0.028871    0.000453    0.609842 v output20/A (sg13g2_buf_2)
     1    0.081902    0.133176    0.165159    0.775001 v output20/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.133281    0.002483    0.777484 v sine_out[8] (out)
                                              0.777484   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.777484   data arrival time
---------------------------------------------------------------------------------------------
                                              0.627484   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014121    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001628    0.000814    0.000814 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021233    0.022796    0.055147    0.055961 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022820    0.001317    0.057278 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020767    0.023600    0.065355    0.122632 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023618    0.001178    0.123810 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007217    0.039532    0.176708    0.300518 ^ _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039533    0.000189    0.300706 ^ hold1/A (sg13g2_dlygate4sd3_1)
     1    0.006523    0.046759    0.374951    0.675658 ^ hold1/X (sg13g2_dlygate4sd3_1)
                                                         net23 (net)
                      0.046759    0.000518    0.676175 ^ _129_/A (sg13g2_inv_2)
     2    0.013865    0.031188    0.041190    0.717365 v _129_/Y (sg13g2_inv_2)
                                                         net3 (net)
                      0.031230    0.000926    0.718292 v output3/A (sg13g2_buf_2)
     1    0.081269    0.132546    0.164594    0.882886 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.132704    0.003800    0.886686 v signB (out)
                                              0.886686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.886686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736686   slack (MET)



