#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55cc7844ced0 .scope module, "micro_tb" "micro_tb" 2 3;
 .timescale -9 -11;
v0x55cc784a1190_0 .var "ALUOp_test", 2 0;
v0x55cc784a12c0_0 .net "Opcode_test", 5 0, L_0x55cc784b2250;  1 drivers
v0x55cc784a1380_0 .net "carry_test", 0 0, v0x55cc7849b650_0;  1 drivers
v0x55cc784a14a0_0 .var "clk_test", 0 0;
v0x55cc784a1540_0 .var "reset_test", 0 0;
v0x55cc784a1630_0 .var "s_inc_test", 0 0;
v0x55cc784a1720_0 .var "s_inm_test", 0 0;
v0x55cc784a1810_0 .var "s_skip_test", 0 0;
v0x55cc784a1900_0 .var "we_test", 0 0;
v0x55cc784a19a0_0 .net "zero_test", 0 0, v0x55cc7849b760_0;  1 drivers
S_0x55cc7844dd20 .scope module, "micro_test" "microc" 2 15, 3 1 0, S_0x55cc7844ced0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "carry";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "s_skip";
    .port_info 6 /INPUT 1 "s_inc";
    .port_info 7 /INPUT 1 "s_inm";
    .port_info 8 /INPUT 1 "we";
    .port_info 9 /INPUT 3 "ALUOp";
v0x55cc7849fd30_0 .net "ALUOp", 2 0, v0x55cc784a1190_0;  1 drivers
v0x55cc7849fe20_0 .net "CurrentPC", 9 0, v0x55cc7849db90_0;  1 drivers
v0x55cc7849fec0_0 .net "Inm", 7 0, L_0x55cc784b2310;  1 drivers
v0x55cc7849ffc0_0 .net "Instruction", 15 0, L_0x55cc784a1cb0;  1 drivers
v0x55cc784a0090_0 .net "NewPC", 9 0, L_0x55cc784b20b0;  1 drivers
v0x55cc784a01d0_0 .net "Offset", 9 0, L_0x55cc784b26c0;  1 drivers
v0x55cc784a0290_0 .net "Opcode", 5 0, L_0x55cc784b2250;  alias, 1 drivers
v0x55cc784a0350_0 .net "Output_ALU", 7 0, v0x55cc7849b570_0;  1 drivers
v0x55cc784a0460_0 .net "RA1", 3 0, L_0x55cc784b25d0;  1 drivers
v0x55cc784a0520_0 .net "RA2", 3 0, L_0x55cc784b24e0;  1 drivers
v0x55cc784a05c0_0 .net "RD1", 7 0, L_0x55cc784b2da0;  1 drivers
v0x55cc784a0660_0 .net "RD2", 7 0, L_0x55cc784b3450;  1 drivers
v0x55cc784a0770_0 .net "WA3", 3 0, L_0x55cc784b2440;  1 drivers
v0x55cc784a0830_0 .net "WD3", 7 0, L_0x55cc784b28b0;  1 drivers
v0x55cc784a0920_0 .net "carry", 0 0, v0x55cc7849b650_0;  alias, 1 drivers
v0x55cc784a09c0_0 .net "clk", 0 0, v0x55cc784a14a0_0;  1 drivers
v0x55cc784a0a60_0 .net "inc_out", 9 0, L_0x55cc784b1f30;  1 drivers
v0x55cc784a0b50_0 .net "reset", 0 0, v0x55cc784a1540_0;  1 drivers
v0x55cc784a0bf0_0 .net "s_inc", 0 0, v0x55cc784a1630_0;  1 drivers
v0x55cc784a0c90_0 .net "s_inm", 0 0, v0x55cc784a1720_0;  1 drivers
v0x55cc784a0d60_0 .net "s_skip", 0 0, v0x55cc784a1810_0;  1 drivers
v0x55cc784a0e30_0 .net "skip_out", 9 0, L_0x55cc784a1dc0;  1 drivers
v0x55cc784a0f20_0 .net "we", 0 0, v0x55cc784a1900_0;  1 drivers
v0x55cc784a0fc0_0 .net "zero", 0 0, v0x55cc7849b760_0;  alias, 1 drivers
L_0x55cc784b2250 .part L_0x55cc784a1cb0, 10, 6;
L_0x55cc784b2310 .part L_0x55cc784a1cb0, 4, 8;
L_0x55cc784b2440 .part L_0x55cc784a1cb0, 0, 4;
L_0x55cc784b24e0 .part L_0x55cc784a1cb0, 4, 4;
L_0x55cc784b25d0 .part L_0x55cc784a1cb0, 8, 4;
L_0x55cc784b26c0 .part L_0x55cc784a1cb0, 0, 10;
S_0x55cc7845f910 .scope module, "alu1" "alu" 3 23, 4 1 0, S_0x55cc7844dd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "carry";
    .port_info 3 /INPUT 8 "A";
    .port_info 4 /INPUT 8 "B";
    .port_info 5 /INPUT 3 "Op";
v0x55cc7845fb90_0 .net "A", 7 0, L_0x55cc784b2da0;  alias, 1 drivers
v0x55cc7849b3d0_0 .net "B", 7 0, L_0x55cc784b3450;  alias, 1 drivers
v0x55cc7849b4b0_0 .net "Op", 2 0, v0x55cc784a1190_0;  alias, 1 drivers
v0x55cc7849b570_0 .var "S", 7 0;
v0x55cc7849b650_0 .var "carry", 0 0;
v0x55cc7849b760_0 .var "zero", 0 0;
E_0x55cc7845c040 .event edge, v0x55cc7849b4b0_0, v0x55cc7849b3d0_0, v0x55cc7845fb90_0;
S_0x55cc7849b8e0 .scope module, "memoria_instrucciones" "memprog" 3 7, 5 3 0, S_0x55cc7844dd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Datum";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x55cc784a1cb0 .functor BUFZ 16, L_0x55cc784a1a90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55cc7849bb30_0 .net "Address", 9 0, v0x55cc7849db90_0;  alias, 1 drivers
v0x55cc7849bc30_0 .net "Datum", 15 0, L_0x55cc784a1cb0;  alias, 1 drivers
v0x55cc7849bd10 .array "Mem", 1023 0, 15 0;
v0x55cc7849bdb0_0 .net *"_ivl_0", 15 0, L_0x55cc784a1a90;  1 drivers
v0x55cc7849be90_0 .net *"_ivl_2", 11 0, L_0x55cc784a1b30;  1 drivers
L_0x7f6e44745018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cc7849bfc0_0 .net *"_ivl_5", 1 0, L_0x7f6e44745018;  1 drivers
v0x55cc7849c0a0_0 .net "clk", 0 0, v0x55cc784a14a0_0;  alias, 1 drivers
L_0x55cc784a1a90 .array/port v0x55cc7849bd10, L_0x55cc784a1b30;
L_0x55cc784a1b30 .concat [ 10 2 0 0], v0x55cc7849db90_0, L_0x7f6e44745018;
S_0x55cc7849c1e0 .scope module, "mux_inc" "mux2" 3 9, 6 46 0, S_0x55cc7844dd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x55cc7849c3c0 .param/l "WIDTH" 0 6 46, +C4<00000000000000000000000000001010>;
v0x55cc7849c4d0_0 .net "D0", 9 0, L_0x55cc784b26c0;  alias, 1 drivers
v0x55cc7849c590_0 .net "D1", 9 0, L_0x55cc784a1dc0;  alias, 1 drivers
v0x55cc7849c670_0 .net "Y", 9 0, L_0x55cc784b1f30;  alias, 1 drivers
v0x55cc7849c730_0 .net "s", 0 0, v0x55cc784a1630_0;  alias, 1 drivers
L_0x55cc784b1f30 .functor MUXZ 10, L_0x55cc784b26c0, L_0x55cc784a1dc0, v0x55cc784a1630_0, C4<>;
S_0x55cc7849c870 .scope module, "mux_inm" "mux2" 3 22, 6 46 0, S_0x55cc7844dd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x55cc7849ca50 .param/l "WIDTH" 0 6 46, +C4<00000000000000000000000000001000>;
v0x55cc7849cb90_0 .net "D0", 7 0, v0x55cc7849b570_0;  alias, 1 drivers
v0x55cc7849cca0_0 .net "D1", 7 0, L_0x55cc784b2310;  alias, 1 drivers
v0x55cc7849cd60_0 .net "Y", 7 0, L_0x55cc784b28b0;  alias, 1 drivers
v0x55cc7849ce50_0 .net "s", 0 0, v0x55cc784a1720_0;  alias, 1 drivers
L_0x55cc784b28b0 .functor MUXZ 8, v0x55cc7849b570_0, L_0x55cc784b2310, v0x55cc784a1720_0, C4<>;
S_0x55cc7849cfc0 .scope module, "mux_skip" "mux2" 3 8, 6 46 0, S_0x55cc7844dd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x55cc7849d1f0 .param/l "WIDTH" 0 6 46, +C4<00000000000000000000000000001010>;
L_0x7f6e44745060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55cc7849d300_0 .net "D0", 9 0, L_0x7f6e44745060;  1 drivers
L_0x7f6e447450a8 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0x55cc7849d400_0 .net "D1", 9 0, L_0x7f6e447450a8;  1 drivers
v0x55cc7849d4e0_0 .net "Y", 9 0, L_0x55cc784a1dc0;  alias, 1 drivers
v0x55cc7849d5e0_0 .net "s", 0 0, v0x55cc784a1810_0;  alias, 1 drivers
L_0x55cc784a1dc0 .functor MUXZ 10, L_0x7f6e44745060, L_0x7f6e447450a8, v0x55cc784a1810_0, C4<>;
S_0x55cc7849d730 .scope module, "program_counter" "registro" 3 6, 6 35 0, S_0x55cc7844dd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x55cc7849d910 .param/l "WIDTH" 0 6 35, +C4<00000000000000000000000000001010>;
v0x55cc7849da90_0 .net "D", 9 0, L_0x55cc784b20b0;  alias, 1 drivers
v0x55cc7849db90_0 .var "Q", 9 0;
v0x55cc7849dc80_0 .net "clk", 0 0, v0x55cc784a14a0_0;  alias, 1 drivers
v0x55cc7849dd80_0 .net "reset", 0 0, v0x55cc784a1540_0;  alias, 1 drivers
E_0x55cc7845c300 .event posedge, v0x55cc7849dd80_0, v0x55cc7849c0a0_0;
S_0x55cc7849de90 .scope module, "regfile1" "regfile" 3 24, 6 4 0, S_0x55cc7844dd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x55cc7849e1d0_0 .net "RA1", 3 0, L_0x55cc784b25d0;  alias, 1 drivers
v0x55cc7849e2d0_0 .net "RA2", 3 0, L_0x55cc784b24e0;  alias, 1 drivers
v0x55cc7849e3b0_0 .net "RD1", 7 0, L_0x55cc784b2da0;  alias, 1 drivers
v0x55cc7849e480_0 .net "RD2", 7 0, L_0x55cc784b3450;  alias, 1 drivers
v0x55cc7849e550 .array "RegBank", 15 0, 7 0;
v0x55cc7849e640_0 .net "WA3", 3 0, L_0x55cc784b2440;  alias, 1 drivers
v0x55cc7849e720_0 .net "WD3", 7 0, L_0x55cc784b28b0;  alias, 1 drivers
v0x55cc7849e7e0_0 .net *"_ivl_0", 31 0, L_0x55cc784b2970;  1 drivers
v0x55cc7849e8a0_0 .net *"_ivl_10", 5 0, L_0x55cc784b2cb0;  1 drivers
L_0x7f6e44745180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cc7849e980_0 .net *"_ivl_13", 1 0, L_0x7f6e44745180;  1 drivers
L_0x7f6e447451c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55cc7849ea60_0 .net/2u *"_ivl_14", 7 0, L_0x7f6e447451c8;  1 drivers
v0x55cc7849eb40_0 .net *"_ivl_18", 31 0, L_0x55cc784b2f30;  1 drivers
L_0x7f6e44745210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cc7849ec20_0 .net *"_ivl_21", 27 0, L_0x7f6e44745210;  1 drivers
L_0x7f6e44745258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cc7849ed00_0 .net/2u *"_ivl_22", 31 0, L_0x7f6e44745258;  1 drivers
v0x55cc7849ede0_0 .net *"_ivl_24", 0 0, L_0x55cc784b30f0;  1 drivers
v0x55cc7849eea0_0 .net *"_ivl_26", 7 0, L_0x55cc784b31e0;  1 drivers
v0x55cc7849ef80_0 .net *"_ivl_28", 5 0, L_0x55cc784b32d0;  1 drivers
L_0x7f6e447450f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cc7849f060_0 .net *"_ivl_3", 27 0, L_0x7f6e447450f0;  1 drivers
L_0x7f6e447452a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cc7849f140_0 .net *"_ivl_31", 1 0, L_0x7f6e447452a0;  1 drivers
L_0x7f6e447452e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55cc7849f220_0 .net/2u *"_ivl_32", 7 0, L_0x7f6e447452e8;  1 drivers
L_0x7f6e44745138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55cc7849f300_0 .net/2u *"_ivl_4", 31 0, L_0x7f6e44745138;  1 drivers
v0x55cc7849f3e0_0 .net *"_ivl_6", 0 0, L_0x55cc784b2ad0;  1 drivers
v0x55cc7849f4a0_0 .net *"_ivl_8", 7 0, L_0x55cc784b2c10;  1 drivers
v0x55cc7849f580_0 .net "clk", 0 0, v0x55cc784a14a0_0;  alias, 1 drivers
v0x55cc7849f620_0 .net "we3", 0 0, v0x55cc784a1900_0;  alias, 1 drivers
E_0x55cc7843fb50 .event posedge, v0x55cc7849c0a0_0;
L_0x55cc784b2970 .concat [ 4 28 0 0], L_0x55cc784b25d0, L_0x7f6e447450f0;
L_0x55cc784b2ad0 .cmp/ne 32, L_0x55cc784b2970, L_0x7f6e44745138;
L_0x55cc784b2c10 .array/port v0x55cc7849e550, L_0x55cc784b2cb0;
L_0x55cc784b2cb0 .concat [ 4 2 0 0], L_0x55cc784b25d0, L_0x7f6e44745180;
L_0x55cc784b2da0 .functor MUXZ 8, L_0x7f6e447451c8, L_0x55cc784b2c10, L_0x55cc784b2ad0, C4<>;
L_0x55cc784b2f30 .concat [ 4 28 0 0], L_0x55cc784b24e0, L_0x7f6e44745210;
L_0x55cc784b30f0 .cmp/ne 32, L_0x55cc784b2f30, L_0x7f6e44745258;
L_0x55cc784b31e0 .array/port v0x55cc7849e550, L_0x55cc784b32d0;
L_0x55cc784b32d0 .concat [ 4 2 0 0], L_0x55cc784b24e0, L_0x7f6e447452a0;
L_0x55cc784b3450 .functor MUXZ 8, L_0x7f6e447452e8, L_0x55cc784b31e0, L_0x55cc784b30f0, C4<>;
S_0x55cc7849f830 .scope module, "sumador_program_counter" "sum" 3 10, 6 28 0, S_0x55cc7844dd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x55cc7849fa30_0 .net "A", 9 0, L_0x55cc784b1f30;  alias, 1 drivers
v0x55cc7849fb10_0 .net "B", 9 0, v0x55cc7849db90_0;  alias, 1 drivers
v0x55cc7849fc00_0 .net "Y", 9 0, L_0x55cc784b20b0;  alias, 1 drivers
L_0x55cc784b20b0 .arith/sum 10, L_0x55cc784b1f30, v0x55cc7849db90_0;
    .scope S_0x55cc7849d730;
T_0 ;
    %wait E_0x55cc7845c300;
    %load/vec4 v0x55cc7849dd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55cc7849db90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55cc7849da90_0;
    %assign/vec4 v0x55cc7849db90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55cc7849b8e0;
T_1 ;
    %vpi_call 5 11 "$readmemb", "progfile.dat", v0x55cc7849bd10 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55cc7845f910;
T_2 ;
    %wait E_0x55cc7845c040;
    %load/vec4 v0x55cc7849b4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55cc7849b570_0, 0, 8;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x55cc7845fb90_0;
    %store/vec4 v0x55cc7849b570_0, 0, 8;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x55cc7845fb90_0;
    %inv;
    %store/vec4 v0x55cc7849b570_0, 0, 8;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x55cc7845fb90_0;
    %pad/u 9;
    %load/vec4 v0x55cc7849b3d0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x55cc7849b570_0, 0, 8;
    %store/vec4 v0x55cc7849b650_0, 0, 1;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x55cc7845fb90_0;
    %pad/u 9;
    %load/vec4 v0x55cc7849b3d0_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0x55cc7849b570_0, 0, 8;
    %store/vec4 v0x55cc7849b650_0, 0, 1;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x55cc7845fb90_0;
    %load/vec4 v0x55cc7849b3d0_0;
    %and;
    %store/vec4 v0x55cc7849b570_0, 0, 8;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x55cc7845fb90_0;
    %load/vec4 v0x55cc7849b3d0_0;
    %or;
    %store/vec4 v0x55cc7849b570_0, 0, 8;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x55cc7845fb90_0;
    %load/vec4 v0x55cc7849b3d0_0;
    %xor;
    %store/vec4 v0x55cc7849b570_0, 0, 8;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x55cc7845fb90_0;
    %pad/u 9;
    %inv;
    %pushi/vec4 1, 0, 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x55cc7849b570_0, 0, 8;
    %store/vec4 v0x55cc7849b650_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %load/vec4 v0x55cc7849b570_0;
    %or/r;
    %inv;
    %store/vec4 v0x55cc7849b760_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55cc7849de90;
T_3 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x55cc7849e550 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55cc7849de90;
T_4 ;
    %wait E_0x55cc7843fb50;
    %load/vec4 v0x55cc7849f620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55cc7849e720_0;
    %load/vec4 v0x55cc7849e640_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cc7849e550, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55cc7844ced0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cc784a14a0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cc784a14a0_0, 0;
    %delay 2000, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55cc7844ced0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55cc784a1540_0, 0;
    %delay 300, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55cc784a1540_0, 0;
    %delay 200, 0;
    %end;
    .thread T_6;
    .scope S_0x55cc7844ced0;
T_7 ;
    %vpi_call 2 54 "$monitor", "ALU(%b) we(%b) skip(%b) inc(%b) inm(%b)", v0x55cc784a1190_0, v0x55cc784a1900_0, v0x55cc784a1810_0, v0x55cc784a1630_0, v0x55cc784a1720_0 {0 0 0};
    %vpi_call 2 55 "$dumpfile", "micro_tb.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars" {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55cc784a1190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cc784a1720_0, 0, 1;
    %delay 4000, 0;
    %vpi_call 2 192 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "memprog.v";
    "componentes.v";
