var group__spixfm__registers =
[
    [ "Register Offsets", "group___s_p_i_x_f_m___register___offsets.html", "group___s_p_i_x_f_m___register___offsets" ],
    [ "SPIXFM_CTRL", "group___s_p_i_x_f_m___c_t_r_l.html", "group___s_p_i_x_f_m___c_t_r_l" ],
    [ "SPIXFM_FETCHCTRL", "group___s_p_i_x_f_m___f_e_t_c_h_c_t_r_l.html", "group___s_p_i_x_f_m___f_e_t_c_h_c_t_r_l" ],
    [ "SPIXFM_MODECTRL", "group___s_p_i_x_f_m___m_o_d_e_c_t_r_l.html", "group___s_p_i_x_f_m___m_o_d_e_c_t_r_l" ],
    [ "SPIXFM_MODEDATA", "group___s_p_i_x_f_m___m_o_d_e_d_a_t_a.html", "group___s_p_i_x_f_m___m_o_d_e_d_a_t_a" ],
    [ "SPIXFM_FBCTRL", "group___s_p_i_x_f_m___f_b_c_t_r_l.html", "group___s_p_i_x_f_m___f_b_c_t_r_l" ],
    [ "SPIXFM_IOCTRL", "group___s_p_i_x_f_m___i_o_c_t_r_l.html", "group___s_p_i_x_f_m___i_o_c_t_r_l" ],
    [ "SPIXFM_MEMSECCTRL", "group___s_p_i_x_f_m___m_e_m_s_e_c_c_t_r_l.html", "group___s_p_i_x_f_m___m_e_m_s_e_c_c_t_r_l" ],
    [ "SPIXFM_BUSIDLE", "group___s_p_i_x_f_m___b_u_s_i_d_l_e.html", "group___s_p_i_x_f_m___b_u_s_i_d_l_e" ],
    [ "spixfm_regs.h", "spixfm__regs_8h.html", null ],
    [ "mxc_spixfm_regs_t", "group__spixfm__registers.html#structmxc__spixfm__regs__t", [
      [ "authoffset", "group__spixfm__registers.html#ad94dc28c2150c1e77a75ea3676f4cb2b", null ],
      [ "busidle", "group__spixfm__registers.html#a7a9000f89ccb4165b43d895250b6217d", null ],
      [ "ctrl", "group__spixfm__registers.html#a5f3ab705a4a67b17dcc04560cef193f3", null ],
      [ "fbctrl", "group__spixfm__registers.html#aab70b3480c0e5172b77f4f5d23c0aaf6", null ],
      [ "fetchctrl", "group__spixfm__registers.html#a6f12c2662009a8d7af1c357dbb6c530d", null ],
      [ "ioctrl", "group__spixfm__registers.html#a2b4643d34b1bdc7691f00a4fe4d69210", null ],
      [ "memsecctrl", "group__spixfm__registers.html#a3446f578529e74077de3c6733af3b305", null ],
      [ "modectrl", "group__spixfm__registers.html#a1f414a1231f6ec9262c2fa7a57795e7e", null ],
      [ "modedata", "group__spixfm__registers.html#a45724dba6b5745b02e69aef3515ac002", null ]
    ] ]
];