Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p_testbench_isim_beh.exe" -prj "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p_testbench_beh.prj" "work.add_1p_testbench" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" into library work
Analyzing Verilog file "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 47: Port cin is not connected to this instance
WARNING:HDLCompiler:1016 - "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 69: Port cin is not connected to this instance
WARNING:HDLCompiler:1016 - "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 93: Port cout is not connected to this instance
WARNING:HDLCompiler:189 - "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 62: Size mismatch in connection of port <data>. Formal port size is 7-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 70: Size mismatch in connection of port <dataa>. Formal port size is 7-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 78: Size mismatch in connection of port <data>. Formal port size is 7-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p.v" Line 94: Size mismatch in connection of port <dataa>. Formal port size is 7-bit while actual signal size is 8-bit.
Completed static elaboration
Compiling module lpm_add_sub(lpm_width=7,lpm_dire...
Compiling module lpm_ff(lpm_width=7)
Compiling module lpm_ff(lpm_width=1)
Compiling module lpm_add_sub(lpm_width=8,lpm_dire...
Compiling module lpm_ff(lpm_width=8)
Compiling module add_1p
Compiling module add_1p_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable A:/Cloud/Git/Verilog_Lab/Pipelined_Adder/add_1p_testbench_isim_beh.exe
Fuse Memory Usage: 27780 KB
Fuse CPU Usage: 437 ms
