{"vcs1":{"timestamp_begin":1747299148.739345687, "rt":8.71, "ut":8.81, "st":0.62}}
{"vcselab":{"timestamp_begin":1747299157.529428606, "rt":0.40, "ut":0.27, "st":0.12}}
{"link":{"timestamp_begin":1747299157.997442184, "rt":0.48, "ut":0.21, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747299148.099604692}
{"VCS_COMP_START_TIME": 1747299148.099604692}
{"VCS_COMP_END_TIME": 1747299158.627110599}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483664}}
{"vcselab": {"peak_mem": 183884}}
