// This file is automatically generated by aux/TSCADCSS_REGS.sh
#ifndef KRHUAN_TSCADCSS_INTC_H
#define KRHUAN_TSCADCSS_INTC_H

#include <stdint.h>
#include "tscadcss_bitfields.h"

#define TSCADCSS_OFFSET_REVISION 0x0u
#define TSCADCSS_OFFSET_SYSCONFIG 0x10u
#define TSCADCSS_OFFSET_IRQSTATUS_RAW 0x24u
#define TSCADCSS_OFFSET_IRQSTATUS 0x28u
#define TSCADCSS_OFFSET_IRQENABLE_SET 0x2Cu
#define TSCADCSS_OFFSET_IRQENABLE_CLR 0x30u
#define TSCADCSS_OFFSET_IRQWAKEUP 0x34u
#define TSCADCSS_OFFSET_DMAENABLE_SET 0x38u
#define TSCADCSS_OFFSET_DMAENABLE_CLR 0x3Cu
#define TSCADCSS_OFFSET_CTRL 0x40u
#define TSCADCSS_OFFSET_ADCSTAT 0x44u
#define TSCADCSS_OFFSET_ADCRANGE 0x48u
#define TSCADCSS_OFFSET_ADC_CLKDIV 0x4Cu
#define TSCADCSS_OFFSET_ADC_MISC 0x50u
#define TSCADCSS_OFFSET_STEPENABLE 0x54u
#define TSCADCSS_OFFSET_IDLECONFIG 0x58u
#define TSCADCSS_OFFSET_TS_CHARGE_STEPCONFIG 0x5Cu
#define TSCADCSS_OFFSET_TS_CHARGE_DELAY 0x60u
#define TSCADCSS_OFFSET_STEPCONFIG1 0x64u
#define TSCADCSS_OFFSET_STEPDELAY1 0x68u
#define TSCADCSS_OFFSET_STEPCONFIG2 0x6Cu
#define TSCADCSS_OFFSET_STEPDELAY2 0x70u
#define TSCADCSS_OFFSET_STEPCONFIG3 0x74u
#define TSCADCSS_OFFSET_STEPDELAY3 0x78u
#define TSCADCSS_OFFSET_STEPCONFIG4 0x7Cu
#define TSCADCSS_OFFSET_STEPDELAY4 0x80u
#define TSCADCSS_OFFSET_STEPCONFIG5 0x84u
#define TSCADCSS_OFFSET_STEPDELAY5 0x88u
#define TSCADCSS_OFFSET_STEPCONFIG6 0x8Cu
#define TSCADCSS_OFFSET_STEPDELAY6 0x90u
#define TSCADCSS_OFFSET_STEPCONFIG7 0x94u
#define TSCADCSS_OFFSET_STEPDELAY7 0x98u
#define TSCADCSS_OFFSET_STEPCONFIG8 0x9Cu
#define TSCADCSS_OFFSET_STEPDELAY8 0xA0u
#define TSCADCSS_OFFSET_STEPCONFIG9 0xA4u
#define TSCADCSS_OFFSET_STEPDELAY9 0xA8u
#define TSCADCSS_OFFSET_STEPCONFIG10 0xACu
#define TSCADCSS_OFFSET_STEPDELAY10 0xB0u
#define TSCADCSS_OFFSET_STEPCONFIG11 0xB4u
#define TSCADCSS_OFFSET_STEPDELAY11 0xB8u
#define TSCADCSS_OFFSET_STEPCONFIG12 0xBCu
#define TSCADCSS_OFFSET_STEPDELAY12 0xC0u
#define TSCADCSS_OFFSET_STEPCONFIG13 0xC4u
#define TSCADCSS_OFFSET_STEPDELAY13 0xC8u
#define TSCADCSS_OFFSET_STEPCONFIG14 0xCCu
#define TSCADCSS_OFFSET_STEPDELAY14 0xD0u
#define TSCADCSS_OFFSET_STEPCONFIG15 0xD4u
#define TSCADCSS_OFFSET_STEPDELAY15 0xD8u
#define TSCADCSS_OFFSET_STEPCONFIG16 0xDCu
#define TSCADCSS_OFFSET_STEPDELAY16 0xE0u
#define TSCADCSS_OFFSET_FIFO0COUNT 0xE4u
#define TSCADCSS_OFFSET_FIFO0THRESHOLD 0xE8u
#define TSCADCSS_OFFSET_DMA0REQ 0xECu
#define TSCADCSS_OFFSET_FIFO1COUNT 0xF0u
#define TSCADCSS_OFFSET_FIFO1THRESHOLD 0xF4u
#define TSCADCSS_OFFSET_DMA1REQ 0xF8u
#define TSCADCSS_OFFSET_FIFO0DATA 0x100u
#define TSCADCSS_OFFSET_FIFO1DATA 0x200u

struct tscadcss_regs_t {
	TSCADCSS_REVISION_reg_t REVISION;
	uint8_t _rsvd_4[12];
	TSCADCSS_SYSCONFIG_reg_t SYSCONFIG;
	uint8_t _rsvd_20[16];
	TSCADCSS_IRQSTATUS_RAW_reg_t IRQSTATUS_RAW;
	TSCADCSS_IRQSTATUS_reg_t IRQSTATUS;
	TSCADCSS_IRQENABLE_SET_reg_t IRQENABLE_SET;
	TSCADCSS_IRQENABLE_CLR_reg_t IRQENABLE_CLR;
	TSCADCSS_IRQWAKEUP_reg_t IRQWAKEUP;
	TSCADCSS_DMAENABLE_SET_reg_t DMAENABLE_SET;
	TSCADCSS_DMAENABLE_CLR_reg_t DMAENABLE_CLR;
	TSCADCSS_CTRL_reg_t CTRL;
	TSCADCSS_ADCSTAT_reg_t ADCSTAT;
	TSCADCSS_ADCRANGE_reg_t ADCRANGE;
	TSCADCSS_ADC_CLKDIV_reg_t ADC_CLKDIV;
	TSCADCSS_ADC_MISC_reg_t ADC_MISC;
	TSCADCSS_STEPENABLE_reg_t STEPENABLE;
	TSCADCSS_IDLECONFIG_reg_t IDLECONFIG;
	TSCADCSS_TS_CHARGE_STEPCONFIG_reg_t TS_CHARGE_STEPCONFIG;
	TSCADCSS_TS_CHARGE_DELAY_reg_t TS_CHARGE_DELAY;
	TSCADCSS_STEPCONFIG1_reg_t STEPCONFIG1;
	TSCADCSS_STEPDELAY1_reg_t STEPDELAY1;
	TSCADCSS_STEPCONFIG2_reg_t STEPCONFIG2;
	TSCADCSS_STEPDELAY2_reg_t STEPDELAY2;
	TSCADCSS_STEPCONFIG3_reg_t STEPCONFIG3;
	TSCADCSS_STEPDELAY3_reg_t STEPDELAY3;
	TSCADCSS_STEPCONFIG4_reg_t STEPCONFIG4;
	TSCADCSS_STEPDELAY4_reg_t STEPDELAY4;
	TSCADCSS_STEPCONFIG5_reg_t STEPCONFIG5;
	TSCADCSS_STEPDELAY5_reg_t STEPDELAY5;
	TSCADCSS_STEPCONFIG6_reg_t STEPCONFIG6;
	TSCADCSS_STEPDELAY6_reg_t STEPDELAY6;
	TSCADCSS_STEPCONFIG7_reg_t STEPCONFIG7;
	TSCADCSS_STEPDELAY7_reg_t STEPDELAY7;
	TSCADCSS_STEPCONFIG8_reg_t STEPCONFIG8;
	TSCADCSS_STEPDELAY8_reg_t STEPDELAY8;
	TSCADCSS_STEPCONFIG9_reg_t STEPCONFIG9;
	TSCADCSS_STEPDELAY9_reg_t STEPDELAY9;
	TSCADCSS_STEPCONFIG10_reg_t STEPCONFIG10;
	TSCADCSS_STEPDELAY10_reg_t STEPDELAY10;
	TSCADCSS_STEPCONFIG11_reg_t STEPCONFIG11;
	TSCADCSS_STEPDELAY11_reg_t STEPDELAY11;
	TSCADCSS_STEPCONFIG12_reg_t STEPCONFIG12;
	TSCADCSS_STEPDELAY12_reg_t STEPDELAY12;
	TSCADCSS_STEPCONFIG13_reg_t STEPCONFIG13;
	TSCADCSS_STEPDELAY13_reg_t STEPDELAY13;
	TSCADCSS_STEPCONFIG14_reg_t STEPCONFIG14;
	TSCADCSS_STEPDELAY14_reg_t STEPDELAY14;
	TSCADCSS_STEPCONFIG15_reg_t STEPCONFIG15;
	TSCADCSS_STEPDELAY15_reg_t STEPDELAY15;
	TSCADCSS_STEPCONFIG16_reg_t STEPCONFIG16;
	TSCADCSS_STEPDELAY16_reg_t STEPDELAY16;
	TSCADCSS_FIFO0COUNT_reg_t FIFO0COUNT;
	TSCADCSS_FIFO0THRESHOLD_reg_t FIFO0THRESHOLD;
	TSCADCSS_DMA0REQ_reg_t DMA0REQ;
	TSCADCSS_FIFO1COUNT_reg_t FIFO1COUNT;
	TSCADCSS_FIFO1THRESHOLD_reg_t FIFO1THRESHOLD;
	TSCADCSS_DMA1REQ_reg_t DMA1REQ;
	uint8_t _rsvd_252[4];
	TSCADCSS_FIFO0DATA_reg_t FIFO0DATA;
	uint8_t _rsvd_260[252];
	TSCADCSS_FIFO1DATA_reg_t FIFO1DATA;

};

#endif
