library ieee;
use ieee.std_logic_1164.all;

entity ram is
generic (bits:integer:=8;
             words: integer:=16);
port (clk, rd_nwr : in std_logic;
        addr: in integer range 0 to words-1;
        data: inout std_logic_vector (bits-1 downto 0));
end ram;

architecture rama of ram is
type vector_array is Array (0 to words-1) of 
              std_logic_vector (bits-1 downto 0);
signal memory: vector_array;
begin
process (clk,rd_nwr)
begin
if rd_nwr = '1' then data <= memory (addr);
    else  data <= (others => 'Z');
	if clk'event and clk = '1' then
	        memory (addr) <= data;
            end if;
end if;
end process;
end ;
