<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Input / Output - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-baac7028.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="inputoutput"><a class="header" href="#inputoutput">Input/Output</a></h1>
<h2 id="tile-ioi_we"><a class="header" href="#tile-ioi_we">Tile IOI_WE</a></h2>
<p>Cells: 1</p>
<h3 id="bel-ilogic0"><a class="header" href="#bel-ilogic0">Bel ILOGIC[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_WE bel ILOGIC[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX_LOGICIN[19]</td></tr>

<tr><td>CE0</td><td>input</td><td>IMUX_LOGICIN[62]</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX_CLK[1]</td></tr>

<tr><td>FABRICOUT</td><td>output</td><td>OUT_TMIN[7]</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT_TMIN[8]</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT_TMIN[9]</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT_TMIN[10]</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT_TMIN[11]</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX_LOGICIN[59]</td></tr>

<tr><td>SR_INT</td><td>input</td><td>IMUX_LOGICIN[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ilogic1"><a class="header" href="#bel-ilogic1">Bel ILOGIC[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_WE bel ILOGIC[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX_LOGICIN[57]</td></tr>

<tr><td>CE0</td><td>input</td><td>IMUX_LOGICIN[38]</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX_CLK[0]</td></tr>

<tr><td>FABRICOUT</td><td>output</td><td>OUT_TMIN[0]</td></tr>

<tr><td>INCDEC</td><td>output</td><td>OUT_TMIN[5]</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT_TMIN[1]</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT_TMIN[2]</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT_TMIN[3]</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT_TMIN[4]</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX_LOGICIN[37]</td></tr>

<tr><td>SR_INT</td><td>input</td><td>IMUX_LOGICIN[36]</td></tr>

<tr><td>VALID</td><td>output</td><td>OUT_TMIN[6]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic0"><a class="header" href="#bel-ologic0">Bel OLOGIC[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_WE bel OLOGIC[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>input</td><td>IMUX_CLK[1]</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX_LOGICIN[15]</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX_LOGICIN[16]</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX_LOGICIN[17]</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX_LOGICIN[48]</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX_LOGICIN[39]</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX_LOGICIN[14]</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX_SR[1]</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX_LOGICIN[45]</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX_LOGICIN[42]</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX_LOGICIN[12]</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX_LOGICIN[54]</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX_LOGICIN[9]</td></tr>

<tr><td>TRAIN</td><td>input</td><td>IMUX_LOGICIN[28]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic1"><a class="header" href="#bel-ologic1">Bel OLOGIC[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_WE bel OLOGIC[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>input</td><td>IMUX_CLK[0]</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX_LOGICIN[31]</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX_LOGICIN[32]</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX_LOGICIN[44]</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX_LOGICIN[34]</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX_LOGICIN[30]</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX_LOGICIN[29]</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX_SR[0]</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX_LOGICIN[24]</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX_LOGICIN[25]</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX_LOGICIN[26]</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX_LOGICIN[27]</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX_LOGICIN[23]</td></tr>

<tr><td>TRAIN</td><td>input</td><td>IMUX_LOGICIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iodelay0"><a class="header" href="#bel-iodelay0">Bel IODELAY[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_WE bel IODELAY[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BUSY</td><td>output</td><td>OUT_TMIN[15]</td></tr>

<tr><td>CAL</td><td>input</td><td>IMUX_LOGICIN[3]</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX_LOGICIN[5]</td></tr>

<tr><td>CIN</td><td>input</td><td>IMUX_LOGICIN[52]</td></tr>

<tr><td>CLK</td><td>input</td><td>IMUX_CLK[1]</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX_LOGICIN[7]</td></tr>

<tr><td>LOAD</td><td>output</td><td>OUT_TMIN[17]</td></tr>

<tr><td>RCLK</td><td>output</td><td>OUT_TMIN[13]</td></tr>

<tr><td>RST</td><td>input</td><td>IMUX_LOGICIN[41]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iodelay1"><a class="header" href="#bel-iodelay1">Bel IODELAY[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_WE bel IODELAY[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BUSY</td><td>output</td><td>OUT_TMIN[14]</td></tr>

<tr><td>CAL</td><td>input</td><td>IMUX_LOGICIN[2]</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX_LOGICIN[47]</td></tr>

<tr><td>CIN</td><td>input</td><td>IMUX_LOGICIN[1]</td></tr>

<tr><td>CLK</td><td>input</td><td>IMUX_CLK[0]</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX_LOGICIN[58]</td></tr>

<tr><td>LOAD</td><td>output</td><td>OUT_TMIN[16]</td></tr>

<tr><td>RCLK</td><td>output</td><td>OUT_TMIN[12]</td></tr>

<tr><td>RST</td><td>input</td><td>IMUX_LOGICIN[55]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioiclk0"><a class="header" href="#bel-ioiclk0">Bel IOICLK[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_WE bel IOICLK[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CKINT0</td><td>input</td><td>IMUX_CLK[1]</td></tr>

<tr><td>CKINT1</td><td>input</td><td>IMUX_GFAN[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioiclk1"><a class="header" href="#bel-ioiclk1">Bel IOICLK[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_WE bel IOICLK[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CKINT0</td><td>input</td><td>IMUX_CLK[0]</td></tr>

<tr><td>CKINT1</td><td>input</td><td>IMUX_GFAN[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioi"><a class="header" href="#bel-ioi">Bel IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_WE bel IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-tieoff_ioi"><a class="header" href="#bel-tieoff_ioi">Bel TIEOFF_IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_WE bel TIEOFF_IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_WE bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_GFAN[0]</td><td>IOICLK[1].CKINT1</td></tr>

<tr><td>IMUX_GFAN[1]</td><td>IOICLK[0].CKINT1</td></tr>

<tr><td>IMUX_CLK[0]</td><td>ILOGIC[1].CLKDIV, OLOGIC[1].CLKDIV, IODELAY[1].CLK, IOICLK[1].CKINT0</td></tr>

<tr><td>IMUX_CLK[1]</td><td>ILOGIC[0].CLKDIV, OLOGIC[0].CLKDIV, IODELAY[0].CLK, IOICLK[0].CKINT0</td></tr>

<tr><td>IMUX_SR[0]</td><td>OLOGIC[1].SR</td></tr>

<tr><td>IMUX_SR[1]</td><td>OLOGIC[0].SR</td></tr>

<tr><td>IMUX_LOGICIN[1]</td><td>IODELAY[1].CIN</td></tr>

<tr><td>IMUX_LOGICIN[2]</td><td>IODELAY[1].CAL</td></tr>

<tr><td>IMUX_LOGICIN[3]</td><td>IODELAY[0].CAL</td></tr>

<tr><td>IMUX_LOGICIN[5]</td><td>IODELAY[0].CE</td></tr>

<tr><td>IMUX_LOGICIN[7]</td><td>IODELAY[0].INC</td></tr>

<tr><td>IMUX_LOGICIN[8]</td><td>OLOGIC[1].TRAIN</td></tr>

<tr><td>IMUX_LOGICIN[9]</td><td>OLOGIC[0].TCE</td></tr>

<tr><td>IMUX_LOGICIN[12]</td><td>OLOGIC[0].T3</td></tr>

<tr><td>IMUX_LOGICIN[14]</td><td>OLOGIC[0].REV</td></tr>

<tr><td>IMUX_LOGICIN[15]</td><td>OLOGIC[0].D1</td></tr>

<tr><td>IMUX_LOGICIN[16]</td><td>OLOGIC[0].D2</td></tr>

<tr><td>IMUX_LOGICIN[17]</td><td>OLOGIC[0].D3</td></tr>

<tr><td>IMUX_LOGICIN[19]</td><td>ILOGIC[0].BITSLIP</td></tr>

<tr><td>IMUX_LOGICIN[20]</td><td>ILOGIC[0].SR_INT</td></tr>

<tr><td>IMUX_LOGICIN[23]</td><td>OLOGIC[1].TCE</td></tr>

<tr><td>IMUX_LOGICIN[24]</td><td>OLOGIC[1].T1</td></tr>

<tr><td>IMUX_LOGICIN[25]</td><td>OLOGIC[1].T2</td></tr>

<tr><td>IMUX_LOGICIN[26]</td><td>OLOGIC[1].T3</td></tr>

<tr><td>IMUX_LOGICIN[27]</td><td>OLOGIC[1].T4</td></tr>

<tr><td>IMUX_LOGICIN[28]</td><td>OLOGIC[0].TRAIN</td></tr>

<tr><td>IMUX_LOGICIN[29]</td><td>OLOGIC[1].REV</td></tr>

<tr><td>IMUX_LOGICIN[30]</td><td>OLOGIC[1].OCE</td></tr>

<tr><td>IMUX_LOGICIN[31]</td><td>OLOGIC[1].D1</td></tr>

<tr><td>IMUX_LOGICIN[32]</td><td>OLOGIC[1].D2</td></tr>

<tr><td>IMUX_LOGICIN[34]</td><td>OLOGIC[1].D4</td></tr>

<tr><td>IMUX_LOGICIN[36]</td><td>ILOGIC[1].SR_INT</td></tr>

<tr><td>IMUX_LOGICIN[37]</td><td>ILOGIC[1].REV</td></tr>

<tr><td>IMUX_LOGICIN[38]</td><td>ILOGIC[1].CE0</td></tr>

<tr><td>IMUX_LOGICIN[39]</td><td>OLOGIC[0].OCE</td></tr>

<tr><td>IMUX_LOGICIN[41]</td><td>IODELAY[0].RST</td></tr>

<tr><td>IMUX_LOGICIN[42]</td><td>OLOGIC[0].T2</td></tr>

<tr><td>IMUX_LOGICIN[44]</td><td>OLOGIC[1].D3</td></tr>

<tr><td>IMUX_LOGICIN[45]</td><td>OLOGIC[0].T1</td></tr>

<tr><td>IMUX_LOGICIN[47]</td><td>IODELAY[1].CE</td></tr>

<tr><td>IMUX_LOGICIN[48]</td><td>OLOGIC[0].D4</td></tr>

<tr><td>IMUX_LOGICIN[52]</td><td>IODELAY[0].CIN</td></tr>

<tr><td>IMUX_LOGICIN[54]</td><td>OLOGIC[0].T4</td></tr>

<tr><td>IMUX_LOGICIN[55]</td><td>IODELAY[1].RST</td></tr>

<tr><td>IMUX_LOGICIN[57]</td><td>ILOGIC[1].BITSLIP</td></tr>

<tr><td>IMUX_LOGICIN[58]</td><td>IODELAY[1].INC</td></tr>

<tr><td>IMUX_LOGICIN[59]</td><td>ILOGIC[0].REV</td></tr>

<tr><td>IMUX_LOGICIN[62]</td><td>ILOGIC[0].CE0</td></tr>

<tr><td>OUT_TMIN[0]</td><td>ILOGIC[1].FABRICOUT</td></tr>

<tr><td>OUT_TMIN[1]</td><td>ILOGIC[1].Q1</td></tr>

<tr><td>OUT_TMIN[2]</td><td>ILOGIC[1].Q2</td></tr>

<tr><td>OUT_TMIN[3]</td><td>ILOGIC[1].Q3</td></tr>

<tr><td>OUT_TMIN[4]</td><td>ILOGIC[1].Q4</td></tr>

<tr><td>OUT_TMIN[5]</td><td>ILOGIC[1].INCDEC</td></tr>

<tr><td>OUT_TMIN[6]</td><td>ILOGIC[1].VALID</td></tr>

<tr><td>OUT_TMIN[7]</td><td>ILOGIC[0].FABRICOUT</td></tr>

<tr><td>OUT_TMIN[8]</td><td>ILOGIC[0].Q1</td></tr>

<tr><td>OUT_TMIN[9]</td><td>ILOGIC[0].Q2</td></tr>

<tr><td>OUT_TMIN[10]</td><td>ILOGIC[0].Q3</td></tr>

<tr><td>OUT_TMIN[11]</td><td>ILOGIC[0].Q4</td></tr>

<tr><td>OUT_TMIN[12]</td><td>IODELAY[1].RCLK</td></tr>

<tr><td>OUT_TMIN[13]</td><td>IODELAY[0].RCLK</td></tr>

<tr><td>OUT_TMIN[14]</td><td>IODELAY[1].BUSY</td></tr>

<tr><td>OUT_TMIN[15]</td><td>IODELAY[0].BUSY</td></tr>

<tr><td>OUT_TMIN[16]</td><td>IODELAY[1].LOAD</td></tr>

<tr><td>OUT_TMIN[17]</td><td>IODELAY[0].LOAD</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_WE rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_WE rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B63">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:IFF_LATCH">ILOGIC[1]:IFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F25.B63">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[7]</a>
</td>
<td>-</td>
<td title="R0.F27.B63">
<a href="#tile-spartan6-IOI_WE-IODELAY_COMMON:DIFF_PHASE_DETECTOR">IODELAY_COMMON:DIFF_PHASE_DETECTOR</a>
</td>
<td title="R0.F28.B63">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B62">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:IFF_SR_SYNC">~ILOGIC[1]:IFF_SR_SYNC</a>
</td>
<td title="R0.F23.B62">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.ICE">IOICLK[0]:MUX.ICE[1]</a>
</td>
<td>-</td>
<td title="R0.F25.B62">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F23.B61">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.ICE">IOICLK[0]:MUX.ICE[0]</a>
</td>
<td title="R0.F24.B61">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.OCE">IOICLK[0]:MUX.OCE[1]</a>
</td>
<td title="R0.F25.B61">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B61">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B60">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:DDR">ILOGIC[1]:DDR</a>
</td>
<td title="R0.F23.B60">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.ICE">IOICLK[0]:MUX.ICE[2]</a>
</td>
<td title="R0.F24.B60">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.OCE">IOICLK[0]:MUX.OCE[0]</a>
</td>
<td title="R0.F25.B60">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B59">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:IFF_REV_USED">ILOGIC[1]:IFF_REV_USED</a>
</td>
<td title="R0.F23.B59">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ENABLE.ODATAIN">IODELAY[0]:ENABLE.ODATAIN</a>
</td>
<td title="R0.F24.B59">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.OCE">IOICLK[0]:MUX.OCE[2]</a>
</td>
<td title="R0.F25.B59">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B59">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B58">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:MUX.SR">ILOGIC[1]:MUX.SR[0]</a>
</td>
<td title="R0.F23.B58">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F24.B58">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ENABLE.CIN">IODELAY[0]:ENABLE.CIN[2]</a>
</td>
<td title="R0.F25.B58">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B58">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B57">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:IFF_CE_ENABLE">~ILOGIC[1]:IFF_CE_ENABLE</a>
</td>
<td title="R0.F23.B57">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:I_DELAY_ENABLE">~ILOGIC[0]:I_DELAY_ENABLE</a>
</td>
<td title="R0.F24.B57">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ENABLE.CIN">IODELAY[0]:ENABLE.CIN[1]</a>
</td>
<td title="R0.F25.B57">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[4]</a>
</td>
<td title="R0.F26.B57">
<a href="#tile-spartan6-IOI_WE-IOI:MEM_PLL_DIV_EN">IOI:MEM_PLL_DIV_EN</a>
</td>
<td>-</td>
<td title="R0.F28.B57">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F23.B56">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:MODE">IODELAY[0]:MODE[2]</a>
</td>
<td title="R0.F24.B56">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DELAYCHAIN_OSC">IODELAY[0]:DELAYCHAIN_OSC</a>
</td>
<td title="R0.F25.B56">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[4]</a>
</td>
<td title="R0.F26.B56">
<a href="#tile-spartan6-IOI_WE-IOI:MEM_PLL_POL_SEL">IOI:MEM_PLL_POL_SEL[0]</a>
</td>
<td>-</td>
<td title="R0.F28.B56">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B55">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:IFF_SRVAL">ILOGIC[1]:IFF_SRVAL</a>
</td>
<td title="R0.F23.B55">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:DDR_ALIGNMENT">IOICLK[0]:DDR_ALIGNMENT[0]</a>
</td>
<td title="R0.F24.B55">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:MODE">IODELAY[0]:MODE[3]</a>
</td>
<td title="R0.F25.B55">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[3]</a>
</td>
<td title="R0.F26.B55">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DIFF_PHASE_DETECTOR">IODELAY[0]:DIFF_PHASE_DETECTOR</a>
</td>
<td title="R0.F27.B55">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:MUX.Q4">ILOGIC[1]:MUX.Q4[0]</a>
</td>
<td title="R0.F28.B55">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:IFF_DELAY_ENABLE">~ILOGIC[0]:IFF_DELAY_ENABLE</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP06">IODELAY[0]:DRP06[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F23.B54">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:DDR_ALIGNMENT">IOICLK[0]:DDR_ALIGNMENT[1]</a>
</td>
<td title="R0.F24.B54">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_MODE">IODELAY[0]:IDELAY_MODE[1]</a>
</td>
<td title="R0.F25.B54">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[3]</a>
</td>
<td title="R0.F26.B54">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]</a>
</td>
<td title="R0.F27.B54">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:MUX.Q4">ILOGIC[1]:MUX.Q4[1]</a>
</td>
<td title="R0.F28.B54">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP07">IODELAY[0]:DRP07[4]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:LUMPED_DELAY_SELECT">IODELAY[0]:LUMPED_DELAY_SELECT</a>
</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F23.B53">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CE0">IOICLK[0]:MUX.CE0[2]</a>
</td>
<td title="R0.F24.B53">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CE1">IOICLK[0]:MUX.CE1[2]</a>
</td>
<td title="R0.F25.B53">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td title="R0.F27.B53">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:MUX.Q3">ILOGIC[1]:MUX.Q3[1]</a>
</td>
<td title="R0.F28.B53">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DELAY_SRC">IODELAY[0]:DELAY_SRC[1]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP06">IODELAY[0]:DRP06[3]</a>
</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B52">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_FIXED">IODELAY[0]:IDELAY_FIXED</a>
</td>
<td title="R0.F23.B52">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CE0">IOICLK[0]:MUX.CE0[1]</a>
</td>
<td title="R0.F24.B52">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CE1">IOICLK[0]:MUX.CE1[1]</a>
</td>
<td title="R0.F25.B52">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td title="R0.F27.B52">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:MUX.Q3">ILOGIC[1]:MUX.Q3[0]</a>
</td>
<td title="R0.F28.B52">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP07">IODELAY[0]:DRP07[3]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:LUMPED_DELAY">IODELAY[0]:LUMPED_DELAY</a>
</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B51">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:ROW2_CLK_ENABLE">ILOGIC[1]:ROW2_CLK_ENABLE</a>
</td>
<td>-</td>
<td title="R0.F24.B51">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CE1">IOICLK[0]:MUX.CE1[0]</a>
</td>
<td title="R0.F25.B51">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[1]</a>
</td>
<td title="R0.F26.B51">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:TEST_NCOUNTER">IODELAY[0]:TEST_NCOUNTER</a>
</td>
<td title="R0.F27.B51">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:MUX.Q2">ILOGIC[1]:MUX.Q2[0]</a>
</td>
<td title="R0.F28.B51">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP07">IODELAY[0]:DRP07[2]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IODELAY_CHANGE">IODELAY[0]:IODELAY_CHANGE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B50">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:ROW1_CLK_ENABLE">ILOGIC[1]:ROW1_CLK_ENABLE</a>
</td>
<td title="R0.F23.B50">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CE0">IOICLK[0]:MUX.CE0[0]</a>
</td>
<td title="R0.F24.B50">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.OCLK">IOICLK[0]:MUX.OCLK[2]</a>
</td>
<td title="R0.F25.B50">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[1]</a>
</td>
<td>-</td>
<td title="R0.F27.B50">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:MUX.Q2">ILOGIC[1]:MUX.Q2[1]</a>
</td>
<td title="R0.F28.B50">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DELAY_SRC">IODELAY[0]:DELAY_SRC[0]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP06">IODELAY[0]:DRP06[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B49">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:ROW3_CLK_ENABLE">ILOGIC[1]:ROW3_CLK_ENABLE</a>
</td>
<td title="R0.F23.B49">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.ICLK">IOICLK[0]:MUX.ICLK[2]</a>
</td>
<td title="R0.F24.B49">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.OCLK">IOICLK[0]:MUX.OCLK[3]</a>
</td>
<td title="R0.F25.B49">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[0]</a>
</td>
<td title="R0.F26.B49">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:TEST_PCOUNTER">IODELAY[0]:TEST_PCOUNTER</a>
</td>
<td title="R0.F27.B49">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:MUX.Q1">ILOGIC[1]:MUX.Q1[1]</a>
</td>
<td title="R0.F28.B49">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP06">IODELAY[0]:DRP06[5]</a>
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B48">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:ROW4_CLK_ENABLE">ILOGIC[1]:ROW4_CLK_ENABLE</a>
</td>
<td title="R0.F23.B48">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.ICLK">IOICLK[0]:MUX.ICLK[3]</a>
</td>
<td title="R0.F24.B48">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.OCLK">IOICLK[0]:MUX.OCLK[0]</a>
</td>
<td title="R0.F25.B48">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[0]</a>
</td>
<td>-</td>
<td title="R0.F27.B48">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:MUX.Q1">ILOGIC[1]:MUX.Q1[0]</a>
</td>
<td title="R0.F28.B48">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP07">IODELAY[0]:DRP07[5]</a>
</td>
<td title="R0.F29.B48">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:MUX.TRAIN">OLOGIC[1]:MUX.TRAIN[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B47">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:ROW4_CLK_ENABLE">ILOGIC[0]:ROW4_CLK_ENABLE</a>
</td>
<td>-</td>
<td title="R0.F24.B47">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.ICLK">IOICLK[0]:MUX.ICLK[0]</a>
</td>
<td title="R0.F25.B47">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[0]</a>
</td>
<td title="R0.F26.B47">
<a href="#tile-spartan6-IOI_WE-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[3]</a>
</td>
<td title="R0.F27.B47">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:MUX.Q1">ILOGIC[0]:MUX.Q1[0]</a>
</td>
<td title="R0.F28.B47">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP06">IODELAY[0]:DRP06[1]</a>
</td>
<td title="R0.F29.B47">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:MUX.TRAIN">OLOGIC[0]:MUX.TRAIN[1]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B46">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:ROW3_CLK_ENABLE">ILOGIC[0]:ROW3_CLK_ENABLE</a>
</td>
<td>-</td>
<td title="R0.F24.B46">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.ICLK">IOICLK[0]:MUX.ICLK[1]</a>
</td>
<td title="R0.F25.B46">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[0]</a>
</td>
<td title="R0.F26.B46">
<a href="#tile-spartan6-IOI_WE-IODELAY_COMMON:DRP_FROM_MCB">IODELAY_COMMON:DRP_FROM_MCB</a>
</td>
<td title="R0.F27.B46">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:MUX.Q1">ILOGIC[0]:MUX.Q1[1]</a>
</td>
<td title="R0.F28.B46">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:COUNTER_WRAPAROUND">IODELAY[0]:COUNTER_WRAPAROUND[0]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP07">IODELAY[0]:DRP07[1]</a>
</td>
<td title="R0.F29.B46">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:CASCADE_ENABLE">OLOGIC[0]:CASCADE_ENABLE</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B45">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:ROW1_CLK_ENABLE">ILOGIC[0]:ROW1_CLK_ENABLE</a>
</td>
<td title="R0.F23.B45">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:TEST_GLITCH_FILTER">IODELAY[0]:TEST_GLITCH_FILTER</a>
</td>
<td title="R0.F24.B45">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.OCLK">IOICLK[0]:MUX.OCLK[1]</a>
</td>
<td title="R0.F25.B45">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[1]</a>
</td>
<td>-</td>
<td title="R0.F27.B45">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:MUX.Q2">ILOGIC[0]:MUX.Q2[1]</a>
</td>
<td title="R0.F28.B45">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP06">IODELAY[0]:DRP06[0]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:PLUS1">IODELAY[0]:PLUS1</a>
</td>
<td title="R0.F29.B45">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:MUX.TRAIN">OLOGIC[0]:MUX.TRAIN[0]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B44">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:ROW2_CLK_ENABLE">ILOGIC[0]:ROW2_CLK_ENABLE</a>
</td>
<td title="R0.F23.B44">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:MODE">IODELAY[0]:MODE[1]</a>
</td>
<td title="R0.F24.B44">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_MODE">IODELAY[0]:IDELAY_MODE[0]</a>
</td>
<td title="R0.F25.B44">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[1]</a>
</td>
<td title="R0.F26.B44">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]</a>
</td>
<td title="R0.F27.B44">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:MUX.Q2">ILOGIC[0]:MUX.Q2[0]</a>
</td>
<td title="R0.F28.B44">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP07">IODELAY[0]:DRP07[0]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_FROM_HALF_MAX">IODELAY[0]:IDELAY_FROM_HALF_MAX</a>
</td>
<td title="R0.F29.B44">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:MUX.TRAIN">OLOGIC[1]:MUX.TRAIN[0]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B43">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:MUX.D">ILOGIC[0]:MUX.D[1]</a>
</td>
<td title="R0.F25.B43">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[2]</a>
</td>
<td title="R0.F26.B43">
<a href="#tile-spartan6-IOI_WE-IODELAY_COMMON:ENFFSCAN_DRP">IODELAY_COMMON:ENFFSCAN_DRP[0]</a>
</td>
<td title="R0.F27.B43">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:MUX.Q3">ILOGIC[0]:MUX.Q3[0]</a>
</td>
<td title="R0.F28.B43">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP06">IODELAY[0]:DRP06[7]</a>
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:MUX.OCE">OLOGIC[0]:MUX.OCE[0]</a>
</td>
<td title="R0.F29.B43">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:MUX.CLK">ILOGIC[1]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B42">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:IFF_SR_USED">ILOGIC[1]:IFF_SR_USED</a>
</td>
<td title="R0.F23.B42">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:MODE">IODELAY[0]:MODE[0]</a>
</td>
<td title="R0.F24.B42">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:MUX.D">ILOGIC[0]:MUX.D[0]</a>
</td>
<td title="R0.F25.B42">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[2]</a>
</td>
<td>-</td>
<td title="R0.F27.B42">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:MUX.Q3">ILOGIC[0]:MUX.Q3[1]</a>
</td>
<td title="R0.F28.B42">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP07">IODELAY[0]:DRP07[7]</a>
</td>
<td title="R0.F29.B42">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:MUX.CLK">ILOGIC[1]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B41">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:IFF_INIT">ILOGIC[1]:IFF_INIT</a>
</td>
<td title="R0.F23.B41">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:DDR_ENABLE">IOICLK[0]:DDR_ENABLE[1]</a>
</td>
<td title="R0.F24.B41">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ENABLE.CIN">IODELAY[0]:ENABLE.CIN[0]</a>
</td>
<td title="R0.F25.B41">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="R0.F27.B41">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:MUX.Q4">ILOGIC[0]:MUX.Q4[1]</a>
</td>
<td title="R0.F28.B41">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP06">IODELAY[0]:DRP06[6]</a>
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[0]</a>
</td>
<td title="R0.F29.B41">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:MUX.CLK">ILOGIC[0]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B40">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:DDR">ILOGIC[0]:DDR</a>
</td>
<td title="R0.F23.B40">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:DDR_ENABLE">IOICLK[0]:DDR_ENABLE[0]</a>
</td>
<td title="R0.F24.B40">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK2">IOICLK[0]:MUX.CLK2[1]</a>
</td>
<td title="R0.F25.B40">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="R0.F27.B40">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:MUX.Q4">ILOGIC[0]:MUX.Q4[0]</a>
</td>
<td title="R0.F28.B40">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP07">IODELAY[0]:DRP07[6]</a>
</td>
<td title="R0.F29.B40">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:MUX.CLK">ILOGIC[0]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B39">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</a>
</td>
<td title="R0.F23.B39">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:INV.CLK2">IOICLK[0]:INV.CLK2</a>
</td>
<td title="R0.F24.B39">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK2">IOICLK[0]:MUX.CLK2[0]</a>
</td>
<td title="R0.F25.B39">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[4]</a>
</td>
<td title="R0.F26.B39">
<a href="#tile-spartan6-IOI_WE-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[2]</a>
</td>
<td title="R0.F27.B39">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:DATA_WIDTH_RELOAD">ILOGIC[0]:DATA_WIDTH_RELOAD[1]</a>
</td>
<td title="R0.F28.B39">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP_ADDR">IODELAY[0]:DRP_ADDR[0]</a>
</td>
<td title="R0.F29.B39">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:MUX.CLK">OLOGIC[1]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B38">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:IFF_INIT">ILOGIC[0]:IFF_INIT</a>
</td>
<td title="R0.F23.B38">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:INV.CLK0">IOICLK[0]:INV.CLK0</a>
</td>
<td title="R0.F24.B38">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:INV.CLK1">IOICLK[0]:INV.CLK1</a>
</td>
<td title="R0.F25.B38">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[4]</a>
</td>
<td>-</td>
<td title="R0.F27.B38">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:DATA_WIDTH_RELOAD">ILOGIC[0]:DATA_WIDTH_RELOAD[0]</a>
</td>
<td title="R0.F28.B38">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP_ADDR">IODELAY[0]:DRP_ADDR[1]</a>
</td>
<td title="R0.F29.B38">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:MUX.CLK">OLOGIC[1]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B37">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:IFF_SRVAL">ILOGIC[0]:IFF_SRVAL</a>
</td>
<td title="R0.F23.B37">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK0">IOICLK[0]:MUX.CLK0[4]</a>
</td>
<td title="R0.F24.B37">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK1">IOICLK[0]:MUX.CLK1[3]</a>
</td>
<td title="R0.F25.B37">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[5]</a>
</td>
<td>-</td>
<td title="R0.F27.B37">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:DATA_WIDTH_RELOAD">ILOGIC[1]:DATA_WIDTH_RELOAD[2]</a>
</td>
<td title="R0.F28.B37">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP_ADDR">IODELAY[0]:DRP_ADDR[2]</a>
</td>
<td title="R0.F29.B37">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:MUX.CLK">OLOGIC[0]:MUX.CLK[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B36">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:MUX.SR">ILOGIC[0]:MUX.SR[0]</a>
</td>
<td title="R0.F23.B36">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK0">IOICLK[0]:MUX.CLK0[2]</a>
</td>
<td title="R0.F24.B36">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK1">IOICLK[0]:MUX.CLK1[2]</a>
</td>
<td title="R0.F25.B36">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[5]</a>
</td>
<td>-</td>
<td title="R0.F27.B36">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:DATA_WIDTH_RELOAD">ILOGIC[1]:DATA_WIDTH_RELOAD[1]</a>
</td>
<td title="R0.F28.B36">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP_ADDR">IODELAY[0]:DRP_ADDR[3]</a>
</td>
<td title="R0.F29.B36">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:MUX.CLK">OLOGIC[0]:MUX.CLK[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B35">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:IFF_REV_USED">ILOGIC[0]:IFF_REV_USED</a>
</td>
<td title="R0.F23.B35">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK0">IOICLK[0]:MUX.CLK0[3]</a>
</td>
<td title="R0.F24.B35">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK1">IOICLK[0]:MUX.CLK1[4]</a>
</td>
<td title="R0.F25.B35">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[6]</a>
</td>
<td>-</td>
<td title="R0.F27.B35">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:MUX.D">OLOGIC[1]:MUX.D[0]</a>
</td>
<td>-</td>
<td title="R0.F29.B35">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:ENABLE">ILOGIC[1]:ENABLE</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B34">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:CASCADE_ENABLE">ILOGIC[0]:CASCADE_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F25.B34">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[6]</a>
</td>
<td>-</td>
<td title="R0.F27.B34">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:OFF_RANK1_BYPASS">OLOGIC[1]:OFF_RANK1_BYPASS</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B33">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:IFF_LATCH">ILOGIC[0]:IFF_LATCH</a>
</td>
<td title="R0.F23.B33">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK0">IOICLK[0]:MUX.CLK0[0]</a>
</td>
<td title="R0.F24.B33">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK1">IOICLK[0]:MUX.CLK1[0]</a>
</td>
<td title="R0.F25.B33">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td title="R0.F27.B33">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TRAIN_PATTERN">OLOGIC[1]:TRAIN_PATTERN[0]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B32">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:IFF_SR_SYNC">~ILOGIC[0]:IFF_SR_SYNC</a>
</td>
<td title="R0.F23.B32">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK0">IOICLK[0]:MUX.CLK0[1]</a>
</td>
<td title="R0.F24.B32">
<a href="#tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK1">IOICLK[0]:MUX.CLK1[1]</a>
</td>
<td title="R0.F25.B32">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td title="R0.F27.B32">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TRAIN_PATTERN">OLOGIC[1]:TRAIN_PATTERN[1]</a>
</td>
<td title="R0.F28.B32">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:DRP_ADDR">IODELAY[0]:DRP_ADDR[4]</a>
</td>
<td title="R0.F29.B32">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:ENABLE">ILOGIC[0]:ENABLE</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B31">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:IFF_CE_ENABLE">~ILOGIC[0]:IFF_CE_ENABLE</a>
</td>
<td title="R0.F23.B31">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK0">IOICLK[1]:MUX.CLK0[1]</a>
</td>
<td title="R0.F24.B31">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK1">IOICLK[1]:MUX.CLK1[1]</a>
</td>
<td title="R0.F25.B31">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td title="R0.F27.B31">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TRAIN_PATTERN">OLOGIC[1]:TRAIN_PATTERN[2]</a>
</td>
<td title="R0.F28.B31">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP_ADDR">IODELAY[1]:DRP_ADDR[4]</a>
</td>
<td title="R0.F29.B31">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:ENABLE">OLOGIC[1]:ENABLE</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B30">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:CASCADE_ENABLE">OLOGIC[1]:CASCADE_ENABLE</a>
</td>
<td title="R0.F23.B30">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK0">IOICLK[1]:MUX.CLK0[0]</a>
</td>
<td title="R0.F24.B30">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK1">IOICLK[1]:MUX.CLK1[0]</a>
</td>
<td title="R0.F25.B30">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td title="R0.F27.B30">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TRAIN_PATTERN">OLOGIC[1]:TRAIN_PATTERN[3]</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B29">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:OFF_LATCH">OLOGIC[1]:OFF_LATCH</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F25.B29">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[6]</a>
</td>
<td>-</td>
<td title="R0.F27.B29">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:DDR_OPPOSITE_EDGE">OLOGIC[1]:DDR_OPPOSITE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B28">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:OFF_SR_ENABLE">OLOGIC[1]:OFF_SR_ENABLE</a>
</td>
<td title="R0.F23.B28">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK0">IOICLK[1]:MUX.CLK0[3]</a>
</td>
<td title="R0.F24.B28">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK1">IOICLK[1]:MUX.CLK1[4]</a>
</td>
<td title="R0.F25.B28">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[6]</a>
</td>
<td title="R0.F26.B28">
<a href="#tile-spartan6-IOI_WE-IODELAY_COMMON:DRP_ENABLE">IODELAY_COMMON:DRP_ENABLE</a>
</td>
<td title="R0.F27.B28">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:MUX.T">OLOGIC[1]:MUX.T[0]</a>
</td>
<td>-</td>
<td title="R0.F29.B28">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:ENABLE">OLOGIC[0]:ENABLE</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B27">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:OFF_REV_ENABLE">OLOGIC[1]:OFF_REV_ENABLE</a>
</td>
<td title="R0.F23.B27">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK0">IOICLK[1]:MUX.CLK0[2]</a>
</td>
<td title="R0.F24.B27">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK1">IOICLK[1]:MUX.CLK1[2]</a>
</td>
<td title="R0.F25.B27">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[5]</a>
</td>
<td>-</td>
<td title="R0.F27.B27">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:OFF_CE_ENABLE">OLOGIC[1]:OFF_CE_ENABLE</a>
</td>
<td title="R0.F28.B27">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP_ADDR">IODELAY[1]:DRP_ADDR[3]</a>
</td>
<td title="R0.F29.B27">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:ENABLE.IOCE">OLOGIC[0]:ENABLE.IOCE</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B26">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:OFF_SR_SYNC">~OLOGIC[1]:OFF_SR_SYNC</a>
</td>
<td title="R0.F23.B26">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK0">IOICLK[1]:MUX.CLK0[4]</a>
</td>
<td title="R0.F24.B26">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK1">IOICLK[1]:MUX.CLK1[3]</a>
</td>
<td title="R0.F25.B26">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[5]</a>
</td>
<td title="R0.F26.B26">
<a href="#tile-spartan6-IOI_WE-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[1]</a>
</td>
<td title="R0.F27.B26">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:OFF_CE_OR_DDR">OLOGIC[1]:OFF_CE_OR_DDR</a>
</td>
<td title="R0.F28.B26">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP_ADDR">IODELAY[1]:DRP_ADDR[2]</a>
</td>
<td title="R0.F29.B26">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:ENABLE.IOCE">ILOGIC[0]:ENABLE.IOCE</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B25">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:OFF_INIT">OLOGIC[1]:OFF_INIT</a>
</td>
<td title="R0.F23.B25">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:INV.CLK0">IOICLK[1]:INV.CLK0</a>
</td>
<td title="R0.F24.B25">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:INV.CLK1">IOICLK[1]:INV.CLK1</a>
</td>
<td title="R0.F25.B25">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[4]</a>
</td>
<td>-</td>
<td title="R0.F27.B25">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:OFF_RANK1_CLK_ENABLE">OLOGIC[1]:OFF_RANK1_CLK_ENABLE</a>
</td>
<td title="R0.F28.B25">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP_ADDR">IODELAY[1]:DRP_ADDR[1]</a>
</td>
<td title="R0.F29.B25">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:ENABLE.IOCE">OLOGIC[1]:ENABLE.IOCE</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B24">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:OFF_SRVAL">OLOGIC[1]:OFF_SRVAL</a>
</td>
<td title="R0.F23.B24">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:INV.CLK2">IOICLK[1]:INV.CLK2</a>
</td>
<td title="R0.F24.B24">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK2">IOICLK[1]:MUX.CLK2[0]</a>
</td>
<td title="R0.F25.B24">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[4]</a>
</td>
<td title="R0.F26.B24">
<a href="#tile-spartan6-IOI_WE-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[0]</a>
</td>
<td title="R0.F27.B24">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:OFF_RANK2_CLK_ENABLE">OLOGIC[1]:OFF_RANK2_CLK_ENABLE</a>
</td>
<td title="R0.F28.B24">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP_ADDR">IODELAY[1]:DRP_ADDR[0]</a>
</td>
<td title="R0.F29.B24">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:ENABLE.IOCE">ILOGIC[1]:ENABLE.IOCE</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B23">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TFF_SRVAL">OLOGIC[1]:TFF_SRVAL</a>
</td>
<td title="R0.F23.B23">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:DDR_ENABLE">IOICLK[1]:DDR_ENABLE[1]</a>
</td>
<td title="R0.F24.B23">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK2">IOICLK[1]:MUX.CLK2[1]</a>
</td>
<td title="R0.F25.B23">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="R0.F27.B23">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TFF_RANK2_CLK_ENABLE">OLOGIC[1]:TFF_RANK2_CLK_ENABLE</a>
</td>
<td title="R0.F28.B23">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP07">IODELAY[1]:DRP07[6]</a>
</td>
<td title="R0.F29.B23">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:DATA_WIDTH_START">ILOGIC[0]:DATA_WIDTH_START[1]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B22">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TFF_INIT">OLOGIC[1]:TFF_INIT</a>
</td>
<td title="R0.F23.B22">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:DDR_ENABLE">IOICLK[1]:DDR_ENABLE[0]</a>
</td>
<td title="R0.F24.B22">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ENABLE.CIN">IODELAY[1]:ENABLE.CIN[2]</a>
</td>
<td title="R0.F25.B22">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="R0.F27.B22">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TFF_RANK1_CLK_ENABLE">OLOGIC[1]:TFF_RANK1_CLK_ENABLE</a>
</td>
<td title="R0.F28.B22">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP06">IODELAY[1]:DRP06[6]</a>
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[0]</a>
</td>
<td title="R0.F29.B22">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B21">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TFF_SR_SYNC">~OLOGIC[1]:TFF_SR_SYNC</a>
</td>
<td title="R0.F23.B21">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:MODE">IODELAY[1]:MODE[1]</a>
</td>
<td>-</td>
<td title="R0.F25.B21">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[2]</a>
</td>
<td>-</td>
<td title="R0.F27.B21">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TFF_CE_OR_DDR">OLOGIC[1]:TFF_CE_OR_DDR</a>
</td>
<td title="R0.F28.B21">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP07">IODELAY[1]:DRP07[7]</a>
</td>
<td title="R0.F29.B21">
<a href="#tile-spartan6-IOI_WE-ILOGIC[0]:DATA_WIDTH_START">ILOGIC[0]:DATA_WIDTH_START[0]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B20">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TFF_REV_ENABLE">OLOGIC[1]:TFF_REV_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F25.B20">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[2]</a>
</td>
<td title="R0.F26.B20">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DIFF_PHASE_DETECTOR">IODELAY[1]:DIFF_PHASE_DETECTOR</a>
</td>
<td title="R0.F27.B20">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TFF_CE_ENABLE">OLOGIC[1]:TFF_CE_ENABLE</a>
</td>
<td title="R0.F28.B20">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP06">IODELAY[1]:DRP06[7]</a>
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:MUX.OCE">OLOGIC[1]:MUX.OCE[0]</a>
</td>
<td title="R0.F29.B20">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:DATA_WIDTH_START">ILOGIC[1]:DATA_WIDTH_START[0]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B19">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TFF_SR_ENABLE">OLOGIC[1]:TFF_SR_ENABLE</a>
</td>
<td title="R0.F23.B19">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:MODE">IODELAY[1]:MODE[0]</a>
</td>
<td title="R0.F24.B19">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_MODE">IODELAY[1]:IDELAY_MODE[1]</a>
</td>
<td title="R0.F25.B19">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[1]</a>
</td>
<td title="R0.F26.B19">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]</a>
</td>
<td title="R0.F27.B19">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TFF_RANK1_BYPASS">OLOGIC[1]:TFF_RANK1_BYPASS</a>
</td>
<td title="R0.F28.B19">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP07">IODELAY[1]:DRP07[0]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_FROM_HALF_MAX">IODELAY[1]:IDELAY_FROM_HALF_MAX</a>
</td>
<td title="R0.F29.B19">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:DATA_WIDTH_START">ILOGIC[1]:DATA_WIDTH_START[1]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B18">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:TFF_LATCH">OLOGIC[1]:TFF_LATCH</a>
</td>
<td title="R0.F23.B18">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:TEST_GLITCH_FILTER">IODELAY[1]:TEST_GLITCH_FILTER</a>
</td>
<td title="R0.F24.B18">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.OCLK">IOICLK[1]:MUX.OCLK[1]</a>
</td>
<td title="R0.F25.B18">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[1]</a>
</td>
<td>-</td>
<td title="R0.F27.B18">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:DATA_WIDTH_RELOAD">ILOGIC[1]:DATA_WIDTH_RELOAD[0]</a>
</td>
<td title="R0.F28.B18">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP06">IODELAY[1]:DRP06[0]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:EVENT_SEL">IODELAY[1]:EVENT_SEL[0]</a>
</td>
<td title="R0.F29.B18">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:DATA_WIDTH_START">ILOGIC[1]:DATA_WIDTH_START[2]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F24.B17">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.ICLK">IOICLK[1]:MUX.ICLK[1]</a>
</td>
<td title="R0.F25.B17">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[0]</a>
</td>
<td>-</td>
<td title="R0.F27.B17">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TRAIN_PATTERN">OLOGIC[0]:TRAIN_PATTERN[1]</a>
</td>
<td title="R0.F28.B17">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:COUNTER_WRAPAROUND">IODELAY[1]:COUNTER_WRAPAROUND[0]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP07">IODELAY[1]:DRP07[1]</a>
</td>
<td title="R0.F29.B17">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:BITSLIP_ENABLE">ILOGIC[1]:BITSLIP_ENABLE</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B16">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_FIXED">IODELAY[1]:IDELAY_FIXED</a>
</td>
<td>-</td>
<td title="R0.F24.B16">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.ICLK">IOICLK[1]:MUX.ICLK[0]</a>
</td>
<td title="R0.F25.B16">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[0]</a>
</td>
<td>-</td>
<td title="R0.F27.B16">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TRAIN_PATTERN">OLOGIC[0]:TRAIN_PATTERN[0]</a>
</td>
<td title="R0.F28.B16">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP06">IODELAY[1]:DRP06[1]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:EVENT_SEL">IODELAY[1]:EVENT_SEL[1]</a>
</td>
<td title="R0.F29.B16">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:CASCADE_ENABLE">ILOGIC[1]:CASCADE_ENABLE</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B15">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:MUX.SR">OLOGIC[1]:MUX.SR[0]</a>
</td>
<td title="R0.F23.B15">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.ICLK">IOICLK[1]:MUX.ICLK[3]</a>
</td>
<td title="R0.F24.B15">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.OCLK">IOICLK[1]:MUX.OCLK[0]</a>
</td>
<td title="R0.F25.B15">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[0]</a>
</td>
<td>-</td>
<td title="R0.F27.B15">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:OFF_RANK1_BYPASS">OLOGIC[0]:OFF_RANK1_BYPASS</a>
</td>
<td title="R0.F28.B15">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP07">IODELAY[1]:DRP07[5]</a>
</td>
<td title="R0.F29.B15">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:MISR_ENABLE_DATA">OLOGIC[1]:MISR_ENABLE_DATA</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B14">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:MUX.REV">OLOGIC[1]:MUX.REV[0]</a>
</td>
<td title="R0.F23.B14">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.ICLK">IOICLK[1]:MUX.ICLK[2]</a>
</td>
<td title="R0.F24.B14">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.OCLK">IOICLK[1]:MUX.OCLK[3]</a>
</td>
<td title="R0.F25.B14">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[0]</a>
</td>
<td>-</td>
<td title="R0.F27.B14">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:DDR_OPPOSITE_EDGE">OLOGIC[0]:DDR_OPPOSITE_EDGE</a>
</td>
<td title="R0.F28.B14">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP06">IODELAY[1]:DRP06[5]</a>
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[0]</a>
</td>
<td title="R0.F29.B14">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:MISR_ENABLE_CLK">OLOGIC[1]:MISR_ENABLE_CLK</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B13">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:OFF_LATCH">OLOGIC[0]:OFF_LATCH</a>
</td>
<td title="R0.F23.B13">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CE0">IOICLK[1]:MUX.CE0[0]</a>
</td>
<td title="R0.F24.B13">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.OCLK">IOICLK[1]:MUX.OCLK[2]</a>
</td>
<td title="R0.F25.B13">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[1]</a>
</td>
<td>-</td>
<td title="R0.F27.B13">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TRAIN_PATTERN">OLOGIC[0]:TRAIN_PATTERN[2]</a>
</td>
<td title="R0.F28.B13">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DELAY_SRC">IODELAY[1]:DELAY_SRC[0]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP06">IODELAY[1]:DRP06[2]</a>
</td>
<td title="R0.F29.B13">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:MISR_ENABLE_CLK">OLOGIC[0]:MISR_ENABLE_CLK</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B12">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:OFF_SR_ENABLE">OLOGIC[0]:OFF_SR_ENABLE</a>
</td>
<td>-</td>
<td title="R0.F24.B12">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CE1">IOICLK[1]:MUX.CE1[0]</a>
</td>
<td title="R0.F25.B12">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[1]</a>
</td>
<td title="R0.F26.B12">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:TEST_NCOUNTER">IODELAY[1]:TEST_NCOUNTER</a>
</td>
<td title="R0.F27.B12">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:MUX.D">OLOGIC[0]:MUX.D[0]</a>
</td>
<td title="R0.F28.B12">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP07">IODELAY[1]:DRP07[2]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IODELAY_CHANGE">IODELAY[1]:IODELAY_CHANGE[0]</a>
</td>
<td title="R0.F29.B12">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:MISR_ENABLE_DATA">OLOGIC[0]:MISR_ENABLE_DATA</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B11">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:OFF_REV_ENABLE">OLOGIC[0]:OFF_REV_ENABLE</a>
</td>
<td title="R0.F23.B11">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CE0">IOICLK[1]:MUX.CE0[1]</a>
</td>
<td title="R0.F24.B11">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CE1">IOICLK[1]:MUX.CE1[1]</a>
</td>
<td title="R0.F25.B11">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td title="R0.F27.B11">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:OFF_CE_ENABLE">OLOGIC[0]:OFF_CE_ENABLE</a>
</td>
<td title="R0.F28.B11">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP07">IODELAY[1]:DRP07[3]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:LUMPED_DELAY">IODELAY[1]:LUMPED_DELAY</a>
</td>
<td title="R0.F29.B11">
<a href="#tile-spartan6-IOI_WE-OLOGIC[1]:MISR_RESET">OLOGIC[1]:MISR_RESET</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B10">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:OFF_SR_SYNC">~OLOGIC[0]:OFF_SR_SYNC</a>
</td>
<td title="R0.F23.B10">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CE0">IOICLK[1]:MUX.CE0[2]</a>
</td>
<td title="R0.F24.B10">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.CE1">IOICLK[1]:MUX.CE1[2]</a>
</td>
<td title="R0.F25.B10">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td title="R0.F27.B10">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:OFF_CE_OR_DDR">OLOGIC[0]:OFF_CE_OR_DDR</a>
</td>
<td title="R0.F28.B10">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DELAY_SRC">IODELAY[1]:DELAY_SRC[1]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP06">IODELAY[1]:DRP06[3]</a>
</td>
<td title="R0.F29.B10">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B9">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:OFF_INIT">OLOGIC[0]:OFF_INIT</a>
</td>
<td title="R0.F23.B9">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:DDR_ALIGNMENT">IOICLK[1]:DDR_ALIGNMENT[1]</a>
</td>
<td title="R0.F24.B9">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_MODE">IODELAY[1]:IDELAY_MODE[0]</a>
</td>
<td title="R0.F25.B9">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[3]</a>
</td>
<td title="R0.F26.B9">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]</a>
</td>
<td title="R0.F27.B9">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:OFF_RANK1_CLK_ENABLE">OLOGIC[0]:OFF_RANK1_CLK_ENABLE</a>
</td>
<td title="R0.F28.B9">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP07">IODELAY[1]:DRP07[4]</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:LUMPED_DELAY_SELECT">IODELAY[1]:LUMPED_DELAY_SELECT</a>
</td>
<td title="R0.F29.B9">
<a href="#tile-spartan6-IOI_WE-IODELAY_COMMON:ENFFSCAN_DRP">IODELAY_COMMON:ENFFSCAN_DRP[1]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B8">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:OFF_SRVAL">OLOGIC[0]:OFF_SRVAL</a>
</td>
<td title="R0.F23.B8">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:DDR_ALIGNMENT">IOICLK[1]:DDR_ALIGNMENT[0]</a>
</td>
<td title="R0.F24.B8">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:MODE">IODELAY[1]:MODE[3]</a>
</td>
<td title="R0.F25.B8">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[3]</a>
</td>
<td>-</td>
<td title="R0.F27.B8">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:OFF_RANK2_CLK_ENABLE">OLOGIC[0]:OFF_RANK2_CLK_ENABLE</a>
</td>
<td title="R0.F28.B8">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:IFF_DELAY_ENABLE">~ILOGIC[1]:IFF_DELAY_ENABLE</a>
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DRP06">IODELAY[1]:DRP06[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B7">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TFF_SRVAL">OLOGIC[0]:TFF_SRVAL</a>
</td>
<td title="R0.F23.B7">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:MODE">IODELAY[1]:MODE[2]</a>
</td>
<td title="R0.F24.B7">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:DELAYCHAIN_OSC">IODELAY[1]:DELAYCHAIN_OSC</a>
</td>
<td title="R0.F25.B7">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[4]</a>
</td>
<td>-</td>
<td title="R0.F27.B7">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TFF_RANK2_CLK_ENABLE">OLOGIC[0]:TFF_RANK2_CLK_ENABLE</a>
</td>
<td title="R0.F28.B7">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[7]</a>
</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B6">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TFF_INIT">OLOGIC[0]:TFF_INIT</a>
</td>
<td title="R0.F23.B6">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:I_DELAY_ENABLE">~ILOGIC[1]:I_DELAY_ENABLE</a>
</td>
<td title="R0.F24.B6">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ENABLE.CIN">IODELAY[1]:ENABLE.CIN[1]</a>
</td>
<td title="R0.F25.B6">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[4]</a>
</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TFF_RANK1_CLK_ENABLE">OLOGIC[0]:TFF_RANK1_CLK_ENABLE</a>
</td>
<td title="R0.F28.B6">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[6]</a>
</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B5">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TFF_SR_SYNC">~OLOGIC[0]:TFF_SR_SYNC</a>
</td>
<td title="R0.F23.B5">
<a href="#tile-spartan6-IOI_WE-ILOGIC[1]:TSBYPASS_MUX">ILOGIC[1]:TSBYPASS_MUX[0]</a>
</td>
<td title="R0.F24.B5">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ENABLE.CIN">IODELAY[1]:ENABLE.CIN[0]</a>
</td>
<td title="R0.F25.B5">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td title="R0.F27.B5">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TFF_CE_OR_DDR">OLOGIC[0]:TFF_CE_OR_DDR</a>
</td>
<td title="R0.F28.B5">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B4">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TFF_REV_ENABLE">OLOGIC[0]:TFF_REV_ENABLE</a>
</td>
<td title="R0.F23.B4">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ENABLE.ODATAIN">IODELAY[1]:ENABLE.ODATAIN</a>
</td>
<td title="R0.F24.B4">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.OCE">IOICLK[1]:MUX.OCE[2]</a>
</td>
<td title="R0.F25.B4">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td title="R0.F27.B4">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TFF_CE_ENABLE">OLOGIC[0]:TFF_CE_ENABLE</a>
</td>
<td title="R0.F28.B4">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B3">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TFF_SR_ENABLE">OLOGIC[0]:TFF_SR_ENABLE</a>
</td>
<td title="R0.F23.B3">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.ICE">IOICLK[1]:MUX.ICE[2]</a>
</td>
<td title="R0.F24.B3">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.OCE">IOICLK[1]:MUX.OCE[0]</a>
</td>
<td title="R0.F25.B3">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td title="R0.F27.B3">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TRAIN_PATTERN">OLOGIC[0]:TRAIN_PATTERN[3]</a>
</td>
<td title="R0.F28.B3">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[3]</a>
</td>
<td title="R0.F29.B3">
<a href="#tile-spartan6-IOI_WE-IODELAY[0]:MUX.IOCLK">IODELAY[0]:MUX.IOCLK[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B2">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TFF_LATCH">OLOGIC[0]:TFF_LATCH</a>
</td>
<td title="R0.F23.B2">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.ICE">IOICLK[1]:MUX.ICE[0]</a>
</td>
<td title="R0.F24.B2">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.OCE">IOICLK[1]:MUX.OCE[1]</a>
</td>
<td title="R0.F25.B2">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td title="R0.F27.B2">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:MUX.T">OLOGIC[0]:MUX.T[0]</a>
</td>
<td title="R0.F28.B2">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[2]</a>
</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B1">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:MUX.SR">OLOGIC[0]:MUX.SR[0]</a>
</td>
<td title="R0.F23.B1">
<a href="#tile-spartan6-IOI_WE-IOICLK[1]:MUX.ICE">IOICLK[1]:MUX.ICE[1]</a>
</td>
<td>-</td>
<td title="R0.F25.B1">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[7]</a>
</td>
<td>-</td>
<td title="R0.F27.B1">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:TFF_RANK1_BYPASS">OLOGIC[0]:TFF_RANK1_BYPASS</a>
</td>
<td title="R0.F28.B1">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[1]</a>
</td>
<td title="R0.F29.B1">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:MUX.IOCLK">IODELAY[1]:MUX.IOCLK[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B0">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:MUX.REV">OLOGIC[0]:MUX.REV[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F25.B0">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[7]</a>
</td>
<td title="R0.F26.B0">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:TEST_PCOUNTER">IODELAY[1]:TEST_PCOUNTER</a>
</td>
<td title="R0.F27.B0">
<a href="#tile-spartan6-IOI_WE-OLOGIC[0]:OUTPUT_MODE">OLOGIC[0]:OUTPUT_MODE[0]</a>
</td>
<td title="R0.F28.B0">
<a href="#tile-spartan6-IOI_WE-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[0]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</th>
<th>0.F29.B22</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:CASCADE_ENABLE">ILOGIC[0]:CASCADE_ENABLE</th>
<th>0.F22.B34</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:DDR">ILOGIC[0]:DDR</th>
<th>0.F22.B40</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:ENABLE">ILOGIC[0]:ENABLE</th>
<th>0.F29.B32</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:ENABLE.IOCE">ILOGIC[0]:ENABLE.IOCE</th>
<th>0.F29.B26</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:IFF_INIT">ILOGIC[0]:IFF_INIT</th>
<th>0.F22.B38</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:IFF_LATCH">ILOGIC[0]:IFF_LATCH</th>
<th>0.F22.B33</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:IFF_REV_USED">ILOGIC[0]:IFF_REV_USED</th>
<th>0.F22.B35</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:IFF_SRVAL">ILOGIC[0]:IFF_SRVAL</th>
<th>0.F22.B37</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</th>
<th>0.F22.B39</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:ROW1_CLK_ENABLE">ILOGIC[0]:ROW1_CLK_ENABLE</th>
<th>0.F22.B45</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:ROW2_CLK_ENABLE">ILOGIC[0]:ROW2_CLK_ENABLE</th>
<th>0.F22.B44</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:ROW3_CLK_ENABLE">ILOGIC[0]:ROW3_CLK_ENABLE</th>
<th>0.F22.B46</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:ROW4_CLK_ENABLE">ILOGIC[0]:ROW4_CLK_ENABLE</th>
<th>0.F22.B47</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:BITSLIP_ENABLE">ILOGIC[1]:BITSLIP_ENABLE</th>
<th>0.F29.B17</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:CASCADE_ENABLE">ILOGIC[1]:CASCADE_ENABLE</th>
<th>0.F29.B16</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:DDR">ILOGIC[1]:DDR</th>
<th>0.F22.B60</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:ENABLE">ILOGIC[1]:ENABLE</th>
<th>0.F29.B35</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:ENABLE.IOCE">ILOGIC[1]:ENABLE.IOCE</th>
<th>0.F29.B24</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:IFF_INIT">ILOGIC[1]:IFF_INIT</th>
<th>0.F22.B41</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:IFF_LATCH">ILOGIC[1]:IFF_LATCH</th>
<th>0.F22.B63</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:IFF_REV_USED">ILOGIC[1]:IFF_REV_USED</th>
<th>0.F22.B59</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:IFF_SRVAL">ILOGIC[1]:IFF_SRVAL</th>
<th>0.F22.B55</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:IFF_SR_USED">ILOGIC[1]:IFF_SR_USED</th>
<th>0.F22.B42</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:ROW1_CLK_ENABLE">ILOGIC[1]:ROW1_CLK_ENABLE</th>
<th>0.F22.B50</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:ROW2_CLK_ENABLE">ILOGIC[1]:ROW2_CLK_ENABLE</th>
<th>0.F22.B51</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:ROW3_CLK_ENABLE">ILOGIC[1]:ROW3_CLK_ENABLE</th>
<th>0.F22.B49</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:ROW4_CLK_ENABLE">ILOGIC[1]:ROW4_CLK_ENABLE</th>
<th>0.F22.B48</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:DELAYCHAIN_OSC">IODELAY[0]:DELAYCHAIN_OSC</th>
<th>0.F24.B56</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:DIFF_PHASE_DETECTOR">IODELAY[0]:DIFF_PHASE_DETECTOR</th>
<th>0.F26.B55</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:ENABLE.ODATAIN">IODELAY[0]:ENABLE.ODATAIN</th>
<th>0.F23.B59</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_FIXED">IODELAY[0]:IDELAY_FIXED</th>
<th>0.F22.B52</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_FROM_HALF_MAX">IODELAY[0]:IDELAY_FROM_HALF_MAX</th>
<th>0.F28.B44</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:LUMPED_DELAY">IODELAY[0]:LUMPED_DELAY</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:LUMPED_DELAY_SELECT">IODELAY[0]:LUMPED_DELAY_SELECT</th>
<th>0.F28.B54</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:PLUS1">IODELAY[0]:PLUS1</th>
<th>0.F28.B45</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:TEST_GLITCH_FILTER">IODELAY[0]:TEST_GLITCH_FILTER</th>
<th>0.F23.B45</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:TEST_NCOUNTER">IODELAY[0]:TEST_NCOUNTER</th>
<th>0.F26.B51</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:TEST_PCOUNTER">IODELAY[0]:TEST_PCOUNTER</th>
<th>0.F26.B49</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:DELAYCHAIN_OSC">IODELAY[1]:DELAYCHAIN_OSC</th>
<th>0.F24.B7</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:DIFF_PHASE_DETECTOR">IODELAY[1]:DIFF_PHASE_DETECTOR</th>
<th>0.F26.B20</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:ENABLE.ODATAIN">IODELAY[1]:ENABLE.ODATAIN</th>
<th>0.F23.B4</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_FIXED">IODELAY[1]:IDELAY_FIXED</th>
<th>0.F22.B16</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_FROM_HALF_MAX">IODELAY[1]:IDELAY_FROM_HALF_MAX</th>
<th>0.F28.B19</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:LUMPED_DELAY">IODELAY[1]:LUMPED_DELAY</th>
<th>0.F28.B11</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:LUMPED_DELAY_SELECT">IODELAY[1]:LUMPED_DELAY_SELECT</th>
<th>0.F28.B9</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:TEST_GLITCH_FILTER">IODELAY[1]:TEST_GLITCH_FILTER</th>
<th>0.F23.B18</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:TEST_NCOUNTER">IODELAY[1]:TEST_NCOUNTER</th>
<th>0.F26.B12</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:TEST_PCOUNTER">IODELAY[1]:TEST_PCOUNTER</th>
<th>0.F26.B0</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY_COMMON:DIFF_PHASE_DETECTOR">IODELAY_COMMON:DIFF_PHASE_DETECTOR</th>
<th>0.F27.B63</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY_COMMON:DRP_ENABLE">IODELAY_COMMON:DRP_ENABLE</th>
<th>0.F26.B28</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY_COMMON:DRP_FROM_MCB">IODELAY_COMMON:DRP_FROM_MCB</th>
<th>0.F26.B46</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOI:MEM_PLL_DIV_EN">IOI:MEM_PLL_DIV_EN</th>
<th>0.F26.B57</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:INV.CLK0">IOICLK[0]:INV.CLK0</th>
<th>0.F23.B38</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:INV.CLK1">IOICLK[0]:INV.CLK1</th>
<th>0.F24.B38</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:INV.CLK2">IOICLK[0]:INV.CLK2</th>
<th>0.F23.B39</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:INV.CLK0">IOICLK[1]:INV.CLK0</th>
<th>0.F23.B25</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:INV.CLK1">IOICLK[1]:INV.CLK1</th>
<th>0.F24.B25</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:INV.CLK2">IOICLK[1]:INV.CLK2</th>
<th>0.F23.B24</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:CASCADE_ENABLE">OLOGIC[0]:CASCADE_ENABLE</th>
<th>0.F29.B46</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:DDR_OPPOSITE_EDGE">OLOGIC[0]:DDR_OPPOSITE_EDGE</th>
<th>0.F27.B14</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:ENABLE">OLOGIC[0]:ENABLE</th>
<th>0.F29.B28</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:ENABLE.IOCE">OLOGIC[0]:ENABLE.IOCE</th>
<th>0.F29.B27</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:MISR_ENABLE_CLK">OLOGIC[0]:MISR_ENABLE_CLK</th>
<th>0.F29.B13</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:MISR_ENABLE_DATA">OLOGIC[0]:MISR_ENABLE_DATA</th>
<th>0.F29.B12</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</th>
<th>0.F29.B10</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:OFF_CE_ENABLE">OLOGIC[0]:OFF_CE_ENABLE</th>
<th>0.F27.B11</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:OFF_CE_OR_DDR">OLOGIC[0]:OFF_CE_OR_DDR</th>
<th>0.F27.B10</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:OFF_INIT">OLOGIC[0]:OFF_INIT</th>
<th>0.F22.B9</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:OFF_LATCH">OLOGIC[0]:OFF_LATCH</th>
<th>0.F22.B13</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:OFF_RANK1_BYPASS">OLOGIC[0]:OFF_RANK1_BYPASS</th>
<th>0.F27.B15</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:OFF_RANK1_CLK_ENABLE">OLOGIC[0]:OFF_RANK1_CLK_ENABLE</th>
<th>0.F27.B9</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:OFF_RANK2_CLK_ENABLE">OLOGIC[0]:OFF_RANK2_CLK_ENABLE</th>
<th>0.F27.B8</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:OFF_REV_ENABLE">OLOGIC[0]:OFF_REV_ENABLE</th>
<th>0.F22.B11</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:OFF_SRVAL">OLOGIC[0]:OFF_SRVAL</th>
<th>0.F22.B8</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:OFF_SR_ENABLE">OLOGIC[0]:OFF_SR_ENABLE</th>
<th>0.F22.B12</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:TFF_CE_ENABLE">OLOGIC[0]:TFF_CE_ENABLE</th>
<th>0.F27.B4</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:TFF_CE_OR_DDR">OLOGIC[0]:TFF_CE_OR_DDR</th>
<th>0.F27.B5</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:TFF_INIT">OLOGIC[0]:TFF_INIT</th>
<th>0.F22.B6</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:TFF_LATCH">OLOGIC[0]:TFF_LATCH</th>
<th>0.F22.B2</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:TFF_RANK1_BYPASS">OLOGIC[0]:TFF_RANK1_BYPASS</th>
<th>0.F27.B1</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:TFF_RANK1_CLK_ENABLE">OLOGIC[0]:TFF_RANK1_CLK_ENABLE</th>
<th>0.F27.B6</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:TFF_RANK2_CLK_ENABLE">OLOGIC[0]:TFF_RANK2_CLK_ENABLE</th>
<th>0.F27.B7</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:TFF_REV_ENABLE">OLOGIC[0]:TFF_REV_ENABLE</th>
<th>0.F22.B4</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:TFF_SRVAL">OLOGIC[0]:TFF_SRVAL</th>
<th>0.F22.B7</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:TFF_SR_ENABLE">OLOGIC[0]:TFF_SR_ENABLE</th>
<th>0.F22.B3</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:CASCADE_ENABLE">OLOGIC[1]:CASCADE_ENABLE</th>
<th>0.F22.B30</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:DDR_OPPOSITE_EDGE">OLOGIC[1]:DDR_OPPOSITE_EDGE</th>
<th>0.F27.B29</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:ENABLE">OLOGIC[1]:ENABLE</th>
<th>0.F29.B31</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:ENABLE.IOCE">OLOGIC[1]:ENABLE.IOCE</th>
<th>0.F29.B25</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:MISR_ENABLE_CLK">OLOGIC[1]:MISR_ENABLE_CLK</th>
<th>0.F29.B14</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:MISR_ENABLE_DATA">OLOGIC[1]:MISR_ENABLE_DATA</th>
<th>0.F29.B15</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:MISR_RESET">OLOGIC[1]:MISR_RESET</th>
<th>0.F29.B11</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:OFF_CE_ENABLE">OLOGIC[1]:OFF_CE_ENABLE</th>
<th>0.F27.B27</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:OFF_CE_OR_DDR">OLOGIC[1]:OFF_CE_OR_DDR</th>
<th>0.F27.B26</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:OFF_INIT">OLOGIC[1]:OFF_INIT</th>
<th>0.F22.B25</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:OFF_LATCH">OLOGIC[1]:OFF_LATCH</th>
<th>0.F22.B29</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:OFF_RANK1_BYPASS">OLOGIC[1]:OFF_RANK1_BYPASS</th>
<th>0.F27.B34</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:OFF_RANK1_CLK_ENABLE">OLOGIC[1]:OFF_RANK1_CLK_ENABLE</th>
<th>0.F27.B25</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:OFF_RANK2_CLK_ENABLE">OLOGIC[1]:OFF_RANK2_CLK_ENABLE</th>
<th>0.F27.B24</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:OFF_REV_ENABLE">OLOGIC[1]:OFF_REV_ENABLE</th>
<th>0.F22.B27</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:OFF_SRVAL">OLOGIC[1]:OFF_SRVAL</th>
<th>0.F22.B24</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:OFF_SR_ENABLE">OLOGIC[1]:OFF_SR_ENABLE</th>
<th>0.F22.B28</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:TFF_CE_ENABLE">OLOGIC[1]:TFF_CE_ENABLE</th>
<th>0.F27.B20</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:TFF_CE_OR_DDR">OLOGIC[1]:TFF_CE_OR_DDR</th>
<th>0.F27.B21</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:TFF_INIT">OLOGIC[1]:TFF_INIT</th>
<th>0.F22.B22</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:TFF_LATCH">OLOGIC[1]:TFF_LATCH</th>
<th>0.F22.B18</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:TFF_RANK1_BYPASS">OLOGIC[1]:TFF_RANK1_BYPASS</th>
<th>0.F27.B19</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:TFF_RANK1_CLK_ENABLE">OLOGIC[1]:TFF_RANK1_CLK_ENABLE</th>
<th>0.F27.B22</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:TFF_RANK2_CLK_ENABLE">OLOGIC[1]:TFF_RANK2_CLK_ENABLE</th>
<th>0.F27.B23</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:TFF_REV_ENABLE">OLOGIC[1]:TFF_REV_ENABLE</th>
<th>0.F22.B20</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:TFF_SRVAL">OLOGIC[1]:TFF_SRVAL</th>
<th>0.F22.B23</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:TFF_SR_ENABLE">OLOGIC[1]:TFF_SR_ENABLE</th>
<th>0.F22.B19</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:DATA_WIDTH_RELOAD">ILOGIC[0]:DATA_WIDTH_RELOAD</th>
<th>0.F27.B39</th>
<th>0.F27.B38</th>
</tr>

</thead>

<tbody>
<tr><td>4</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:DATA_WIDTH_START">ILOGIC[0]:DATA_WIDTH_START</th>
<th>0.F29.B23</th>
<th>0.F29.B21</th>
</tr>

</thead>

<tbody>
<tr><td>2</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:IFF_CE_ENABLE">ILOGIC[0]:IFF_CE_ENABLE</th>
<th>0.F22.B31</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</th>
<th>0.F28.B55</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:IFF_SR_SYNC">ILOGIC[0]:IFF_SR_SYNC</th>
<th>0.F22.B32</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</th>
<th>0.F23.B57</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:IFF_CE_ENABLE">ILOGIC[1]:IFF_CE_ENABLE</th>
<th>0.F22.B57</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:IFF_DELAY_ENABLE">ILOGIC[1]:IFF_DELAY_ENABLE</th>
<th>0.F28.B8</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:IFF_SR_SYNC">ILOGIC[1]:IFF_SR_SYNC</th>
<th>0.F22.B62</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:I_DELAY_ENABLE">ILOGIC[1]:I_DELAY_ENABLE</th>
<th>0.F23.B6</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</th>
<th>0.F22.B10</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</th>
<th>0.F22.B5</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:OFF_SR_SYNC">OLOGIC[1]:OFF_SR_SYNC</th>
<th>0.F22.B26</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:TFF_SR_SYNC">OLOGIC[1]:TFF_SR_SYNC</th>
<th>0.F22.B21</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:MUX.CLK">ILOGIC[0]:MUX.CLK</th>
<th>0.F29.B41</th>
<th>0.F29.B40</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:MUX.CLK">ILOGIC[1]:MUX.CLK</th>
<th>0.F29.B43</th>
<th>0.F29.B42</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ICLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>ICLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:MUX.D">ILOGIC[0]:MUX.D</th>
<th>0.F24.B43</th>
<th>0.F24.B42</th>
</tr>

</thead>

<tbody>
<tr><td>IOB_I</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OTHER_IOB_I</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:MUX.Q1">ILOGIC[0]:MUX.Q1</th>
<th>0.F27.B46</th>
<th>0.F27.B47</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:MUX.Q2">ILOGIC[0]:MUX.Q2</th>
<th>0.F27.B45</th>
<th>0.F27.B44</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:MUX.Q3">ILOGIC[0]:MUX.Q3</th>
<th>0.F27.B42</th>
<th>0.F27.B43</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:MUX.Q4">ILOGIC[0]:MUX.Q4</th>
<th>0.F27.B41</th>
<th>0.F27.B40</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:MUX.Q1">ILOGIC[1]:MUX.Q1</th>
<th>0.F27.B49</th>
<th>0.F27.B48</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:MUX.Q2">ILOGIC[1]:MUX.Q2</th>
<th>0.F27.B50</th>
<th>0.F27.B51</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:MUX.Q3">ILOGIC[1]:MUX.Q3</th>
<th>0.F27.B53</th>
<th>0.F27.B52</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:MUX.Q4">ILOGIC[1]:MUX.Q4</th>
<th>0.F27.B54</th>
<th>0.F27.B55</th>
</tr>

</thead>

<tbody>
<tr><td>SHIFT_REGISTER</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NETWORKING_PIPELINED</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>RETIMED</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:MUX.SR">ILOGIC[0]:MUX.SR</th>
<th>0.F22.B36</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:MUX.SR">ILOGIC[1]:MUX.SR</th>
<th>0.F22.B58</th>
</tr>

</thead>

<tbody>
<tr><td>OLOGIC_SR</td>
<td>0</td>
</tr>

<tr><td>INT</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX</th>
<th>0.F23.B58</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:TSBYPASS_MUX">ILOGIC[1]:TSBYPASS_MUX</th>
<th>0.F23.B5</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>T</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:DATA_WIDTH_RELOAD">ILOGIC[1]:DATA_WIDTH_RELOAD</th>
<th>0.F27.B37</th>
<th>0.F27.B36</th>
<th>0.F27.B18</th>
</tr>

</thead>

<tbody>
<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-ILOGIC[1]:DATA_WIDTH_START">ILOGIC[1]:DATA_WIDTH_START</th>
<th>0.F29.B18</th>
<th>0.F29.B19</th>
<th>0.F29.B20</th>
</tr>

</thead>

<tbody>
<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX</th>
<th>0.F28.B56</th>
<th>0.F28.B57</th>
<th>0.F28.B58</th>
<th>0.F28.B59</th>
<th>0.F28.B60</th>
<th>0.F28.B61</th>
<th>0.F28.B62</th>
<th>0.F28.B63</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:DRP06">IODELAY[0]:DRP06</th>
<th>0.F28.B43</th>
<th>0.F28.B41</th>
<th>0.F28.B49</th>
<th>0.F28.B55</th>
<th>0.F28.B53</th>
<th>0.F28.B50</th>
<th>0.F28.B47</th>
<th>0.F28.B45</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:DRP07">IODELAY[0]:DRP07</th>
<th>0.F28.B42</th>
<th>0.F28.B40</th>
<th>0.F28.B48</th>
<th>0.F28.B54</th>
<th>0.F28.B52</th>
<th>0.F28.B51</th>
<th>0.F28.B46</th>
<th>0.F28.B44</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N</th>
<th>0.F25.B62</th>
<th>0.F25.B60</th>
<th>0.F25.B58</th>
<th>0.F25.B56</th>
<th>0.F25.B55</th>
<th>0.F25.B53</th>
<th>0.F25.B51</th>
<th>0.F25.B49</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P</th>
<th>0.F25.B33</th>
<th>0.F25.B35</th>
<th>0.F25.B37</th>
<th>0.F25.B39</th>
<th>0.F25.B40</th>
<th>0.F25.B42</th>
<th>0.F25.B44</th>
<th>0.F25.B46</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N</th>
<th>0.F25.B63</th>
<th>0.F25.B61</th>
<th>0.F25.B59</th>
<th>0.F25.B57</th>
<th>0.F25.B54</th>
<th>0.F25.B52</th>
<th>0.F25.B50</th>
<th>0.F25.B48</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P</th>
<th>0.F25.B32</th>
<th>0.F25.B34</th>
<th>0.F25.B36</th>
<th>0.F25.B38</th>
<th>0.F25.B41</th>
<th>0.F25.B43</th>
<th>0.F25.B45</th>
<th>0.F25.B47</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX</th>
<th>0.F28.B7</th>
<th>0.F28.B6</th>
<th>0.F28.B5</th>
<th>0.F28.B4</th>
<th>0.F28.B3</th>
<th>0.F28.B2</th>
<th>0.F28.B1</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:DRP06">IODELAY[1]:DRP06</th>
<th>0.F28.B20</th>
<th>0.F28.B22</th>
<th>0.F28.B14</th>
<th>0.F28.B8</th>
<th>0.F28.B10</th>
<th>0.F28.B13</th>
<th>0.F28.B16</th>
<th>0.F28.B18</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:DRP07">IODELAY[1]:DRP07</th>
<th>0.F28.B21</th>
<th>0.F28.B23</th>
<th>0.F28.B15</th>
<th>0.F28.B9</th>
<th>0.F28.B11</th>
<th>0.F28.B12</th>
<th>0.F28.B17</th>
<th>0.F28.B19</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N</th>
<th>0.F25.B1</th>
<th>0.F25.B3</th>
<th>0.F25.B5</th>
<th>0.F25.B7</th>
<th>0.F25.B8</th>
<th>0.F25.B10</th>
<th>0.F25.B12</th>
<th>0.F25.B14</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P</th>
<th>0.F25.B30</th>
<th>0.F25.B28</th>
<th>0.F25.B26</th>
<th>0.F25.B24</th>
<th>0.F25.B23</th>
<th>0.F25.B21</th>
<th>0.F25.B19</th>
<th>0.F25.B17</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N</th>
<th>0.F25.B0</th>
<th>0.F25.B2</th>
<th>0.F25.B4</th>
<th>0.F25.B6</th>
<th>0.F25.B9</th>
<th>0.F25.B11</th>
<th>0.F25.B13</th>
<th>0.F25.B15</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P</th>
<th>0.F25.B31</th>
<th>0.F25.B29</th>
<th>0.F25.B27</th>
<th>0.F25.B25</th>
<th>0.F25.B22</th>
<th>0.F25.B20</th>
<th>0.F25.B18</th>
<th>0.F25.B16</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:COUNTER_WRAPAROUND">IODELAY[0]:COUNTER_WRAPAROUND</th>
<th>0.F28.B46</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:COUNTER_WRAPAROUND">IODELAY[1]:COUNTER_WRAPAROUND</th>
<th>0.F28.B17</th>
</tr>

</thead>

<tbody>
<tr><td>WRAPAROUND</td>
<td>0</td>
</tr>

<tr><td>STAY_AT_LIMIT</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB</th>
<th>0.F26.B54</th>
<th>0.F26.B44</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB</th>
<th>0.F26.B19</th>
<th>0.F26.B9</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:EVENT_SEL">IODELAY[1]:EVENT_SEL</th>
<th>0.F28.B16</th>
<th>0.F28.B18</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY_COMMON:ENFFSCAN_DRP">IODELAY_COMMON:ENFFSCAN_DRP</th>
<th>0.F29.B9</th>
<th>0.F26.B43</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:DDR_ENABLE">IOICLK[0]:DDR_ENABLE</th>
<th>0.F23.B41</th>
<th>0.F23.B40</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:DDR_ENABLE">IOICLK[1]:DDR_ENABLE</th>
<th>0.F23.B23</th>
<th>0.F23.B22</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:DELAY_SRC">IODELAY[0]:DELAY_SRC</th>
<th>0.F28.B53</th>
<th>0.F28.B50</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:DELAY_SRC">IODELAY[1]:DELAY_SRC</th>
<th>0.F28.B10</th>
<th>0.F28.B13</th>
</tr>

</thead>

<tbody>
<tr><td>IO</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ODATAIN</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IDATAIN</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:DRP_ADDR">IODELAY[0]:DRP_ADDR</th>
<th>0.F28.B32</th>
<th>0.F28.B36</th>
<th>0.F28.B37</th>
<th>0.F28.B38</th>
<th>0.F28.B39</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:DRP_ADDR">IODELAY[1]:DRP_ADDR</th>
<th>0.F28.B31</th>
<th>0.F28.B27</th>
<th>0.F28.B26</th>
<th>0.F28.B25</th>
<th>0.F28.B24</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:ENABLE.CIN">IODELAY[0]:ENABLE.CIN</th>
<th>0.F24.B58</th>
<th>0.F24.B57</th>
<th>0.F24.B41</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:ENABLE.CIN">IODELAY[1]:ENABLE.CIN</th>
<th>0.F24.B22</th>
<th>0.F24.B6</th>
<th>0.F24.B5</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:IDELAY_MODE">IODELAY[0]:IDELAY_MODE</th>
<th>0.F24.B54</th>
<th>0.F24.B44</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:IDELAY_MODE">IODELAY[1]:IDELAY_MODE</th>
<th>0.F24.B19</th>
<th>0.F24.B9</th>
</tr>

</thead>

<tbody>
<tr><td>NORMAL</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:IODELAY_CHANGE">IODELAY[0]:IODELAY_CHANGE</th>
<th>0.F28.B51</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:IODELAY_CHANGE">IODELAY[1]:IODELAY_CHANGE</th>
<th>0.F28.B12</th>
</tr>

</thead>

<tbody>
<tr><td>CHANGE_ON_CLOCK</td>
<td>0</td>
</tr>

<tr><td>CHANGE_ON_DATA</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:MODE">IODELAY[0]:MODE</th>
<th>0.F24.B55</th>
<th>0.F23.B56</th>
<th>0.F23.B44</th>
<th>0.F23.B42</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:MODE">IODELAY[1]:MODE</th>
<th>0.F24.B8</th>
<th>0.F23.B7</th>
<th>0.F23.B21</th>
<th>0.F23.B19</th>
</tr>

</thead>

<tbody>
<tr><td>IODRP2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IODELAY2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>IODRP2_MCB</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IODELAY[0]:MUX.IOCLK">IODELAY[0]:MUX.IOCLK</th>
<th>0.F29.B3</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IODELAY[1]:MUX.IOCLK">IODELAY[1]:MUX.IOCLK</th>
<th>0.F29.B1</th>
</tr>

</thead>

<tbody>
<tr><td>ILOGIC_CLK</td>
<td>0</td>
</tr>

<tr><td>OLOGIC_CLK</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS</th>
<th>0.F26.B47</th>
<th>0.F26.B39</th>
<th>0.F26.B26</th>
<th>0.F26.B24</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:TRAIN_PATTERN">OLOGIC[0]:TRAIN_PATTERN</th>
<th>0.F27.B3</th>
<th>0.F27.B13</th>
<th>0.F27.B17</th>
<th>0.F27.B16</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:TRAIN_PATTERN">OLOGIC[1]:TRAIN_PATTERN</th>
<th>0.F27.B30</th>
<th>0.F27.B31</th>
<th>0.F27.B32</th>
<th>0.F27.B33</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IOI:MEM_PLL_POL_SEL">IOI:MEM_PLL_POL_SEL</th>
<th>0.F26.B56</th>
</tr>

</thead>

<tbody>
<tr><td>INVERTED</td>
<td>0</td>
</tr>

<tr><td>NOTINVERTED</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:DDR_ALIGNMENT">IOICLK[0]:DDR_ALIGNMENT</th>
<th>0.F23.B54</th>
<th>0.F23.B55</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:DDR_ALIGNMENT">IOICLK[1]:DDR_ALIGNMENT</th>
<th>0.F23.B9</th>
<th>0.F23.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:MUX.CE0">IOICLK[0]:MUX.CE0</th>
<th>0.F23.B53</th>
<th>0.F23.B52</th>
<th>0.F23.B50</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:MUX.CE0">IOICLK[1]:MUX.CE0</th>
<th>0.F23.B10</th>
<th>0.F23.B11</th>
<th>0.F23.B13</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCE0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCE2</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCE0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:MUX.CE1">IOICLK[0]:MUX.CE1</th>
<th>0.F24.B53</th>
<th>0.F24.B52</th>
<th>0.F24.B51</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:MUX.CE1">IOICLK[1]:MUX.CE1</th>
<th>0.F24.B10</th>
<th>0.F24.B11</th>
<th>0.F24.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCE1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCE3</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCE1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK0">IOICLK[0]:MUX.CLK0</th>
<th>0.F23.B37</th>
<th>0.F23.B35</th>
<th>0.F23.B36</th>
<th>0.F23.B32</th>
<th>0.F23.B33</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK0">IOICLK[1]:MUX.CLK0</th>
<th>0.F23.B26</th>
<th>0.F23.B28</th>
<th>0.F23.B27</th>
<th>0.F23.B31</th>
<th>0.F23.B30</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK1">IOICLK[0]:MUX.CLK1</th>
<th>0.F24.B35</th>
<th>0.F24.B37</th>
<th>0.F24.B36</th>
<th>0.F24.B32</th>
<th>0.F24.B33</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK1">IOICLK[1]:MUX.CLK1</th>
<th>0.F24.B28</th>
<th>0.F24.B26</th>
<th>0.F24.B27</th>
<th>0.F24.B31</th>
<th>0.F24.B30</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:MUX.CLK2">IOICLK[0]:MUX.CLK2</th>
<th>0.F24.B40</th>
<th>0.F24.B39</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:MUX.CLK2">IOICLK[1]:MUX.CLK2</th>
<th>0.F24.B23</th>
<th>0.F24.B24</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PLLCLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PLLCLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:MUX.ICE">IOICLK[0]:MUX.ICE</th>
<th>0.F23.B60</th>
<th>0.F23.B62</th>
<th>0.F23.B61</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:MUX.OCE">IOICLK[0]:MUX.OCE</th>
<th>0.F24.B59</th>
<th>0.F24.B61</th>
<th>0.F24.B60</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:MUX.ICE">IOICLK[1]:MUX.ICE</th>
<th>0.F23.B3</th>
<th>0.F23.B1</th>
<th>0.F23.B2</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:MUX.OCE">IOICLK[1]:MUX.OCE</th>
<th>0.F24.B4</th>
<th>0.F24.B2</th>
<th>0.F24.B3</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CE0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CE1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:MUX.ICLK">IOICLK[0]:MUX.ICLK</th>
<th>0.F23.B48</th>
<th>0.F23.B49</th>
<th>0.F24.B46</th>
<th>0.F24.B47</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[0]:MUX.OCLK">IOICLK[0]:MUX.OCLK</th>
<th>0.F24.B49</th>
<th>0.F24.B50</th>
<th>0.F24.B45</th>
<th>0.F24.B48</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:MUX.ICLK">IOICLK[1]:MUX.ICLK</th>
<th>0.F23.B15</th>
<th>0.F23.B14</th>
<th>0.F24.B17</th>
<th>0.F24.B16</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-IOICLK[1]:MUX.OCLK">IOICLK[1]:MUX.OCLK</th>
<th>0.F24.B14</th>
<th>0.F24.B13</th>
<th>0.F24.B18</th>
<th>0.F24.B15</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:MUX.CLK">OLOGIC[0]:MUX.CLK</th>
<th>0.F29.B37</th>
<th>0.F29.B36</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:MUX.CLK">OLOGIC[1]:MUX.CLK</th>
<th>0.F29.B39</th>
<th>0.F29.B38</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OCLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OCLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:MUX.D">OLOGIC[0]:MUX.D</th>
<th>0.F27.B12</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:MUX.T">OLOGIC[0]:MUX.T</th>
<th>0.F27.B2</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:MUX.D">OLOGIC[1]:MUX.D</th>
<th>0.F27.B35</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:MUX.T">OLOGIC[1]:MUX.T</th>
<th>0.F27.B28</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
</tr>

<tr><td>MCB</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:MUX.OCE">OLOGIC[0]:MUX.OCE</th>
<th>0.F28.B43</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:MUX.OCE">OLOGIC[1]:MUX.OCE</th>
<th>0.F28.B20</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
</tr>

<tr><td>PCI_CE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:MUX.REV">OLOGIC[0]:MUX.REV</th>
<th>0.F22.B0</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:MUX.SR">OLOGIC[0]:MUX.SR</th>
<th>0.F22.B1</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:MUX.REV">OLOGIC[1]:MUX.REV</th>
<th>0.F22.B14</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:MUX.SR">OLOGIC[1]:MUX.SR</th>
<th>0.F22.B15</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>INT</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:MUX.TRAIN">OLOGIC[0]:MUX.TRAIN</th>
<th>0.F29.B47</th>
<th>0.F29.B45</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:MUX.TRAIN">OLOGIC[1]:MUX.TRAIN</th>
<th>0.F29.B48</th>
<th>0.F29.B44</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>INT</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MCB</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX</th>
<th>0.F28.B49</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX</th>
<th>0.F28.B14</th>
</tr>

</thead>

<tbody>
<tr><td>OUTFF</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:OUTPUT_MODE">OLOGIC[0]:OUTPUT_MODE</th>
<th>0.F27.B0</th>
</tr>

</thead>

<tbody>
<tr><td>SINGLE_ENDED</td>
<td>0</td>
</tr>

<tr><td>DIFFERENTIAL</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_WE-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX</th>
<th>0.F28.B41</th>
</tr>

<tr><th id="tile-spartan6-IOI_WE-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX</th>
<th>0.F28.B22</th>
</tr>

</thead>

<tbody>
<tr><td>TFF</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-ioi_sn"><a class="header" href="#tile-ioi_sn">Tile IOI_SN</a></h2>
<p>Cells: 1</p>
<h3 id="bel-ilogic0-1"><a class="header" href="#bel-ilogic0-1">Bel ILOGIC[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_SN bel ILOGIC[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX_LOGICIN[19]</td></tr>

<tr><td>CE0</td><td>input</td><td>IMUX_LOGICIN[62]</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX_CLK[1]</td></tr>

<tr><td>FABRICOUT</td><td>output</td><td>OUT_TMIN[7]</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT_TMIN[8]</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT_TMIN[9]</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT_TMIN[10]</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT_TMIN[11]</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX_LOGICIN[59]</td></tr>

<tr><td>SR_INT</td><td>input</td><td>IMUX_LOGICIN[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ilogic1-1"><a class="header" href="#bel-ilogic1-1">Bel ILOGIC[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_SN bel ILOGIC[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BITSLIP</td><td>input</td><td>IMUX_LOGICIN[57]</td></tr>

<tr><td>CE0</td><td>input</td><td>IMUX_LOGICIN[38]</td></tr>

<tr><td>CLKDIV</td><td>input</td><td>IMUX_CLK[0]</td></tr>

<tr><td>FABRICOUT</td><td>output</td><td>OUT_TMIN[0]</td></tr>

<tr><td>INCDEC</td><td>output</td><td>OUT_TMIN[5]</td></tr>

<tr><td>Q1</td><td>output</td><td>OUT_TMIN[1]</td></tr>

<tr><td>Q2</td><td>output</td><td>OUT_TMIN[2]</td></tr>

<tr><td>Q3</td><td>output</td><td>OUT_TMIN[3]</td></tr>

<tr><td>Q4</td><td>output</td><td>OUT_TMIN[4]</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX_LOGICIN[37]</td></tr>

<tr><td>SR_INT</td><td>input</td><td>IMUX_LOGICIN[36]</td></tr>

<tr><td>VALID</td><td>output</td><td>OUT_TMIN[6]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic0-1"><a class="header" href="#bel-ologic0-1">Bel OLOGIC[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_SN bel OLOGIC[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>input</td><td>IMUX_CLK[1]</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX_LOGICIN[15]</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX_LOGICIN[16]</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX_LOGICIN[17]</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX_LOGICIN[48]</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX_LOGICIN[39]</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX_LOGICIN[14]</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX_SR[1]</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX_LOGICIN[45]</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX_LOGICIN[42]</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX_LOGICIN[12]</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX_LOGICIN[54]</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX_LOGICIN[9]</td></tr>

<tr><td>TRAIN</td><td>input</td><td>IMUX_LOGICIN[28]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ologic1-1"><a class="header" href="#bel-ologic1-1">Bel OLOGIC[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_SN bel OLOGIC[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKDIV</td><td>input</td><td>IMUX_CLK[0]</td></tr>

<tr><td>D1</td><td>input</td><td>IMUX_LOGICIN[31]</td></tr>

<tr><td>D2</td><td>input</td><td>IMUX_LOGICIN[32]</td></tr>

<tr><td>D3</td><td>input</td><td>IMUX_LOGICIN[44]</td></tr>

<tr><td>D4</td><td>input</td><td>IMUX_LOGICIN[34]</td></tr>

<tr><td>OCE</td><td>input</td><td>IMUX_LOGICIN[30]</td></tr>

<tr><td>REV</td><td>input</td><td>IMUX_LOGICIN[29]</td></tr>

<tr><td>SR</td><td>input</td><td>IMUX_SR[0]</td></tr>

<tr><td>T1</td><td>input</td><td>IMUX_LOGICIN[24]</td></tr>

<tr><td>T2</td><td>input</td><td>IMUX_LOGICIN[25]</td></tr>

<tr><td>T3</td><td>input</td><td>IMUX_LOGICIN[26]</td></tr>

<tr><td>T4</td><td>input</td><td>IMUX_LOGICIN[27]</td></tr>

<tr><td>TCE</td><td>input</td><td>IMUX_LOGICIN[23]</td></tr>

<tr><td>TRAIN</td><td>input</td><td>IMUX_LOGICIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iodelay0-1"><a class="header" href="#bel-iodelay0-1">Bel IODELAY[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_SN bel IODELAY[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BUSY</td><td>output</td><td>OUT_TMIN[15]</td></tr>

<tr><td>CAL</td><td>input</td><td>IMUX_LOGICIN[3]</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX_LOGICIN[5]</td></tr>

<tr><td>CIN</td><td>input</td><td>IMUX_LOGICIN[52]</td></tr>

<tr><td>CLK</td><td>input</td><td>IMUX_CLK[1]</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX_LOGICIN[7]</td></tr>

<tr><td>LOAD</td><td>output</td><td>OUT_TMIN[17]</td></tr>

<tr><td>RCLK</td><td>output</td><td>OUT_TMIN[13]</td></tr>

<tr><td>RST</td><td>input</td><td>IMUX_LOGICIN[41]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-iodelay1-1"><a class="header" href="#bel-iodelay1-1">Bel IODELAY[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_SN bel IODELAY[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>BUSY</td><td>output</td><td>OUT_TMIN[14]</td></tr>

<tr><td>CAL</td><td>input</td><td>IMUX_LOGICIN[2]</td></tr>

<tr><td>CE</td><td>input</td><td>IMUX_LOGICIN[47]</td></tr>

<tr><td>CIN</td><td>input</td><td>IMUX_LOGICIN[1]</td></tr>

<tr><td>CLK</td><td>input</td><td>IMUX_CLK[0]</td></tr>

<tr><td>INC</td><td>input</td><td>IMUX_LOGICIN[58]</td></tr>

<tr><td>LOAD</td><td>output</td><td>OUT_TMIN[16]</td></tr>

<tr><td>RCLK</td><td>output</td><td>OUT_TMIN[12]</td></tr>

<tr><td>RST</td><td>input</td><td>IMUX_LOGICIN[55]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioiclk0-1"><a class="header" href="#bel-ioiclk0-1">Bel IOICLK[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_SN bel IOICLK[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CKINT0</td><td>input</td><td>IMUX_CLK[1]</td></tr>

<tr><td>CKINT1</td><td>input</td><td>IMUX_GFAN[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioiclk1-1"><a class="header" href="#bel-ioiclk1-1">Bel IOICLK[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_SN bel IOICLK[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CKINT0</td><td>input</td><td>IMUX_CLK[0]</td></tr>

<tr><td>CKINT1</td><td>input</td><td>IMUX_GFAN[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ioi-1"><a class="header" href="#bel-ioi-1">Bel IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_SN bel IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-tieoff_ioi-1"><a class="header" href="#bel-tieoff_ioi-1">Bel TIEOFF_IOI</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_SN bel TIEOFF_IOI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_SN bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>IMUX_GFAN[0]</td><td>IOICLK[1].CKINT1</td></tr>

<tr><td>IMUX_GFAN[1]</td><td>IOICLK[0].CKINT1</td></tr>

<tr><td>IMUX_CLK[0]</td><td>ILOGIC[1].CLKDIV, OLOGIC[1].CLKDIV, IODELAY[1].CLK, IOICLK[1].CKINT0</td></tr>

<tr><td>IMUX_CLK[1]</td><td>ILOGIC[0].CLKDIV, OLOGIC[0].CLKDIV, IODELAY[0].CLK, IOICLK[0].CKINT0</td></tr>

<tr><td>IMUX_SR[0]</td><td>OLOGIC[1].SR</td></tr>

<tr><td>IMUX_SR[1]</td><td>OLOGIC[0].SR</td></tr>

<tr><td>IMUX_LOGICIN[1]</td><td>IODELAY[1].CIN</td></tr>

<tr><td>IMUX_LOGICIN[2]</td><td>IODELAY[1].CAL</td></tr>

<tr><td>IMUX_LOGICIN[3]</td><td>IODELAY[0].CAL</td></tr>

<tr><td>IMUX_LOGICIN[5]</td><td>IODELAY[0].CE</td></tr>

<tr><td>IMUX_LOGICIN[7]</td><td>IODELAY[0].INC</td></tr>

<tr><td>IMUX_LOGICIN[8]</td><td>OLOGIC[1].TRAIN</td></tr>

<tr><td>IMUX_LOGICIN[9]</td><td>OLOGIC[0].TCE</td></tr>

<tr><td>IMUX_LOGICIN[12]</td><td>OLOGIC[0].T3</td></tr>

<tr><td>IMUX_LOGICIN[14]</td><td>OLOGIC[0].REV</td></tr>

<tr><td>IMUX_LOGICIN[15]</td><td>OLOGIC[0].D1</td></tr>

<tr><td>IMUX_LOGICIN[16]</td><td>OLOGIC[0].D2</td></tr>

<tr><td>IMUX_LOGICIN[17]</td><td>OLOGIC[0].D3</td></tr>

<tr><td>IMUX_LOGICIN[19]</td><td>ILOGIC[0].BITSLIP</td></tr>

<tr><td>IMUX_LOGICIN[20]</td><td>ILOGIC[0].SR_INT</td></tr>

<tr><td>IMUX_LOGICIN[23]</td><td>OLOGIC[1].TCE</td></tr>

<tr><td>IMUX_LOGICIN[24]</td><td>OLOGIC[1].T1</td></tr>

<tr><td>IMUX_LOGICIN[25]</td><td>OLOGIC[1].T2</td></tr>

<tr><td>IMUX_LOGICIN[26]</td><td>OLOGIC[1].T3</td></tr>

<tr><td>IMUX_LOGICIN[27]</td><td>OLOGIC[1].T4</td></tr>

<tr><td>IMUX_LOGICIN[28]</td><td>OLOGIC[0].TRAIN</td></tr>

<tr><td>IMUX_LOGICIN[29]</td><td>OLOGIC[1].REV</td></tr>

<tr><td>IMUX_LOGICIN[30]</td><td>OLOGIC[1].OCE</td></tr>

<tr><td>IMUX_LOGICIN[31]</td><td>OLOGIC[1].D1</td></tr>

<tr><td>IMUX_LOGICIN[32]</td><td>OLOGIC[1].D2</td></tr>

<tr><td>IMUX_LOGICIN[34]</td><td>OLOGIC[1].D4</td></tr>

<tr><td>IMUX_LOGICIN[36]</td><td>ILOGIC[1].SR_INT</td></tr>

<tr><td>IMUX_LOGICIN[37]</td><td>ILOGIC[1].REV</td></tr>

<tr><td>IMUX_LOGICIN[38]</td><td>ILOGIC[1].CE0</td></tr>

<tr><td>IMUX_LOGICIN[39]</td><td>OLOGIC[0].OCE</td></tr>

<tr><td>IMUX_LOGICIN[41]</td><td>IODELAY[0].RST</td></tr>

<tr><td>IMUX_LOGICIN[42]</td><td>OLOGIC[0].T2</td></tr>

<tr><td>IMUX_LOGICIN[44]</td><td>OLOGIC[1].D3</td></tr>

<tr><td>IMUX_LOGICIN[45]</td><td>OLOGIC[0].T1</td></tr>

<tr><td>IMUX_LOGICIN[47]</td><td>IODELAY[1].CE</td></tr>

<tr><td>IMUX_LOGICIN[48]</td><td>OLOGIC[0].D4</td></tr>

<tr><td>IMUX_LOGICIN[52]</td><td>IODELAY[0].CIN</td></tr>

<tr><td>IMUX_LOGICIN[54]</td><td>OLOGIC[0].T4</td></tr>

<tr><td>IMUX_LOGICIN[55]</td><td>IODELAY[1].RST</td></tr>

<tr><td>IMUX_LOGICIN[57]</td><td>ILOGIC[1].BITSLIP</td></tr>

<tr><td>IMUX_LOGICIN[58]</td><td>IODELAY[1].INC</td></tr>

<tr><td>IMUX_LOGICIN[59]</td><td>ILOGIC[0].REV</td></tr>

<tr><td>IMUX_LOGICIN[62]</td><td>ILOGIC[0].CE0</td></tr>

<tr><td>OUT_TMIN[0]</td><td>ILOGIC[1].FABRICOUT</td></tr>

<tr><td>OUT_TMIN[1]</td><td>ILOGIC[1].Q1</td></tr>

<tr><td>OUT_TMIN[2]</td><td>ILOGIC[1].Q2</td></tr>

<tr><td>OUT_TMIN[3]</td><td>ILOGIC[1].Q3</td></tr>

<tr><td>OUT_TMIN[4]</td><td>ILOGIC[1].Q4</td></tr>

<tr><td>OUT_TMIN[5]</td><td>ILOGIC[1].INCDEC</td></tr>

<tr><td>OUT_TMIN[6]</td><td>ILOGIC[1].VALID</td></tr>

<tr><td>OUT_TMIN[7]</td><td>ILOGIC[0].FABRICOUT</td></tr>

<tr><td>OUT_TMIN[8]</td><td>ILOGIC[0].Q1</td></tr>

<tr><td>OUT_TMIN[9]</td><td>ILOGIC[0].Q2</td></tr>

<tr><td>OUT_TMIN[10]</td><td>ILOGIC[0].Q3</td></tr>

<tr><td>OUT_TMIN[11]</td><td>ILOGIC[0].Q4</td></tr>

<tr><td>OUT_TMIN[12]</td><td>IODELAY[1].RCLK</td></tr>

<tr><td>OUT_TMIN[13]</td><td>IODELAY[0].RCLK</td></tr>

<tr><td>OUT_TMIN[14]</td><td>IODELAY[1].BUSY</td></tr>

<tr><td>OUT_TMIN[15]</td><td>IODELAY[0].BUSY</td></tr>

<tr><td>OUT_TMIN[16]</td><td>IODELAY[1].LOAD</td></tr>

<tr><td>OUT_TMIN[17]</td><td>IODELAY[0].LOAD</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_SN rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_SN rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B63">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:IFF_LATCH">ILOGIC[1]:IFF_LATCH</a>
</td>
<td>-</td>
<td title="R0.F24.B63">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B63">
<a href="#tile-spartan6-IOI_SN-IODELAY_COMMON:DIFF_PHASE_DETECTOR">IODELAY_COMMON:DIFF_PHASE_DETECTOR</a>
</td>
<td title="R0.F28.B63">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B62">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:IFF_SR_SYNC">~ILOGIC[1]:IFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F24.B62">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B62">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[1]</a>
</td>
<td title="R0.F29.B62">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.ICE">IOICLK[0]:MUX.ICE[1]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F23.B61">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.OCE">IOICLK[0]:MUX.OCE[1]</a>
</td>
<td title="R0.F24.B61">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B61">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[2]</a>
</td>
<td title="R0.F29.B61">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.ICE">IOICLK[0]:MUX.ICE[0]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B60">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:DDR">ILOGIC[1]:DDR</a>
</td>
<td title="R0.F23.B60">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.OCE">IOICLK[0]:MUX.OCE[0]</a>
</td>
<td title="R0.F24.B60">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B60">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[3]</a>
</td>
<td title="R0.F29.B60">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.ICE">IOICLK[0]:MUX.ICE[2]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B59">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:IFF_REV_USED">ILOGIC[1]:IFF_REV_USED</a>
</td>
<td title="R0.F23.B59">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.OCE">IOICLK[0]:MUX.OCE[2]</a>
</td>
<td title="R0.F24.B59">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B59">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[4]</a>
</td>
<td title="R0.F29.B59">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ENABLE.ODATAIN">IODELAY[0]:ENABLE.ODATAIN</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B58">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:MUX.SR">ILOGIC[1]:MUX.SR[0]</a>
</td>
<td title="R0.F23.B58">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ENABLE.CIN">IODELAY[0]:ENABLE.CIN[2]</a>
</td>
<td title="R0.F24.B58">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B58">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[5]</a>
</td>
<td title="R0.F29.B58">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B57">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:IFF_CE_ENABLE">~ILOGIC[1]:IFF_CE_ENABLE</a>
</td>
<td title="R0.F23.B57">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ENABLE.CIN">IODELAY[0]:ENABLE.CIN[1]</a>
</td>
<td title="R0.F24.B57">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[4]</a>
</td>
<td title="R0.F25.B57">
<a href="#tile-spartan6-IOI_SN-IOI:MEM_PLL_POL_SEL">IOI:MEM_PLL_POL_SEL[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B57">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[6]</a>
</td>
<td title="R0.F29.B57">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:I_DELAY_ENABLE">~ILOGIC[0]:I_DELAY_ENABLE</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F23.B56">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DELAYCHAIN_OSC">IODELAY[0]:DELAYCHAIN_OSC</a>
</td>
<td title="R0.F24.B56">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[4]</a>
</td>
<td title="R0.F25.B56">
<a href="#tile-spartan6-IOI_SN-IOI:MEM_PLL_DIV_EN">IOI:MEM_PLL_DIV_EN</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F28.B56">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX[7]</a>
</td>
<td title="R0.F29.B56">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:MODE">IODELAY[0]:MODE[3]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B55">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:IFF_SRVAL">ILOGIC[1]:IFF_SRVAL</a>
</td>
<td title="R0.F23.B55">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:MODE">IODELAY[0]:MODE[2]</a>
</td>
<td title="R0.F24.B55">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[3]</a>
</td>
<td title="R0.F25.B55">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DIFF_PHASE_DETECTOR">IODELAY[0]:DIFF_PHASE_DETECTOR</a>
</td>
<td>-</td>
<td title="R0.F27.B55">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:MUX.Q4">ILOGIC[1]:MUX.Q4[0]</a>
</td>
<td title="R0.F28.B55">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:IFF_DELAY_ENABLE">~ILOGIC[0]:IFF_DELAY_ENABLE</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP06">IODELAY[0]:DRP06[4]</a>
</td>
<td title="R0.F29.B55">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:DDR_ALIGNMENT">IOICLK[0]:DDR_ALIGNMENT[0]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F23.B54">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_MODE">IODELAY[0]:IDELAY_MODE[1]</a>
</td>
<td title="R0.F24.B54">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[3]</a>
</td>
<td title="R0.F25.B54">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]</a>
</td>
<td>-</td>
<td title="R0.F27.B54">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:MUX.Q4">ILOGIC[1]:MUX.Q4[1]</a>
</td>
<td title="R0.F28.B54">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP07">IODELAY[0]:DRP07[4]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:LUMPED_DELAY_SELECT">IODELAY[0]:LUMPED_DELAY_SELECT</a>
</td>
<td title="R0.F29.B54">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:DDR_ALIGNMENT">IOICLK[0]:DDR_ALIGNMENT[1]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F23.B53">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CE1">IOICLK[0]:MUX.CE1[2]</a>
</td>
<td title="R0.F24.B53">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B53">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:MUX.Q3">ILOGIC[1]:MUX.Q3[1]</a>
</td>
<td title="R0.F28.B53">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DELAY_SRC">IODELAY[0]:DELAY_SRC[1]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP06">IODELAY[0]:DRP06[3]</a>
</td>
<td title="R0.F29.B53">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CE0">IOICLK[0]:MUX.CE0[2]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B52">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_FIXED">IODELAY[0]:IDELAY_FIXED</a>
</td>
<td title="R0.F23.B52">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CE1">IOICLK[0]:MUX.CE1[1]</a>
</td>
<td title="R0.F24.B52">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B52">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:MUX.Q3">ILOGIC[1]:MUX.Q3[0]</a>
</td>
<td title="R0.F28.B52">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP07">IODELAY[0]:DRP07[3]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:LUMPED_DELAY">IODELAY[0]:LUMPED_DELAY</a>
</td>
<td title="R0.F29.B52">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CE0">IOICLK[0]:MUX.CE0[1]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B51">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:ROW2_CLK_ENABLE">ILOGIC[1]:ROW2_CLK_ENABLE</a>
</td>
<td title="R0.F23.B51">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CE1">IOICLK[0]:MUX.CE1[0]</a>
</td>
<td title="R0.F24.B51">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[1]</a>
</td>
<td title="R0.F25.B51">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:TEST_NCOUNTER">IODELAY[0]:TEST_NCOUNTER</a>
</td>
<td>-</td>
<td title="R0.F27.B51">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:MUX.Q2">ILOGIC[1]:MUX.Q2[0]</a>
</td>
<td title="R0.F28.B51">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP07">IODELAY[0]:DRP07[2]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IODELAY_CHANGE">IODELAY[0]:IODELAY_CHANGE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B50">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:ROW1_CLK_ENABLE">ILOGIC[1]:ROW1_CLK_ENABLE</a>
</td>
<td title="R0.F23.B50">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.OCLK">IOICLK[0]:MUX.OCLK[2]</a>
</td>
<td title="R0.F24.B50">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B50">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:MUX.Q2">ILOGIC[1]:MUX.Q2[1]</a>
</td>
<td title="R0.F28.B50">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DELAY_SRC">IODELAY[0]:DELAY_SRC[0]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP06">IODELAY[0]:DRP06[2]</a>
</td>
<td title="R0.F29.B50">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CE0">IOICLK[0]:MUX.CE0[0]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B49">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:ROW3_CLK_ENABLE">ILOGIC[1]:ROW3_CLK_ENABLE</a>
</td>
<td title="R0.F23.B49">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.OCLK">IOICLK[0]:MUX.OCLK[3]</a>
</td>
<td title="R0.F24.B49">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N[0]</a>
</td>
<td title="R0.F25.B49">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:TEST_PCOUNTER">IODELAY[0]:TEST_PCOUNTER</a>
</td>
<td>-</td>
<td title="R0.F27.B49">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:MUX.Q1">ILOGIC[1]:MUX.Q1[1]</a>
</td>
<td title="R0.F28.B49">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP06">IODELAY[0]:DRP06[5]</a>
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX[0]</a>
</td>
<td title="R0.F29.B49">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.ICLK">IOICLK[0]:MUX.ICLK[2]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B48">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:ROW4_CLK_ENABLE">ILOGIC[1]:ROW4_CLK_ENABLE</a>
</td>
<td title="R0.F23.B48">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.OCLK">IOICLK[0]:MUX.OCLK[0]</a>
</td>
<td title="R0.F24.B48">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N[0]</a>
</td>
<td>-</td>
<td title="R0.F26.B48">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:MUX.TRAIN">OLOGIC[1]:MUX.TRAIN[1]</a>
</td>
<td title="R0.F27.B48">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:MUX.Q1">ILOGIC[1]:MUX.Q1[0]</a>
</td>
<td title="R0.F28.B48">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP07">IODELAY[0]:DRP07[5]</a>
</td>
<td title="R0.F29.B48">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.ICLK">IOICLK[0]:MUX.ICLK[3]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B47">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:ROW4_CLK_ENABLE">ILOGIC[0]:ROW4_CLK_ENABLE</a>
</td>
<td title="R0.F23.B47">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.ICLK">IOICLK[0]:MUX.ICLK[0]</a>
</td>
<td title="R0.F24.B47">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[0]</a>
</td>
<td title="R0.F25.B47">
<a href="#tile-spartan6-IOI_SN-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[3]</a>
</td>
<td title="R0.F26.B47">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:MUX.TRAIN">OLOGIC[0]:MUX.TRAIN[1]</a>
</td>
<td title="R0.F27.B47">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:MUX.Q1">ILOGIC[0]:MUX.Q1[0]</a>
</td>
<td title="R0.F28.B47">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP06">IODELAY[0]:DRP06[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B46">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:ROW3_CLK_ENABLE">ILOGIC[0]:ROW3_CLK_ENABLE</a>
</td>
<td title="R0.F23.B46">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.ICLK">IOICLK[0]:MUX.ICLK[1]</a>
</td>
<td title="R0.F24.B46">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[0]</a>
</td>
<td title="R0.F25.B46">
<a href="#tile-spartan6-IOI_SN-IODELAY_COMMON:DRP_FROM_MCB">IODELAY_COMMON:DRP_FROM_MCB</a>
</td>
<td title="R0.F26.B46">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:CASCADE_ENABLE">OLOGIC[0]:CASCADE_ENABLE</a>
</td>
<td title="R0.F27.B46">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:MUX.Q1">ILOGIC[0]:MUX.Q1[1]</a>
</td>
<td title="R0.F28.B46">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:COUNTER_WRAPAROUND">IODELAY[0]:COUNTER_WRAPAROUND[0]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP07">IODELAY[0]:DRP07[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B45">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:ROW1_CLK_ENABLE">ILOGIC[0]:ROW1_CLK_ENABLE</a>
</td>
<td title="R0.F23.B45">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.OCLK">IOICLK[0]:MUX.OCLK[1]</a>
</td>
<td title="R0.F24.B45">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[1]</a>
</td>
<td>-</td>
<td title="R0.F26.B45">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:MUX.TRAIN">OLOGIC[0]:MUX.TRAIN[0]</a>
</td>
<td title="R0.F27.B45">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:MUX.Q2">ILOGIC[0]:MUX.Q2[1]</a>
</td>
<td title="R0.F28.B45">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP06">IODELAY[0]:DRP06[0]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:PLUS1">IODELAY[0]:PLUS1</a>
</td>
<td title="R0.F29.B45">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:TEST_GLITCH_FILTER">IODELAY[0]:TEST_GLITCH_FILTER</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B44">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:ROW2_CLK_ENABLE">ILOGIC[0]:ROW2_CLK_ENABLE</a>
</td>
<td title="R0.F23.B44">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_MODE">IODELAY[0]:IDELAY_MODE[0]</a>
</td>
<td title="R0.F24.B44">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[1]</a>
</td>
<td title="R0.F25.B44">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]</a>
</td>
<td title="R0.F26.B44">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:MUX.TRAIN">OLOGIC[1]:MUX.TRAIN[0]</a>
</td>
<td title="R0.F27.B44">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:MUX.Q2">ILOGIC[0]:MUX.Q2[0]</a>
</td>
<td title="R0.F28.B44">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP07">IODELAY[0]:DRP07[0]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_FROM_HALF_MAX">IODELAY[0]:IDELAY_FROM_HALF_MAX</a>
</td>
<td title="R0.F29.B44">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:MODE">IODELAY[0]:MODE[1]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F23.B43">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:MUX.D">ILOGIC[0]:MUX.D[1]</a>
</td>
<td title="R0.F24.B43">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[2]</a>
</td>
<td title="R0.F25.B43">
<a href="#tile-spartan6-IOI_SN-IODELAY_COMMON:ENFFSCAN_DRP">IODELAY_COMMON:ENFFSCAN_DRP[0]</a>
</td>
<td title="R0.F26.B43">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:MUX.CLK">ILOGIC[1]:MUX.CLK[1]</a>
</td>
<td title="R0.F27.B43">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:MUX.Q3">ILOGIC[0]:MUX.Q3[0]</a>
</td>
<td title="R0.F28.B43">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP06">IODELAY[0]:DRP06[7]</a>
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:MUX.OCE">OLOGIC[0]:MUX.OCE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B42">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:IFF_SR_USED">ILOGIC[1]:IFF_SR_USED</a>
</td>
<td title="R0.F23.B42">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:MUX.D">ILOGIC[0]:MUX.D[0]</a>
</td>
<td title="R0.F24.B42">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[2]</a>
</td>
<td>-</td>
<td title="R0.F26.B42">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:MUX.CLK">ILOGIC[1]:MUX.CLK[0]</a>
</td>
<td title="R0.F27.B42">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:MUX.Q3">ILOGIC[0]:MUX.Q3[1]</a>
</td>
<td title="R0.F28.B42">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP07">IODELAY[0]:DRP07[7]</a>
</td>
<td title="R0.F29.B42">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:MODE">IODELAY[0]:MODE[0]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B41">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:IFF_INIT">ILOGIC[1]:IFF_INIT</a>
</td>
<td title="R0.F23.B41">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ENABLE.CIN">IODELAY[0]:ENABLE.CIN[0]</a>
</td>
<td title="R0.F24.B41">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="R0.F26.B41">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:MUX.CLK">ILOGIC[0]:MUX.CLK[1]</a>
</td>
<td title="R0.F27.B41">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:MUX.Q4">ILOGIC[0]:MUX.Q4[1]</a>
</td>
<td title="R0.F28.B41">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP06">IODELAY[0]:DRP06[6]</a>
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX[0]</a>
</td>
<td title="R0.F29.B41">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:DDR_ENABLE">IOICLK[0]:DDR_ENABLE[1]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B40">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:DDR">ILOGIC[0]:DDR</a>
</td>
<td title="R0.F23.B40">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK2">IOICLK[0]:MUX.CLK2[1]</a>
</td>
<td title="R0.F24.B40">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="R0.F26.B40">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:MUX.CLK">ILOGIC[0]:MUX.CLK[0]</a>
</td>
<td title="R0.F27.B40">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:MUX.Q4">ILOGIC[0]:MUX.Q4[0]</a>
</td>
<td title="R0.F28.B40">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP07">IODELAY[0]:DRP07[6]</a>
</td>
<td title="R0.F29.B40">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:DDR_ENABLE">IOICLK[0]:DDR_ENABLE[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B39">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</a>
</td>
<td title="R0.F23.B39">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK2">IOICLK[0]:MUX.CLK2[0]</a>
</td>
<td title="R0.F24.B39">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[4]</a>
</td>
<td title="R0.F25.B39">
<a href="#tile-spartan6-IOI_SN-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[2]</a>
</td>
<td title="R0.F26.B39">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:MUX.CLK">OLOGIC[1]:MUX.CLK[1]</a>
</td>
<td title="R0.F27.B39">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:DATA_WIDTH_RELOAD">ILOGIC[0]:DATA_WIDTH_RELOAD[1]</a>
</td>
<td title="R0.F28.B39">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP_ADDR">IODELAY[0]:DRP_ADDR[0]</a>
</td>
<td title="R0.F29.B39">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:INV.CLK2">IOICLK[0]:INV.CLK2</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B38">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:IFF_INIT">ILOGIC[0]:IFF_INIT</a>
</td>
<td title="R0.F23.B38">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:INV.CLK1">IOICLK[0]:INV.CLK1</a>
</td>
<td title="R0.F24.B38">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[4]</a>
</td>
<td>-</td>
<td title="R0.F26.B38">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:MUX.CLK">OLOGIC[1]:MUX.CLK[0]</a>
</td>
<td title="R0.F27.B38">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:DATA_WIDTH_RELOAD">ILOGIC[0]:DATA_WIDTH_RELOAD[0]</a>
</td>
<td title="R0.F28.B38">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP_ADDR">IODELAY[0]:DRP_ADDR[1]</a>
</td>
<td title="R0.F29.B38">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:INV.CLK0">IOICLK[0]:INV.CLK0</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B37">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:IFF_SRVAL">ILOGIC[0]:IFF_SRVAL</a>
</td>
<td title="R0.F23.B37">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK1">IOICLK[0]:MUX.CLK1[3]</a>
</td>
<td title="R0.F24.B37">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[5]</a>
</td>
<td>-</td>
<td title="R0.F26.B37">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:MUX.CLK">OLOGIC[0]:MUX.CLK[1]</a>
</td>
<td title="R0.F27.B37">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:DATA_WIDTH_RELOAD">ILOGIC[1]:DATA_WIDTH_RELOAD[2]</a>
</td>
<td title="R0.F28.B37">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP_ADDR">IODELAY[0]:DRP_ADDR[2]</a>
</td>
<td title="R0.F29.B37">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK0">IOICLK[0]:MUX.CLK0[4]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B36">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:MUX.SR">ILOGIC[0]:MUX.SR[0]</a>
</td>
<td title="R0.F23.B36">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK1">IOICLK[0]:MUX.CLK1[2]</a>
</td>
<td title="R0.F24.B36">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[5]</a>
</td>
<td>-</td>
<td title="R0.F26.B36">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:MUX.CLK">OLOGIC[0]:MUX.CLK[0]</a>
</td>
<td title="R0.F27.B36">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:DATA_WIDTH_RELOAD">ILOGIC[1]:DATA_WIDTH_RELOAD[1]</a>
</td>
<td title="R0.F28.B36">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP_ADDR">IODELAY[0]:DRP_ADDR[3]</a>
</td>
<td title="R0.F29.B36">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK0">IOICLK[0]:MUX.CLK0[2]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B35">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:IFF_REV_USED">ILOGIC[0]:IFF_REV_USED</a>
</td>
<td title="R0.F23.B35">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK1">IOICLK[0]:MUX.CLK1[4]</a>
</td>
<td title="R0.F24.B35">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[6]</a>
</td>
<td>-</td>
<td title="R0.F26.B35">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:ENABLE">ILOGIC[1]:ENABLE</a>
</td>
<td title="R0.F27.B35">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:MUX.D">OLOGIC[1]:MUX.D[0]</a>
</td>
<td>-</td>
<td title="R0.F29.B35">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK0">IOICLK[0]:MUX.CLK0[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B34">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:CASCADE_ENABLE">ILOGIC[0]:CASCADE_ENABLE</a>
</td>
<td>-</td>
<td title="R0.F24.B34">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B34">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:OFF_RANK1_BYPASS">OLOGIC[1]:OFF_RANK1_BYPASS</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B33">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:IFF_LATCH">ILOGIC[0]:IFF_LATCH</a>
</td>
<td title="R0.F23.B33">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK1">IOICLK[0]:MUX.CLK1[0]</a>
</td>
<td title="R0.F24.B33">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B33">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TRAIN_PATTERN">OLOGIC[1]:TRAIN_PATTERN[0]</a>
</td>
<td>-</td>
<td title="R0.F29.B33">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK0">IOICLK[0]:MUX.CLK0[0]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B32">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:IFF_SR_SYNC">~ILOGIC[0]:IFF_SR_SYNC</a>
</td>
<td title="R0.F23.B32">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK1">IOICLK[0]:MUX.CLK1[1]</a>
</td>
<td title="R0.F24.B32">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td title="R0.F26.B32">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:ENABLE">ILOGIC[0]:ENABLE</a>
</td>
<td title="R0.F27.B32">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TRAIN_PATTERN">OLOGIC[1]:TRAIN_PATTERN[1]</a>
</td>
<td title="R0.F28.B32">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:DRP_ADDR">IODELAY[0]:DRP_ADDR[4]</a>
</td>
<td title="R0.F29.B32">
<a href="#tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK0">IOICLK[0]:MUX.CLK0[1]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B31">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:IFF_CE_ENABLE">~ILOGIC[0]:IFF_CE_ENABLE</a>
</td>
<td title="R0.F23.B31">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK1">IOICLK[1]:MUX.CLK1[1]</a>
</td>
<td title="R0.F24.B31">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td title="R0.F26.B31">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:ENABLE">OLOGIC[1]:ENABLE</a>
</td>
<td title="R0.F27.B31">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TRAIN_PATTERN">OLOGIC[1]:TRAIN_PATTERN[2]</a>
</td>
<td title="R0.F28.B31">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP_ADDR">IODELAY[1]:DRP_ADDR[4]</a>
</td>
<td title="R0.F29.B31">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK0">IOICLK[1]:MUX.CLK0[1]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B30">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:CASCADE_ENABLE">OLOGIC[1]:CASCADE_ENABLE</a>
</td>
<td title="R0.F23.B30">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK1">IOICLK[1]:MUX.CLK1[0]</a>
</td>
<td title="R0.F24.B30">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[7]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B30">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TRAIN_PATTERN">OLOGIC[1]:TRAIN_PATTERN[3]</a>
</td>
<td>-</td>
<td title="R0.F29.B30">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK0">IOICLK[1]:MUX.CLK0[0]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B29">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:OFF_LATCH">OLOGIC[1]:OFF_LATCH</a>
</td>
<td>-</td>
<td title="R0.F24.B29">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B29">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:DDR_OPPOSITE_EDGE">OLOGIC[1]:DDR_OPPOSITE_EDGE</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B28">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:OFF_SR_ENABLE">OLOGIC[1]:OFF_SR_ENABLE</a>
</td>
<td title="R0.F23.B28">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK1">IOICLK[1]:MUX.CLK1[4]</a>
</td>
<td title="R0.F24.B28">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[6]</a>
</td>
<td title="R0.F25.B28">
<a href="#tile-spartan6-IOI_SN-IODELAY_COMMON:DRP_ENABLE">IODELAY_COMMON:DRP_ENABLE</a>
</td>
<td title="R0.F26.B28">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:ENABLE">OLOGIC[0]:ENABLE</a>
</td>
<td title="R0.F27.B28">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:MUX.T">OLOGIC[1]:MUX.T[0]</a>
</td>
<td>-</td>
<td title="R0.F29.B28">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK0">IOICLK[1]:MUX.CLK0[3]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B27">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:OFF_REV_ENABLE">OLOGIC[1]:OFF_REV_ENABLE</a>
</td>
<td title="R0.F23.B27">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK1">IOICLK[1]:MUX.CLK1[2]</a>
</td>
<td title="R0.F24.B27">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[5]</a>
</td>
<td>-</td>
<td title="R0.F26.B27">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:ENABLE.IOCE">OLOGIC[0]:ENABLE.IOCE</a>
</td>
<td title="R0.F27.B27">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:OFF_CE_ENABLE">OLOGIC[1]:OFF_CE_ENABLE</a>
</td>
<td title="R0.F28.B27">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP_ADDR">IODELAY[1]:DRP_ADDR[3]</a>
</td>
<td title="R0.F29.B27">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK0">IOICLK[1]:MUX.CLK0[2]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B26">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:OFF_SR_SYNC">~OLOGIC[1]:OFF_SR_SYNC</a>
</td>
<td title="R0.F23.B26">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK1">IOICLK[1]:MUX.CLK1[3]</a>
</td>
<td title="R0.F24.B26">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[5]</a>
</td>
<td title="R0.F25.B26">
<a href="#tile-spartan6-IOI_SN-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[1]</a>
</td>
<td title="R0.F26.B26">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:ENABLE.IOCE">ILOGIC[0]:ENABLE.IOCE</a>
</td>
<td title="R0.F27.B26">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:OFF_CE_OR_DDR">OLOGIC[1]:OFF_CE_OR_DDR</a>
</td>
<td title="R0.F28.B26">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP_ADDR">IODELAY[1]:DRP_ADDR[2]</a>
</td>
<td title="R0.F29.B26">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK0">IOICLK[1]:MUX.CLK0[4]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B25">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:OFF_INIT">OLOGIC[1]:OFF_INIT</a>
</td>
<td title="R0.F23.B25">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:INV.CLK1">IOICLK[1]:INV.CLK1</a>
</td>
<td title="R0.F24.B25">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[4]</a>
</td>
<td>-</td>
<td title="R0.F26.B25">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:ENABLE.IOCE">OLOGIC[1]:ENABLE.IOCE</a>
</td>
<td title="R0.F27.B25">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:OFF_RANK1_CLK_ENABLE">OLOGIC[1]:OFF_RANK1_CLK_ENABLE</a>
</td>
<td title="R0.F28.B25">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP_ADDR">IODELAY[1]:DRP_ADDR[1]</a>
</td>
<td title="R0.F29.B25">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:INV.CLK0">IOICLK[1]:INV.CLK0</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B24">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:OFF_SRVAL">OLOGIC[1]:OFF_SRVAL</a>
</td>
<td title="R0.F23.B24">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK2">IOICLK[1]:MUX.CLK2[0]</a>
</td>
<td title="R0.F24.B24">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[4]</a>
</td>
<td title="R0.F25.B24">
<a href="#tile-spartan6-IOI_SN-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS[0]</a>
</td>
<td title="R0.F26.B24">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:ENABLE.IOCE">ILOGIC[1]:ENABLE.IOCE</a>
</td>
<td title="R0.F27.B24">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:OFF_RANK2_CLK_ENABLE">OLOGIC[1]:OFF_RANK2_CLK_ENABLE</a>
</td>
<td title="R0.F28.B24">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP_ADDR">IODELAY[1]:DRP_ADDR[0]</a>
</td>
<td title="R0.F29.B24">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:INV.CLK2">IOICLK[1]:INV.CLK2</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B23">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TFF_SRVAL">OLOGIC[1]:TFF_SRVAL</a>
</td>
<td title="R0.F23.B23">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK2">IOICLK[1]:MUX.CLK2[1]</a>
</td>
<td title="R0.F24.B23">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="R0.F26.B23">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:DATA_WIDTH_START">ILOGIC[0]:DATA_WIDTH_START[1]</a>
</td>
<td title="R0.F27.B23">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TFF_RANK2_CLK_ENABLE">OLOGIC[1]:TFF_RANK2_CLK_ENABLE</a>
</td>
<td title="R0.F28.B23">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP07">IODELAY[1]:DRP07[6]</a>
</td>
<td title="R0.F29.B23">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:DDR_ENABLE">IOICLK[1]:DDR_ENABLE[1]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B22">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TFF_INIT">OLOGIC[1]:TFF_INIT</a>
</td>
<td title="R0.F23.B22">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ENABLE.CIN">IODELAY[1]:ENABLE.CIN[2]</a>
</td>
<td title="R0.F24.B22">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[3]</a>
</td>
<td>-</td>
<td title="R0.F26.B22">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</a>
</td>
<td title="R0.F27.B22">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TFF_RANK1_CLK_ENABLE">OLOGIC[1]:TFF_RANK1_CLK_ENABLE</a>
</td>
<td title="R0.F28.B22">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP06">IODELAY[1]:DRP06[6]</a>
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX[0]</a>
</td>
<td title="R0.F29.B22">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:DDR_ENABLE">IOICLK[1]:DDR_ENABLE[0]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B21">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TFF_SR_SYNC">~OLOGIC[1]:TFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="R0.F24.B21">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[2]</a>
</td>
<td>-</td>
<td title="R0.F26.B21">
<a href="#tile-spartan6-IOI_SN-ILOGIC[0]:DATA_WIDTH_START">ILOGIC[0]:DATA_WIDTH_START[0]</a>
</td>
<td title="R0.F27.B21">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TFF_CE_OR_DDR">OLOGIC[1]:TFF_CE_OR_DDR</a>
</td>
<td title="R0.F28.B21">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP07">IODELAY[1]:DRP07[7]</a>
</td>
<td title="R0.F29.B21">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:MODE">IODELAY[1]:MODE[1]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B20">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TFF_REV_ENABLE">OLOGIC[1]:TFF_REV_ENABLE</a>
</td>
<td>-</td>
<td title="R0.F24.B20">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[2]</a>
</td>
<td title="R0.F25.B20">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DIFF_PHASE_DETECTOR">IODELAY[1]:DIFF_PHASE_DETECTOR</a>
</td>
<td title="R0.F26.B20">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:DATA_WIDTH_START">ILOGIC[1]:DATA_WIDTH_START[0]</a>
</td>
<td title="R0.F27.B20">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TFF_CE_ENABLE">OLOGIC[1]:TFF_CE_ENABLE</a>
</td>
<td title="R0.F28.B20">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP06">IODELAY[1]:DRP06[7]</a>
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:MUX.OCE">OLOGIC[1]:MUX.OCE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B19">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TFF_SR_ENABLE">OLOGIC[1]:TFF_SR_ENABLE</a>
</td>
<td title="R0.F23.B19">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_MODE">IODELAY[1]:IDELAY_MODE[1]</a>
</td>
<td title="R0.F24.B19">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[1]</a>
</td>
<td title="R0.F25.B19">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[1]</a>
</td>
<td title="R0.F26.B19">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:DATA_WIDTH_START">ILOGIC[1]:DATA_WIDTH_START[1]</a>
</td>
<td title="R0.F27.B19">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TFF_RANK1_BYPASS">OLOGIC[1]:TFF_RANK1_BYPASS</a>
</td>
<td title="R0.F28.B19">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP07">IODELAY[1]:DRP07[0]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_FROM_HALF_MAX">IODELAY[1]:IDELAY_FROM_HALF_MAX</a>
</td>
<td title="R0.F29.B19">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:MODE">IODELAY[1]:MODE[0]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B18">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:TFF_LATCH">OLOGIC[1]:TFF_LATCH</a>
</td>
<td title="R0.F23.B18">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.OCLK">IOICLK[1]:MUX.OCLK[1]</a>
</td>
<td title="R0.F24.B18">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[1]</a>
</td>
<td>-</td>
<td title="R0.F26.B18">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:DATA_WIDTH_START">ILOGIC[1]:DATA_WIDTH_START[2]</a>
</td>
<td title="R0.F27.B18">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:DATA_WIDTH_RELOAD">ILOGIC[1]:DATA_WIDTH_RELOAD[0]</a>
</td>
<td title="R0.F28.B18">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP06">IODELAY[1]:DRP06[0]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:EVENT_SEL">IODELAY[1]:EVENT_SEL[0]</a>
</td>
<td title="R0.F29.B18">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:TEST_GLITCH_FILTER">IODELAY[1]:TEST_GLITCH_FILTER</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F23.B17">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.ICLK">IOICLK[1]:MUX.ICLK[1]</a>
</td>
<td title="R0.F24.B17">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P[0]</a>
</td>
<td>-</td>
<td title="R0.F26.B17">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:BITSLIP_ENABLE">ILOGIC[1]:BITSLIP_ENABLE</a>
</td>
<td title="R0.F27.B17">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TRAIN_PATTERN">OLOGIC[0]:TRAIN_PATTERN[1]</a>
</td>
<td title="R0.F28.B17">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:COUNTER_WRAPAROUND">IODELAY[1]:COUNTER_WRAPAROUND[0]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP07">IODELAY[1]:DRP07[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B16">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_FIXED">IODELAY[1]:IDELAY_FIXED</a>
</td>
<td title="R0.F23.B16">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.ICLK">IOICLK[1]:MUX.ICLK[0]</a>
</td>
<td title="R0.F24.B16">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P[0]</a>
</td>
<td>-</td>
<td title="R0.F26.B16">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:CASCADE_ENABLE">ILOGIC[1]:CASCADE_ENABLE</a>
</td>
<td title="R0.F27.B16">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TRAIN_PATTERN">OLOGIC[0]:TRAIN_PATTERN[0]</a>
</td>
<td title="R0.F28.B16">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP06">IODELAY[1]:DRP06[1]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:EVENT_SEL">IODELAY[1]:EVENT_SEL[1]</a>
</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B15">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:MUX.SR">OLOGIC[1]:MUX.SR[0]</a>
</td>
<td title="R0.F23.B15">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.OCLK">IOICLK[1]:MUX.OCLK[0]</a>
</td>
<td title="R0.F24.B15">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[0]</a>
</td>
<td>-</td>
<td title="R0.F26.B15">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:MISR_ENABLE_DATA">OLOGIC[1]:MISR_ENABLE_DATA</a>
</td>
<td title="R0.F27.B15">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:OFF_RANK1_BYPASS">OLOGIC[0]:OFF_RANK1_BYPASS</a>
</td>
<td title="R0.F28.B15">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP07">IODELAY[1]:DRP07[5]</a>
</td>
<td title="R0.F29.B15">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.ICLK">IOICLK[1]:MUX.ICLK[3]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B14">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:MUX.REV">OLOGIC[1]:MUX.REV[0]</a>
</td>
<td title="R0.F23.B14">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.OCLK">IOICLK[1]:MUX.OCLK[3]</a>
</td>
<td title="R0.F24.B14">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[0]</a>
</td>
<td>-</td>
<td title="R0.F26.B14">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:MISR_ENABLE_CLK">OLOGIC[1]:MISR_ENABLE_CLK</a>
</td>
<td title="R0.F27.B14">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:DDR_OPPOSITE_EDGE">OLOGIC[0]:DDR_OPPOSITE_EDGE</a>
</td>
<td title="R0.F28.B14">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP06">IODELAY[1]:DRP06[5]</a>
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX[0]</a>
</td>
<td title="R0.F29.B14">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.ICLK">IOICLK[1]:MUX.ICLK[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B13">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:OFF_LATCH">OLOGIC[0]:OFF_LATCH</a>
</td>
<td title="R0.F23.B13">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.OCLK">IOICLK[1]:MUX.OCLK[2]</a>
</td>
<td title="R0.F24.B13">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[1]</a>
</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:MISR_ENABLE_CLK">OLOGIC[0]:MISR_ENABLE_CLK</a>
</td>
<td title="R0.F27.B13">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TRAIN_PATTERN">OLOGIC[0]:TRAIN_PATTERN[2]</a>
</td>
<td title="R0.F28.B13">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DELAY_SRC">IODELAY[1]:DELAY_SRC[0]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP06">IODELAY[1]:DRP06[2]</a>
</td>
<td title="R0.F29.B13">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CE0">IOICLK[1]:MUX.CE0[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B12">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:OFF_SR_ENABLE">OLOGIC[0]:OFF_SR_ENABLE</a>
</td>
<td title="R0.F23.B12">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CE1">IOICLK[1]:MUX.CE1[0]</a>
</td>
<td title="R0.F24.B12">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[1]</a>
</td>
<td title="R0.F25.B12">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:TEST_NCOUNTER">IODELAY[1]:TEST_NCOUNTER</a>
</td>
<td title="R0.F26.B12">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:MISR_ENABLE_DATA">OLOGIC[0]:MISR_ENABLE_DATA</a>
</td>
<td title="R0.F27.B12">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:MUX.D">OLOGIC[0]:MUX.D[0]</a>
</td>
<td title="R0.F28.B12">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP07">IODELAY[1]:DRP07[2]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IODELAY_CHANGE">IODELAY[1]:IODELAY_CHANGE[0]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B11">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:OFF_REV_ENABLE">OLOGIC[0]:OFF_REV_ENABLE</a>
</td>
<td title="R0.F23.B11">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CE1">IOICLK[1]:MUX.CE1[1]</a>
</td>
<td title="R0.F24.B11">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td title="R0.F26.B11">
<a href="#tile-spartan6-IOI_SN-OLOGIC[1]:MISR_RESET">OLOGIC[1]:MISR_RESET</a>
</td>
<td title="R0.F27.B11">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:OFF_CE_ENABLE">OLOGIC[0]:OFF_CE_ENABLE</a>
</td>
<td title="R0.F28.B11">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP07">IODELAY[1]:DRP07[3]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:LUMPED_DELAY">IODELAY[1]:LUMPED_DELAY</a>
</td>
<td title="R0.F29.B11">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CE0">IOICLK[1]:MUX.CE0[1]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B10">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:OFF_SR_SYNC">~OLOGIC[0]:OFF_SR_SYNC</a>
</td>
<td title="R0.F23.B10">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CE1">IOICLK[1]:MUX.CE1[2]</a>
</td>
<td title="R0.F24.B10">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[2]</a>
</td>
<td>-</td>
<td title="R0.F26.B10">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</a>
</td>
<td title="R0.F27.B10">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:OFF_CE_OR_DDR">OLOGIC[0]:OFF_CE_OR_DDR</a>
</td>
<td title="R0.F28.B10">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DELAY_SRC">IODELAY[1]:DELAY_SRC[1]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP06">IODELAY[1]:DRP06[3]</a>
</td>
<td title="R0.F29.B10">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.CE0">IOICLK[1]:MUX.CE0[2]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B9">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:OFF_INIT">OLOGIC[0]:OFF_INIT</a>
</td>
<td title="R0.F23.B9">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_MODE">IODELAY[1]:IDELAY_MODE[0]</a>
</td>
<td title="R0.F24.B9">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[3]</a>
</td>
<td title="R0.F25.B9">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB[0]</a>
</td>
<td title="R0.F26.B9">
<a href="#tile-spartan6-IOI_SN-IODELAY_COMMON:ENFFSCAN_DRP">IODELAY_COMMON:ENFFSCAN_DRP[1]</a>
</td>
<td title="R0.F27.B9">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:OFF_RANK1_CLK_ENABLE">OLOGIC[0]:OFF_RANK1_CLK_ENABLE</a>
</td>
<td title="R0.F28.B9">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP07">IODELAY[1]:DRP07[4]</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:LUMPED_DELAY_SELECT">IODELAY[1]:LUMPED_DELAY_SELECT</a>
</td>
<td title="R0.F29.B9">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:DDR_ALIGNMENT">IOICLK[1]:DDR_ALIGNMENT[1]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B8">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:OFF_SRVAL">OLOGIC[0]:OFF_SRVAL</a>
</td>
<td title="R0.F23.B8">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:MODE">IODELAY[1]:MODE[2]</a>
</td>
<td title="R0.F24.B8">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[3]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B8">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:OFF_RANK2_CLK_ENABLE">OLOGIC[0]:OFF_RANK2_CLK_ENABLE</a>
</td>
<td title="R0.F28.B8">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:IFF_DELAY_ENABLE">~ILOGIC[1]:IFF_DELAY_ENABLE</a>
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DRP06">IODELAY[1]:DRP06[4]</a>
</td>
<td title="R0.F29.B8">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:DDR_ALIGNMENT">IOICLK[1]:DDR_ALIGNMENT[0]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B7">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TFF_SRVAL">OLOGIC[0]:TFF_SRVAL</a>
</td>
<td title="R0.F23.B7">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:DELAYCHAIN_OSC">IODELAY[1]:DELAYCHAIN_OSC</a>
</td>
<td title="R0.F24.B7">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B7">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TFF_RANK2_CLK_ENABLE">OLOGIC[0]:TFF_RANK2_CLK_ENABLE</a>
</td>
<td title="R0.F28.B7">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[7]</a>
</td>
<td title="R0.F29.B7">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:MODE">IODELAY[1]:MODE[3]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B6">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TFF_INIT">OLOGIC[0]:TFF_INIT</a>
</td>
<td title="R0.F23.B6">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ENABLE.CIN">IODELAY[1]:ENABLE.CIN[1]</a>
</td>
<td title="R0.F24.B6">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[4]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B6">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TFF_RANK1_CLK_ENABLE">OLOGIC[0]:TFF_RANK1_CLK_ENABLE</a>
</td>
<td title="R0.F28.B6">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[6]</a>
</td>
<td title="R0.F29.B6">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:I_DELAY_ENABLE">~ILOGIC[1]:I_DELAY_ENABLE</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B5">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TFF_SR_SYNC">~OLOGIC[0]:TFF_SR_SYNC</a>
</td>
<td title="R0.F23.B5">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ENABLE.CIN">IODELAY[1]:ENABLE.CIN[0]</a>
</td>
<td title="R0.F24.B5">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B5">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TFF_CE_OR_DDR">OLOGIC[0]:TFF_CE_OR_DDR</a>
</td>
<td title="R0.F28.B5">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[5]</a>
</td>
<td title="R0.F29.B5">
<a href="#tile-spartan6-IOI_SN-ILOGIC[1]:TSBYPASS_MUX">ILOGIC[1]:TSBYPASS_MUX[0]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B4">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TFF_REV_ENABLE">OLOGIC[0]:TFF_REV_ENABLE</a>
</td>
<td title="R0.F23.B4">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.OCE">IOICLK[1]:MUX.OCE[2]</a>
</td>
<td title="R0.F24.B4">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[5]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B4">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TFF_CE_ENABLE">OLOGIC[0]:TFF_CE_ENABLE</a>
</td>
<td title="R0.F28.B4">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[4]</a>
</td>
<td title="R0.F29.B4">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ENABLE.ODATAIN">IODELAY[1]:ENABLE.ODATAIN</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B3">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TFF_SR_ENABLE">OLOGIC[0]:TFF_SR_ENABLE</a>
</td>
<td title="R0.F23.B3">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.OCE">IOICLK[1]:MUX.OCE[0]</a>
</td>
<td title="R0.F24.B3">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td title="R0.F26.B3">
<a href="#tile-spartan6-IOI_SN-IODELAY[0]:MUX.IOCLK">IODELAY[0]:MUX.IOCLK[0]</a>
</td>
<td title="R0.F27.B3">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TRAIN_PATTERN">OLOGIC[0]:TRAIN_PATTERN[3]</a>
</td>
<td title="R0.F28.B3">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[3]</a>
</td>
<td title="R0.F29.B3">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.ICE">IOICLK[1]:MUX.ICE[2]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B2">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TFF_LATCH">OLOGIC[0]:TFF_LATCH</a>
</td>
<td title="R0.F23.B2">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.OCE">IOICLK[1]:MUX.OCE[1]</a>
</td>
<td title="R0.F24.B2">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[6]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B2">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:MUX.T">OLOGIC[0]:MUX.T[0]</a>
</td>
<td title="R0.F28.B2">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[2]</a>
</td>
<td title="R0.F29.B2">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.ICE">IOICLK[1]:MUX.ICE[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B1">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:MUX.SR">OLOGIC[0]:MUX.SR[0]</a>
</td>
<td>-</td>
<td title="R0.F24.B1">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N[7]</a>
</td>
<td>-</td>
<td title="R0.F26.B1">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:MUX.IOCLK">IODELAY[1]:MUX.IOCLK[0]</a>
</td>
<td title="R0.F27.B1">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:TFF_RANK1_BYPASS">OLOGIC[0]:TFF_RANK1_BYPASS</a>
</td>
<td title="R0.F28.B1">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[1]</a>
</td>
<td title="R0.F29.B1">
<a href="#tile-spartan6-IOI_SN-IOICLK[1]:MUX.ICE">IOICLK[1]:MUX.ICE[1]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F22.B0">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:MUX.REV">OLOGIC[0]:MUX.REV[0]</a>
</td>
<td>-</td>
<td title="R0.F24.B0">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N[7]</a>
</td>
<td title="R0.F25.B0">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:TEST_PCOUNTER">IODELAY[1]:TEST_PCOUNTER</a>
</td>
<td>-</td>
<td title="R0.F27.B0">
<a href="#tile-spartan6-IOI_SN-OLOGIC[0]:OUTPUT_MODE">OLOGIC[0]:OUTPUT_MODE[0]</a>
</td>
<td title="R0.F28.B0">
<a href="#tile-spartan6-IOI_SN-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX[0]</a>
</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:BITSLIP_ENABLE">ILOGIC[0]:BITSLIP_ENABLE</th>
<th>0.F26.B22</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:CASCADE_ENABLE">ILOGIC[0]:CASCADE_ENABLE</th>
<th>0.F22.B34</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:DDR">ILOGIC[0]:DDR</th>
<th>0.F22.B40</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:ENABLE">ILOGIC[0]:ENABLE</th>
<th>0.F26.B32</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:ENABLE.IOCE">ILOGIC[0]:ENABLE.IOCE</th>
<th>0.F26.B26</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:IFF_INIT">ILOGIC[0]:IFF_INIT</th>
<th>0.F22.B38</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:IFF_LATCH">ILOGIC[0]:IFF_LATCH</th>
<th>0.F22.B33</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:IFF_REV_USED">ILOGIC[0]:IFF_REV_USED</th>
<th>0.F22.B35</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:IFF_SRVAL">ILOGIC[0]:IFF_SRVAL</th>
<th>0.F22.B37</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:IFF_SR_USED">ILOGIC[0]:IFF_SR_USED</th>
<th>0.F22.B39</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:ROW1_CLK_ENABLE">ILOGIC[0]:ROW1_CLK_ENABLE</th>
<th>0.F22.B45</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:ROW2_CLK_ENABLE">ILOGIC[0]:ROW2_CLK_ENABLE</th>
<th>0.F22.B44</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:ROW3_CLK_ENABLE">ILOGIC[0]:ROW3_CLK_ENABLE</th>
<th>0.F22.B46</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:ROW4_CLK_ENABLE">ILOGIC[0]:ROW4_CLK_ENABLE</th>
<th>0.F22.B47</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:BITSLIP_ENABLE">ILOGIC[1]:BITSLIP_ENABLE</th>
<th>0.F26.B17</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:CASCADE_ENABLE">ILOGIC[1]:CASCADE_ENABLE</th>
<th>0.F26.B16</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:DDR">ILOGIC[1]:DDR</th>
<th>0.F22.B60</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:ENABLE">ILOGIC[1]:ENABLE</th>
<th>0.F26.B35</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:ENABLE.IOCE">ILOGIC[1]:ENABLE.IOCE</th>
<th>0.F26.B24</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:IFF_INIT">ILOGIC[1]:IFF_INIT</th>
<th>0.F22.B41</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:IFF_LATCH">ILOGIC[1]:IFF_LATCH</th>
<th>0.F22.B63</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:IFF_REV_USED">ILOGIC[1]:IFF_REV_USED</th>
<th>0.F22.B59</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:IFF_SRVAL">ILOGIC[1]:IFF_SRVAL</th>
<th>0.F22.B55</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:IFF_SR_USED">ILOGIC[1]:IFF_SR_USED</th>
<th>0.F22.B42</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:ROW1_CLK_ENABLE">ILOGIC[1]:ROW1_CLK_ENABLE</th>
<th>0.F22.B50</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:ROW2_CLK_ENABLE">ILOGIC[1]:ROW2_CLK_ENABLE</th>
<th>0.F22.B51</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:ROW3_CLK_ENABLE">ILOGIC[1]:ROW3_CLK_ENABLE</th>
<th>0.F22.B49</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:ROW4_CLK_ENABLE">ILOGIC[1]:ROW4_CLK_ENABLE</th>
<th>0.F22.B48</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:DELAYCHAIN_OSC">IODELAY[0]:DELAYCHAIN_OSC</th>
<th>0.F23.B56</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:DIFF_PHASE_DETECTOR">IODELAY[0]:DIFF_PHASE_DETECTOR</th>
<th>0.F25.B55</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:ENABLE.ODATAIN">IODELAY[0]:ENABLE.ODATAIN</th>
<th>0.F29.B59</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_FIXED">IODELAY[0]:IDELAY_FIXED</th>
<th>0.F22.B52</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_FROM_HALF_MAX">IODELAY[0]:IDELAY_FROM_HALF_MAX</th>
<th>0.F28.B44</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:LUMPED_DELAY">IODELAY[0]:LUMPED_DELAY</th>
<th>0.F28.B52</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:LUMPED_DELAY_SELECT">IODELAY[0]:LUMPED_DELAY_SELECT</th>
<th>0.F28.B54</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:PLUS1">IODELAY[0]:PLUS1</th>
<th>0.F28.B45</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:TEST_GLITCH_FILTER">IODELAY[0]:TEST_GLITCH_FILTER</th>
<th>0.F29.B45</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:TEST_NCOUNTER">IODELAY[0]:TEST_NCOUNTER</th>
<th>0.F25.B51</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:TEST_PCOUNTER">IODELAY[0]:TEST_PCOUNTER</th>
<th>0.F25.B49</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:DELAYCHAIN_OSC">IODELAY[1]:DELAYCHAIN_OSC</th>
<th>0.F23.B7</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:DIFF_PHASE_DETECTOR">IODELAY[1]:DIFF_PHASE_DETECTOR</th>
<th>0.F25.B20</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:ENABLE.ODATAIN">IODELAY[1]:ENABLE.ODATAIN</th>
<th>0.F29.B4</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_FIXED">IODELAY[1]:IDELAY_FIXED</th>
<th>0.F22.B16</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_FROM_HALF_MAX">IODELAY[1]:IDELAY_FROM_HALF_MAX</th>
<th>0.F28.B19</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:LUMPED_DELAY">IODELAY[1]:LUMPED_DELAY</th>
<th>0.F28.B11</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:LUMPED_DELAY_SELECT">IODELAY[1]:LUMPED_DELAY_SELECT</th>
<th>0.F28.B9</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:TEST_GLITCH_FILTER">IODELAY[1]:TEST_GLITCH_FILTER</th>
<th>0.F29.B18</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:TEST_NCOUNTER">IODELAY[1]:TEST_NCOUNTER</th>
<th>0.F25.B12</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:TEST_PCOUNTER">IODELAY[1]:TEST_PCOUNTER</th>
<th>0.F25.B0</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY_COMMON:DIFF_PHASE_DETECTOR">IODELAY_COMMON:DIFF_PHASE_DETECTOR</th>
<th>0.F27.B63</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY_COMMON:DRP_ENABLE">IODELAY_COMMON:DRP_ENABLE</th>
<th>0.F25.B28</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY_COMMON:DRP_FROM_MCB">IODELAY_COMMON:DRP_FROM_MCB</th>
<th>0.F25.B46</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOI:MEM_PLL_DIV_EN">IOI:MEM_PLL_DIV_EN</th>
<th>0.F25.B56</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:INV.CLK0">IOICLK[0]:INV.CLK0</th>
<th>0.F29.B38</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:INV.CLK1">IOICLK[0]:INV.CLK1</th>
<th>0.F23.B38</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:INV.CLK2">IOICLK[0]:INV.CLK2</th>
<th>0.F29.B39</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:INV.CLK0">IOICLK[1]:INV.CLK0</th>
<th>0.F29.B25</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:INV.CLK1">IOICLK[1]:INV.CLK1</th>
<th>0.F23.B25</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:INV.CLK2">IOICLK[1]:INV.CLK2</th>
<th>0.F29.B24</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:CASCADE_ENABLE">OLOGIC[0]:CASCADE_ENABLE</th>
<th>0.F26.B46</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:DDR_OPPOSITE_EDGE">OLOGIC[0]:DDR_OPPOSITE_EDGE</th>
<th>0.F27.B14</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:ENABLE">OLOGIC[0]:ENABLE</th>
<th>0.F26.B28</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:ENABLE.IOCE">OLOGIC[0]:ENABLE.IOCE</th>
<th>0.F26.B27</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:MISR_ENABLE_CLK">OLOGIC[0]:MISR_ENABLE_CLK</th>
<th>0.F26.B13</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:MISR_ENABLE_DATA">OLOGIC[0]:MISR_ENABLE_DATA</th>
<th>0.F26.B12</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:MISR_RESET">OLOGIC[0]:MISR_RESET</th>
<th>0.F26.B10</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:OFF_CE_ENABLE">OLOGIC[0]:OFF_CE_ENABLE</th>
<th>0.F27.B11</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:OFF_CE_OR_DDR">OLOGIC[0]:OFF_CE_OR_DDR</th>
<th>0.F27.B10</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:OFF_INIT">OLOGIC[0]:OFF_INIT</th>
<th>0.F22.B9</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:OFF_LATCH">OLOGIC[0]:OFF_LATCH</th>
<th>0.F22.B13</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:OFF_RANK1_BYPASS">OLOGIC[0]:OFF_RANK1_BYPASS</th>
<th>0.F27.B15</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:OFF_RANK1_CLK_ENABLE">OLOGIC[0]:OFF_RANK1_CLK_ENABLE</th>
<th>0.F27.B9</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:OFF_RANK2_CLK_ENABLE">OLOGIC[0]:OFF_RANK2_CLK_ENABLE</th>
<th>0.F27.B8</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:OFF_REV_ENABLE">OLOGIC[0]:OFF_REV_ENABLE</th>
<th>0.F22.B11</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:OFF_SRVAL">OLOGIC[0]:OFF_SRVAL</th>
<th>0.F22.B8</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:OFF_SR_ENABLE">OLOGIC[0]:OFF_SR_ENABLE</th>
<th>0.F22.B12</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:TFF_CE_ENABLE">OLOGIC[0]:TFF_CE_ENABLE</th>
<th>0.F27.B4</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:TFF_CE_OR_DDR">OLOGIC[0]:TFF_CE_OR_DDR</th>
<th>0.F27.B5</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:TFF_INIT">OLOGIC[0]:TFF_INIT</th>
<th>0.F22.B6</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:TFF_LATCH">OLOGIC[0]:TFF_LATCH</th>
<th>0.F22.B2</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:TFF_RANK1_BYPASS">OLOGIC[0]:TFF_RANK1_BYPASS</th>
<th>0.F27.B1</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:TFF_RANK1_CLK_ENABLE">OLOGIC[0]:TFF_RANK1_CLK_ENABLE</th>
<th>0.F27.B6</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:TFF_RANK2_CLK_ENABLE">OLOGIC[0]:TFF_RANK2_CLK_ENABLE</th>
<th>0.F27.B7</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:TFF_REV_ENABLE">OLOGIC[0]:TFF_REV_ENABLE</th>
<th>0.F22.B4</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:TFF_SRVAL">OLOGIC[0]:TFF_SRVAL</th>
<th>0.F22.B7</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:TFF_SR_ENABLE">OLOGIC[0]:TFF_SR_ENABLE</th>
<th>0.F22.B3</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:CASCADE_ENABLE">OLOGIC[1]:CASCADE_ENABLE</th>
<th>0.F22.B30</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:DDR_OPPOSITE_EDGE">OLOGIC[1]:DDR_OPPOSITE_EDGE</th>
<th>0.F27.B29</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:ENABLE">OLOGIC[1]:ENABLE</th>
<th>0.F26.B31</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:ENABLE.IOCE">OLOGIC[1]:ENABLE.IOCE</th>
<th>0.F26.B25</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:MISR_ENABLE_CLK">OLOGIC[1]:MISR_ENABLE_CLK</th>
<th>0.F26.B14</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:MISR_ENABLE_DATA">OLOGIC[1]:MISR_ENABLE_DATA</th>
<th>0.F26.B15</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:MISR_RESET">OLOGIC[1]:MISR_RESET</th>
<th>0.F26.B11</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:OFF_CE_ENABLE">OLOGIC[1]:OFF_CE_ENABLE</th>
<th>0.F27.B27</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:OFF_CE_OR_DDR">OLOGIC[1]:OFF_CE_OR_DDR</th>
<th>0.F27.B26</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:OFF_INIT">OLOGIC[1]:OFF_INIT</th>
<th>0.F22.B25</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:OFF_LATCH">OLOGIC[1]:OFF_LATCH</th>
<th>0.F22.B29</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:OFF_RANK1_BYPASS">OLOGIC[1]:OFF_RANK1_BYPASS</th>
<th>0.F27.B34</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:OFF_RANK1_CLK_ENABLE">OLOGIC[1]:OFF_RANK1_CLK_ENABLE</th>
<th>0.F27.B25</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:OFF_RANK2_CLK_ENABLE">OLOGIC[1]:OFF_RANK2_CLK_ENABLE</th>
<th>0.F27.B24</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:OFF_REV_ENABLE">OLOGIC[1]:OFF_REV_ENABLE</th>
<th>0.F22.B27</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:OFF_SRVAL">OLOGIC[1]:OFF_SRVAL</th>
<th>0.F22.B24</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:OFF_SR_ENABLE">OLOGIC[1]:OFF_SR_ENABLE</th>
<th>0.F22.B28</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:TFF_CE_ENABLE">OLOGIC[1]:TFF_CE_ENABLE</th>
<th>0.F27.B20</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:TFF_CE_OR_DDR">OLOGIC[1]:TFF_CE_OR_DDR</th>
<th>0.F27.B21</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:TFF_INIT">OLOGIC[1]:TFF_INIT</th>
<th>0.F22.B22</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:TFF_LATCH">OLOGIC[1]:TFF_LATCH</th>
<th>0.F22.B18</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:TFF_RANK1_BYPASS">OLOGIC[1]:TFF_RANK1_BYPASS</th>
<th>0.F27.B19</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:TFF_RANK1_CLK_ENABLE">OLOGIC[1]:TFF_RANK1_CLK_ENABLE</th>
<th>0.F27.B22</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:TFF_RANK2_CLK_ENABLE">OLOGIC[1]:TFF_RANK2_CLK_ENABLE</th>
<th>0.F27.B23</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:TFF_REV_ENABLE">OLOGIC[1]:TFF_REV_ENABLE</th>
<th>0.F22.B20</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:TFF_SRVAL">OLOGIC[1]:TFF_SRVAL</th>
<th>0.F22.B23</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:TFF_SR_ENABLE">OLOGIC[1]:TFF_SR_ENABLE</th>
<th>0.F22.B19</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:DATA_WIDTH_RELOAD">ILOGIC[0]:DATA_WIDTH_RELOAD</th>
<th>0.F27.B39</th>
<th>0.F27.B38</th>
</tr>

</thead>

<tbody>
<tr><td>4</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:DATA_WIDTH_START">ILOGIC[0]:DATA_WIDTH_START</th>
<th>0.F26.B23</th>
<th>0.F26.B21</th>
</tr>

</thead>

<tbody>
<tr><td>2</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:IFF_CE_ENABLE">ILOGIC[0]:IFF_CE_ENABLE</th>
<th>0.F22.B31</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:IFF_DELAY_ENABLE">ILOGIC[0]:IFF_DELAY_ENABLE</th>
<th>0.F28.B55</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:IFF_SR_SYNC">ILOGIC[0]:IFF_SR_SYNC</th>
<th>0.F22.B32</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:I_DELAY_ENABLE">ILOGIC[0]:I_DELAY_ENABLE</th>
<th>0.F29.B57</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:IFF_CE_ENABLE">ILOGIC[1]:IFF_CE_ENABLE</th>
<th>0.F22.B57</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:IFF_DELAY_ENABLE">ILOGIC[1]:IFF_DELAY_ENABLE</th>
<th>0.F28.B8</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:IFF_SR_SYNC">ILOGIC[1]:IFF_SR_SYNC</th>
<th>0.F22.B62</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:I_DELAY_ENABLE">ILOGIC[1]:I_DELAY_ENABLE</th>
<th>0.F29.B6</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:OFF_SR_SYNC">OLOGIC[0]:OFF_SR_SYNC</th>
<th>0.F22.B10</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:TFF_SR_SYNC">OLOGIC[0]:TFF_SR_SYNC</th>
<th>0.F22.B5</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:OFF_SR_SYNC">OLOGIC[1]:OFF_SR_SYNC</th>
<th>0.F22.B26</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:TFF_SR_SYNC">OLOGIC[1]:TFF_SR_SYNC</th>
<th>0.F22.B21</th>
</tr>

</thead>

<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:MUX.CLK">ILOGIC[0]:MUX.CLK</th>
<th>0.F26.B41</th>
<th>0.F26.B40</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:MUX.CLK">ILOGIC[1]:MUX.CLK</th>
<th>0.F26.B43</th>
<th>0.F26.B42</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ICLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>ICLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:MUX.D">ILOGIC[0]:MUX.D</th>
<th>0.F23.B43</th>
<th>0.F23.B42</th>
</tr>

</thead>

<tbody>
<tr><td>IOB_I</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OTHER_IOB_I</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:MUX.Q1">ILOGIC[0]:MUX.Q1</th>
<th>0.F27.B46</th>
<th>0.F27.B47</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:MUX.Q2">ILOGIC[0]:MUX.Q2</th>
<th>0.F27.B45</th>
<th>0.F27.B44</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:MUX.Q3">ILOGIC[0]:MUX.Q3</th>
<th>0.F27.B42</th>
<th>0.F27.B43</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:MUX.Q4">ILOGIC[0]:MUX.Q4</th>
<th>0.F27.B41</th>
<th>0.F27.B40</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:MUX.Q1">ILOGIC[1]:MUX.Q1</th>
<th>0.F27.B49</th>
<th>0.F27.B48</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:MUX.Q2">ILOGIC[1]:MUX.Q2</th>
<th>0.F27.B50</th>
<th>0.F27.B51</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:MUX.Q3">ILOGIC[1]:MUX.Q3</th>
<th>0.F27.B53</th>
<th>0.F27.B52</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:MUX.Q4">ILOGIC[1]:MUX.Q4</th>
<th>0.F27.B54</th>
<th>0.F27.B55</th>
</tr>

</thead>

<tbody>
<tr><td>SHIFT_REGISTER</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NETWORKING</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>NETWORKING_PIPELINED</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>RETIMED</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:MUX.SR">ILOGIC[0]:MUX.SR</th>
<th>0.F22.B36</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:MUX.SR">ILOGIC[1]:MUX.SR</th>
<th>0.F22.B58</th>
</tr>

</thead>

<tbody>
<tr><td>OLOGIC_SR</td>
<td>0</td>
</tr>

<tr><td>INT</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-ILOGIC[0]:TSBYPASS_MUX">ILOGIC[0]:TSBYPASS_MUX</th>
<th>0.F29.B58</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:TSBYPASS_MUX">ILOGIC[1]:TSBYPASS_MUX</th>
<th>0.F29.B5</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>T</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:DATA_WIDTH_RELOAD">ILOGIC[1]:DATA_WIDTH_RELOAD</th>
<th>0.F27.B37</th>
<th>0.F27.B36</th>
<th>0.F27.B18</th>
</tr>

</thead>

<tbody>
<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-ILOGIC[1]:DATA_WIDTH_START">ILOGIC[1]:DATA_WIDTH_START</th>
<th>0.F26.B18</th>
<th>0.F26.B19</th>
<th>0.F26.B20</th>
</tr>

</thead>

<tbody>
<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>5</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:CAL_DELAY_MAX">IODELAY[0]:CAL_DELAY_MAX</th>
<th>0.F28.B56</th>
<th>0.F28.B57</th>
<th>0.F28.B58</th>
<th>0.F28.B59</th>
<th>0.F28.B60</th>
<th>0.F28.B61</th>
<th>0.F28.B62</th>
<th>0.F28.B63</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:DRP06">IODELAY[0]:DRP06</th>
<th>0.F28.B43</th>
<th>0.F28.B41</th>
<th>0.F28.B49</th>
<th>0.F28.B55</th>
<th>0.F28.B53</th>
<th>0.F28.B50</th>
<th>0.F28.B47</th>
<th>0.F28.B45</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:DRP07">IODELAY[0]:DRP07</th>
<th>0.F28.B42</th>
<th>0.F28.B40</th>
<th>0.F28.B48</th>
<th>0.F28.B54</th>
<th>0.F28.B52</th>
<th>0.F28.B51</th>
<th>0.F28.B46</th>
<th>0.F28.B44</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_N">IODELAY[0]:IDELAY_VALUE_N</th>
<th>0.F24.B62</th>
<th>0.F24.B60</th>
<th>0.F24.B58</th>
<th>0.F24.B56</th>
<th>0.F24.B55</th>
<th>0.F24.B53</th>
<th>0.F24.B51</th>
<th>0.F24.B49</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_VALUE_P">IODELAY[0]:IDELAY_VALUE_P</th>
<th>0.F24.B33</th>
<th>0.F24.B35</th>
<th>0.F24.B37</th>
<th>0.F24.B39</th>
<th>0.F24.B40</th>
<th>0.F24.B42</th>
<th>0.F24.B44</th>
<th>0.F24.B46</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_N">IODELAY[0]:ODELAY_VALUE_N</th>
<th>0.F24.B63</th>
<th>0.F24.B61</th>
<th>0.F24.B59</th>
<th>0.F24.B57</th>
<th>0.F24.B54</th>
<th>0.F24.B52</th>
<th>0.F24.B50</th>
<th>0.F24.B48</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:ODELAY_VALUE_P">IODELAY[0]:ODELAY_VALUE_P</th>
<th>0.F24.B32</th>
<th>0.F24.B34</th>
<th>0.F24.B36</th>
<th>0.F24.B38</th>
<th>0.F24.B41</th>
<th>0.F24.B43</th>
<th>0.F24.B45</th>
<th>0.F24.B47</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:CAL_DELAY_MAX">IODELAY[1]:CAL_DELAY_MAX</th>
<th>0.F28.B7</th>
<th>0.F28.B6</th>
<th>0.F28.B5</th>
<th>0.F28.B4</th>
<th>0.F28.B3</th>
<th>0.F28.B2</th>
<th>0.F28.B1</th>
<th>0.F28.B0</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:DRP06">IODELAY[1]:DRP06</th>
<th>0.F28.B20</th>
<th>0.F28.B22</th>
<th>0.F28.B14</th>
<th>0.F28.B8</th>
<th>0.F28.B10</th>
<th>0.F28.B13</th>
<th>0.F28.B16</th>
<th>0.F28.B18</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:DRP07">IODELAY[1]:DRP07</th>
<th>0.F28.B21</th>
<th>0.F28.B23</th>
<th>0.F28.B15</th>
<th>0.F28.B9</th>
<th>0.F28.B11</th>
<th>0.F28.B12</th>
<th>0.F28.B17</th>
<th>0.F28.B19</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_N">IODELAY[1]:IDELAY_VALUE_N</th>
<th>0.F24.B1</th>
<th>0.F24.B3</th>
<th>0.F24.B5</th>
<th>0.F24.B7</th>
<th>0.F24.B8</th>
<th>0.F24.B10</th>
<th>0.F24.B12</th>
<th>0.F24.B14</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_VALUE_P">IODELAY[1]:IDELAY_VALUE_P</th>
<th>0.F24.B30</th>
<th>0.F24.B28</th>
<th>0.F24.B26</th>
<th>0.F24.B24</th>
<th>0.F24.B23</th>
<th>0.F24.B21</th>
<th>0.F24.B19</th>
<th>0.F24.B17</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_N">IODELAY[1]:ODELAY_VALUE_N</th>
<th>0.F24.B0</th>
<th>0.F24.B2</th>
<th>0.F24.B4</th>
<th>0.F24.B6</th>
<th>0.F24.B9</th>
<th>0.F24.B11</th>
<th>0.F24.B13</th>
<th>0.F24.B15</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:ODELAY_VALUE_P">IODELAY[1]:ODELAY_VALUE_P</th>
<th>0.F24.B31</th>
<th>0.F24.B29</th>
<th>0.F24.B27</th>
<th>0.F24.B25</th>
<th>0.F24.B22</th>
<th>0.F24.B20</th>
<th>0.F24.B18</th>
<th>0.F24.B16</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:COUNTER_WRAPAROUND">IODELAY[0]:COUNTER_WRAPAROUND</th>
<th>0.F28.B46</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:COUNTER_WRAPAROUND">IODELAY[1]:COUNTER_WRAPAROUND</th>
<th>0.F28.B17</th>
</tr>

</thead>

<tbody>
<tr><td>WRAPAROUND</td>
<td>0</td>
</tr>

<tr><td>STAY_AT_LIMIT</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY[0]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB</th>
<th>0.F25.B54</th>
<th>0.F25.B44</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB">IODELAY[1]:DELAYCHAIN_OSC_OR_ODATAIN_LP_OR_IDRP2_MCB</th>
<th>0.F25.B19</th>
<th>0.F25.B9</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:EVENT_SEL">IODELAY[1]:EVENT_SEL</th>
<th>0.F28.B16</th>
<th>0.F28.B18</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY_COMMON:ENFFSCAN_DRP">IODELAY_COMMON:ENFFSCAN_DRP</th>
<th>0.F26.B9</th>
<th>0.F25.B43</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:DDR_ENABLE">IOICLK[0]:DDR_ENABLE</th>
<th>0.F29.B41</th>
<th>0.F29.B40</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:DDR_ENABLE">IOICLK[1]:DDR_ENABLE</th>
<th>0.F29.B23</th>
<th>0.F29.B22</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:DELAY_SRC">IODELAY[0]:DELAY_SRC</th>
<th>0.F28.B53</th>
<th>0.F28.B50</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:DELAY_SRC">IODELAY[1]:DELAY_SRC</th>
<th>0.F28.B10</th>
<th>0.F28.B13</th>
</tr>

</thead>

<tbody>
<tr><td>IO</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ODATAIN</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IDATAIN</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:DRP_ADDR">IODELAY[0]:DRP_ADDR</th>
<th>0.F28.B32</th>
<th>0.F28.B36</th>
<th>0.F28.B37</th>
<th>0.F28.B38</th>
<th>0.F28.B39</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:DRP_ADDR">IODELAY[1]:DRP_ADDR</th>
<th>0.F28.B31</th>
<th>0.F28.B27</th>
<th>0.F28.B26</th>
<th>0.F28.B25</th>
<th>0.F28.B24</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:ENABLE.CIN">IODELAY[0]:ENABLE.CIN</th>
<th>0.F23.B58</th>
<th>0.F23.B57</th>
<th>0.F23.B41</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:ENABLE.CIN">IODELAY[1]:ENABLE.CIN</th>
<th>0.F23.B22</th>
<th>0.F23.B6</th>
<th>0.F23.B5</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:IDELAY_MODE">IODELAY[0]:IDELAY_MODE</th>
<th>0.F23.B54</th>
<th>0.F23.B44</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:IDELAY_MODE">IODELAY[1]:IDELAY_MODE</th>
<th>0.F23.B19</th>
<th>0.F23.B9</th>
</tr>

</thead>

<tbody>
<tr><td>NORMAL</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:IODELAY_CHANGE">IODELAY[0]:IODELAY_CHANGE</th>
<th>0.F28.B51</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:IODELAY_CHANGE">IODELAY[1]:IODELAY_CHANGE</th>
<th>0.F28.B12</th>
</tr>

</thead>

<tbody>
<tr><td>CHANGE_ON_CLOCK</td>
<td>0</td>
</tr>

<tr><td>CHANGE_ON_DATA</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:MODE">IODELAY[0]:MODE</th>
<th>0.F29.B56</th>
<th>0.F23.B55</th>
<th>0.F29.B44</th>
<th>0.F29.B42</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:MODE">IODELAY[1]:MODE</th>
<th>0.F29.B7</th>
<th>0.F23.B8</th>
<th>0.F29.B21</th>
<th>0.F29.B19</th>
</tr>

</thead>

<tbody>
<tr><td>IODRP2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IODELAY2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>IODRP2_MCB</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IODELAY[0]:MUX.IOCLK">IODELAY[0]:MUX.IOCLK</th>
<th>0.F26.B3</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IODELAY[1]:MUX.IOCLK">IODELAY[1]:MUX.IOCLK</th>
<th>0.F26.B1</th>
</tr>

</thead>

<tbody>
<tr><td>ILOGIC_CLK</td>
<td>0</td>
</tr>

<tr><td>OLOGIC_CLK</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IODELAY_COMMON:MCB_ADDRESS">IODELAY_COMMON:MCB_ADDRESS</th>
<th>0.F25.B47</th>
<th>0.F25.B39</th>
<th>0.F25.B26</th>
<th>0.F25.B24</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:TRAIN_PATTERN">OLOGIC[0]:TRAIN_PATTERN</th>
<th>0.F27.B3</th>
<th>0.F27.B13</th>
<th>0.F27.B17</th>
<th>0.F27.B16</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:TRAIN_PATTERN">OLOGIC[1]:TRAIN_PATTERN</th>
<th>0.F27.B30</th>
<th>0.F27.B31</th>
<th>0.F27.B32</th>
<th>0.F27.B33</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IOI:MEM_PLL_POL_SEL">IOI:MEM_PLL_POL_SEL</th>
<th>0.F25.B57</th>
</tr>

</thead>

<tbody>
<tr><td>INVERTED</td>
<td>0</td>
</tr>

<tr><td>NOTINVERTED</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:DDR_ALIGNMENT">IOICLK[0]:DDR_ALIGNMENT</th>
<th>0.F29.B54</th>
<th>0.F29.B55</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:DDR_ALIGNMENT">IOICLK[1]:DDR_ALIGNMENT</th>
<th>0.F29.B9</th>
<th>0.F29.B8</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:MUX.CE0">IOICLK[0]:MUX.CE0</th>
<th>0.F29.B53</th>
<th>0.F29.B52</th>
<th>0.F29.B50</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:MUX.CE0">IOICLK[1]:MUX.CE0</th>
<th>0.F29.B10</th>
<th>0.F29.B11</th>
<th>0.F29.B13</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCE0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCE2</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCE0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:MUX.CE1">IOICLK[0]:MUX.CE1</th>
<th>0.F23.B53</th>
<th>0.F23.B52</th>
<th>0.F23.B51</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:MUX.CE1">IOICLK[1]:MUX.CE1</th>
<th>0.F23.B10</th>
<th>0.F23.B11</th>
<th>0.F23.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCE1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCE3</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCE1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK0">IOICLK[0]:MUX.CLK0</th>
<th>0.F29.B37</th>
<th>0.F29.B35</th>
<th>0.F29.B36</th>
<th>0.F29.B32</th>
<th>0.F29.B33</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK0">IOICLK[1]:MUX.CLK0</th>
<th>0.F29.B26</th>
<th>0.F29.B28</th>
<th>0.F29.B27</th>
<th>0.F29.B31</th>
<th>0.F29.B30</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK1">IOICLK[0]:MUX.CLK1</th>
<th>0.F23.B35</th>
<th>0.F23.B37</th>
<th>0.F23.B36</th>
<th>0.F23.B32</th>
<th>0.F23.B33</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK1">IOICLK[1]:MUX.CLK1</th>
<th>0.F23.B28</th>
<th>0.F23.B26</th>
<th>0.F23.B27</th>
<th>0.F23.B31</th>
<th>0.F23.B30</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IOCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>IOCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>PLLCLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:MUX.CLK2">IOICLK[0]:MUX.CLK2</th>
<th>0.F23.B40</th>
<th>0.F23.B39</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:MUX.CLK2">IOICLK[1]:MUX.CLK2</th>
<th>0.F23.B23</th>
<th>0.F23.B24</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PLLCLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PLLCLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:MUX.ICE">IOICLK[0]:MUX.ICE</th>
<th>0.F29.B60</th>
<th>0.F29.B62</th>
<th>0.F29.B61</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:MUX.OCE">IOICLK[0]:MUX.OCE</th>
<th>0.F23.B59</th>
<th>0.F23.B61</th>
<th>0.F23.B60</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:MUX.ICE">IOICLK[1]:MUX.ICE</th>
<th>0.F29.B3</th>
<th>0.F29.B1</th>
<th>0.F29.B2</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:MUX.OCE">IOICLK[1]:MUX.OCE</th>
<th>0.F23.B4</th>
<th>0.F23.B2</th>
<th>0.F23.B3</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CE0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CE1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:MUX.ICLK">IOICLK[0]:MUX.ICLK</th>
<th>0.F29.B48</th>
<th>0.F29.B49</th>
<th>0.F23.B46</th>
<th>0.F23.B47</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[0]:MUX.OCLK">IOICLK[0]:MUX.OCLK</th>
<th>0.F23.B49</th>
<th>0.F23.B50</th>
<th>0.F23.B45</th>
<th>0.F23.B48</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:MUX.ICLK">IOICLK[1]:MUX.ICLK</th>
<th>0.F29.B15</th>
<th>0.F29.B14</th>
<th>0.F23.B17</th>
<th>0.F23.B16</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-IOICLK[1]:MUX.OCLK">IOICLK[1]:MUX.OCLK</th>
<th>0.F23.B14</th>
<th>0.F23.B13</th>
<th>0.F23.B18</th>
<th>0.F23.B15</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CLK1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CLK2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DDR</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:MUX.CLK">OLOGIC[0]:MUX.CLK</th>
<th>0.F26.B37</th>
<th>0.F26.B36</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:MUX.CLK">OLOGIC[1]:MUX.CLK</th>
<th>0.F26.B39</th>
<th>0.F26.B38</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OCLK0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>OCLK1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:MUX.D">OLOGIC[0]:MUX.D</th>
<th>0.F27.B12</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:MUX.T">OLOGIC[0]:MUX.T</th>
<th>0.F27.B2</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:MUX.D">OLOGIC[1]:MUX.D</th>
<th>0.F27.B35</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:MUX.T">OLOGIC[1]:MUX.T</th>
<th>0.F27.B28</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
</tr>

<tr><td>MCB</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:MUX.OCE">OLOGIC[0]:MUX.OCE</th>
<th>0.F28.B43</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:MUX.OCE">OLOGIC[1]:MUX.OCE</th>
<th>0.F28.B20</th>
</tr>

</thead>

<tbody>
<tr><td>INT</td>
<td>0</td>
</tr>

<tr><td>PCI_CE</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:MUX.REV">OLOGIC[0]:MUX.REV</th>
<th>0.F22.B0</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:MUX.SR">OLOGIC[0]:MUX.SR</th>
<th>0.F22.B1</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:MUX.REV">OLOGIC[1]:MUX.REV</th>
<th>0.F22.B14</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:MUX.SR">OLOGIC[1]:MUX.SR</th>
<th>0.F22.B15</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
</tr>

<tr><td>INT</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:MUX.TRAIN">OLOGIC[0]:MUX.TRAIN</th>
<th>0.F26.B47</th>
<th>0.F26.B45</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:MUX.TRAIN">OLOGIC[1]:MUX.TRAIN</th>
<th>0.F26.B48</th>
<th>0.F26.B44</th>
</tr>

</thead>

<tbody>
<tr><td>GND</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>INT</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MCB</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:OMUX">OLOGIC[0]:OMUX</th>
<th>0.F28.B49</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:OMUX">OLOGIC[1]:OMUX</th>
<th>0.F28.B14</th>
</tr>

</thead>

<tbody>
<tr><td>OUTFF</td>
<td>0</td>
</tr>

<tr><td>D1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:OUTPUT_MODE">OLOGIC[0]:OUTPUT_MODE</th>
<th>0.F27.B0</th>
</tr>

</thead>

<tbody>
<tr><td>SINGLE_ENDED</td>
<td>0</td>
</tr>

<tr><td>DIFFERENTIAL</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOI_SN-OLOGIC[0]:TMUX">OLOGIC[0]:TMUX</th>
<th>0.F28.B41</th>
</tr>

<tr><th id="tile-spartan6-IOI_SN-OLOGIC[1]:TMUX">OLOGIC[1]:TMUX</th>
<th>0.F28.B22</th>
</tr>

</thead>

<tbody>
<tr><td>TFF</td>
<td>0</td>
</tr>

<tr><td>T1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-iob"><a class="header" href="#tile-iob">Tile IOB</a></h2>
<p>Cells: 0</p>
<h3 id="bel-iob0"><a class="header" href="#bel-iob0">Bel IOB[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOB bel IOB[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-iob1"><a class="header" href="#bel-iob1">Bel IOB[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOB bel IOB[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOB rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B0</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
</tr>

<tr><td>B79</td>
<td>-</td>
</tr>

<tr><td>B80</td>
<td>-</td>
</tr>

<tr><td>B81</td>
<td>-</td>
</tr>

<tr><td>B82</td>
<td>-</td>
</tr>

<tr><td>B83</td>
<td>-</td>
</tr>

<tr><td>B84</td>
<td>-</td>
</tr>

<tr><td>B85</td>
<td>-</td>
</tr>

<tr><td>B86</td>
<td>-</td>
</tr>

<tr><td>B87</td>
<td>-</td>
</tr>

<tr><td>B88</td>
<td>-</td>
</tr>

<tr><td>B89</td>
<td>-</td>
</tr>

<tr><td>B90</td>
<td>-</td>
</tr>

<tr><td>B91</td>
<td>-</td>
</tr>

<tr><td>B92</td>
<td>-</td>
</tr>

<tr><td>B93</td>
<td>-</td>
</tr>

<tr><td>B94</td>
<td>-</td>
</tr>

<tr><td>B95</td>
<td>-</td>
</tr>

<tr><td>B96</td>
<td>-</td>
</tr>

<tr><td>B97</td>
<td>-</td>
</tr>

<tr><td>B98</td>
<td>-</td>
</tr>

<tr><td>B99</td>
<td>-</td>
</tr>

<tr><td>B100</td>
<td>-</td>
</tr>

<tr><td>B101</td>
<td>-</td>
</tr>

<tr><td>B102</td>
<td>-</td>
</tr>

<tr><td>B103</td>
<td>-</td>
</tr>

<tr><td>B104</td>
<td>-</td>
</tr>

<tr><td>B105</td>
<td>-</td>
</tr>

<tr><td>B106</td>
<td>-</td>
</tr>

<tr><td>B107</td>
<td>-</td>
</tr>

<tr><td>B108</td>
<td>-</td>
</tr>

<tr><td>B109</td>
<td>-</td>
</tr>

<tr><td>B110</td>
<td>-</td>
</tr>

<tr><td>B111</td>
<td>-</td>
</tr>

<tr><td>B112</td>
<td>-</td>
</tr>

<tr><td>B113</td>
<td>-</td>
</tr>

<tr><td>B114</td>
<td>-</td>
</tr>

<tr><td>B115</td>
<td>-</td>
</tr>

<tr><td>B116</td>
<td>-</td>
</tr>

<tr><td>B117</td>
<td>-</td>
</tr>

<tr><td>B118</td>
<td>-</td>
</tr>

<tr><td>B119</td>
<td>-</td>
</tr>

<tr><td>B120</td>
<td>-</td>
</tr>

<tr><td>B121</td>
<td>-</td>
</tr>

<tr><td>B122</td>
<td>-</td>
</tr>

<tr><td>B123</td>
<td>-</td>
</tr>

<tr><td>B124</td>
<td>-</td>
</tr>

<tr><td>B125</td>
<td>-</td>
</tr>

<tr><td>B126</td>
<td>-</td>
</tr>

<tr><td>B127</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

### Bitstream
<div class="table-wrapper">
<table>
<caption>spartan6 IOB rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B127</td>
<td title="R0.F0.B127">
<a href="#tile-spartan6-IOB-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</a>
</td>
</tr>

<tr><td>B126</td>
<td>-</td>
</tr>

<tr><td>B125</td>
<td title="R0.F0.B125">
<a href="#tile-spartan6-IOB-IOB[1]:INV.I">IOB[1]:INV.I</a>
</td>
</tr>

<tr><td>B124</td>
<td title="R0.F0.B124">
<a href="#tile-spartan6-IOB-IOB[1]:PCI_INPUT">IOB[1]:PCI_INPUT</a>
</td>
</tr>

<tr><td>B123</td>
<td title="R0.F0.B123">
<a href="#tile-spartan6-IOB-IOB[1]:VREF_HV">IOB[1]:VREF_HV</a>
</td>
</tr>

<tr><td>B122</td>
<td title="R0.F0.B122">
<a href="#tile-spartan6-IOB-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B121</td>
<td title="R0.F0.B121">
<a href="#tile-spartan6-IOB-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B120</td>
<td title="R0.F0.B120">
<a href="#tile-spartan6-IOB-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B119</td>
<td title="R0.F0.B119">
<a href="#tile-spartan6-IOB-IOB[1]:SUSPEND">IOB[1]:SUSPEND[4]</a>
</td>
</tr>

<tr><td>B118</td>
<td title="R0.F0.B118">
<a href="#tile-spartan6-IOB-IOB[1]:SUSPEND">IOB[1]:SUSPEND[3]</a>
</td>
</tr>

<tr><td>B117</td>
<td title="R0.F0.B117">
<a href="#tile-spartan6-IOB-IOB[1]:SUSPEND">IOB[1]:SUSPEND[2]</a>
</td>
</tr>

<tr><td>B116</td>
<td title="R0.F0.B116">
<a href="#tile-spartan6-IOB-IOB[1]:SUSPEND">IOB[1]:SUSPEND[1]</a>
</td>
</tr>

<tr><td>B115</td>
<td title="R0.F0.B115">
<a href="#tile-spartan6-IOB-IOB[1]:SUSPEND">IOB[1]:SUSPEND[0]</a>
</td>
</tr>

<tr><td>B114</td>
<td title="R0.F0.B114">
<a href="#tile-spartan6-IOB-IOB[1]:PULLTYPE">IOB[1]:PULLTYPE[2]</a>
</td>
</tr>

<tr><td>B113</td>
<td title="R0.F0.B113">
<a href="#tile-spartan6-IOB-IOB[1]:PULLTYPE">IOB[1]:PULLTYPE[1]</a>
</td>
</tr>

<tr><td>B112</td>
<td title="R0.F0.B112">
<a href="#tile-spartan6-IOB-IOB[1]:PULLTYPE">IOB[1]:PULLTYPE[0]</a>
</td>
</tr>

<tr><td>B111</td>
<td title="R0.F0.B111">
<a href="#tile-spartan6-IOB-IOB[1]:PCI_CLAMP">IOB[1]:PCI_CLAMP</a>
</td>
</tr>

<tr><td>B110</td>
<td title="R0.F0.B110">
<a href="#tile-spartan6-IOB-IOB[1]:OUTPUT_LOW_VOLTAGE">IOB[1]:OUTPUT_LOW_VOLTAGE</a>
</td>
</tr>

<tr><td>B109</td>
<td title="R0.F0.B109">
<a href="#tile-spartan6-IOB-IOB[1]:PRE_EMPHASIS">IOB[1]:PRE_EMPHASIS</a>
</td>
</tr>

<tr><td>B108</td>
<td>-</td>
</tr>

<tr><td>B107</td>
<td title="R0.F0.B107">
<a href="#tile-spartan6-IOB-IOB[1]:DIFF_MODE">IOB[1]:DIFF_MODE[1]</a>
</td>
</tr>

<tr><td>B106</td>
<td title="R0.F0.B106">
<a href="#tile-spartan6-IOB-IOB[1]:DIFF_MODE">IOB[1]:DIFF_MODE[0]</a>
</td>
</tr>

<tr><td>B105</td>
<td title="R0.F0.B105">
<a href="#tile-spartan6-IOB-IOB[1]:LVDS_GROUP">IOB[1]:LVDS_GROUP</a>
</td>
</tr>

<tr><td>B104</td>
<td title="R0.F0.B104">
<a href="#tile-spartan6-IOB-IOB[1]:DIFF_OUTPUT_ENABLE">IOB[1]:DIFF_OUTPUT_ENABLE</a>
</td>
</tr>

<tr><td>B103</td>
<td title="R0.F0.B103">
<a href="#tile-spartan6-IOB-IOB[1]:NSLEW">IOB[1]:NSLEW[3]</a>
</td>
</tr>

<tr><td>B102</td>
<td title="R0.F0.B102">
<a href="#tile-spartan6-IOB-IOB[1]:NSLEW">~IOB[1]:NSLEW[2]</a>
</td>
</tr>

<tr><td>B101</td>
<td title="R0.F0.B101">
<a href="#tile-spartan6-IOB-IOB[1]:NSLEW">IOB[1]:NSLEW[1]</a>
</td>
</tr>

<tr><td>B100</td>
<td title="R0.F0.B100">
<a href="#tile-spartan6-IOB-IOB[1]:NSLEW">IOB[1]:NSLEW[0]</a>
</td>
</tr>

<tr><td>B99</td>
<td title="R0.F0.B99">
<a href="#tile-spartan6-IOB-IOB[1]:PSLEW">IOB[1]:PSLEW[3]</a>
</td>
</tr>

<tr><td>B98</td>
<td title="R0.F0.B98">
<a href="#tile-spartan6-IOB-IOB[1]:PSLEW">~IOB[1]:PSLEW[2]</a>
</td>
</tr>

<tr><td>B97</td>
<td title="R0.F0.B97">
<a href="#tile-spartan6-IOB-IOB[1]:PSLEW">IOB[1]:PSLEW[1]</a>
</td>
</tr>

<tr><td>B96</td>
<td title="R0.F0.B96">
<a href="#tile-spartan6-IOB-IOB[1]:PSLEW">IOB[1]:PSLEW[0]</a>
</td>
</tr>

<tr><td>B95</td>
<td>-</td>
</tr>

<tr><td>B94</td>
<td title="R0.F0.B94">
<a href="#tile-spartan6-IOB-IOB[1]:NTERM">IOB[1]:NTERM[6]</a>
</td>
</tr>

<tr><td>B93</td>
<td title="R0.F0.B93">
<a href="#tile-spartan6-IOB-IOB[1]:NTERM">IOB[1]:NTERM[5]</a>
</td>
</tr>

<tr><td>B92</td>
<td title="R0.F0.B92">
<a href="#tile-spartan6-IOB-IOB[1]:NTERM">IOB[1]:NTERM[4]</a>
</td>
</tr>

<tr><td>B91</td>
<td title="R0.F0.B91">
<a href="#tile-spartan6-IOB-IOB[1]:NTERM">IOB[1]:NTERM[3]</a>
</td>
</tr>

<tr><td>B90</td>
<td title="R0.F0.B90">
<a href="#tile-spartan6-IOB-IOB[1]:NTERM">IOB[1]:NTERM[2]</a>
</td>
</tr>

<tr><td>B89</td>
<td title="R0.F0.B89">
<a href="#tile-spartan6-IOB-IOB[1]:NTERM">IOB[1]:NTERM[1]</a>
</td>
</tr>

<tr><td>B88</td>
<td title="R0.F0.B88">
<a href="#tile-spartan6-IOB-IOB[1]:NTERM">IOB[1]:NTERM[0]</a>
</td>
</tr>

<tr><td>B87</td>
<td>-</td>
</tr>

<tr><td>B86</td>
<td title="R0.F0.B86">
<a href="#tile-spartan6-IOB-IOB[1]:NDRIVE">IOB[1]:NDRIVE[6]</a>
</td>
</tr>

<tr><td>B85</td>
<td title="R0.F0.B85">
<a href="#tile-spartan6-IOB-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[5]</a>
</td>
</tr>

<tr><td>B84</td>
<td title="R0.F0.B84">
<a href="#tile-spartan6-IOB-IOB[1]:NDRIVE">IOB[1]:NDRIVE[4]</a>
</td>
</tr>

<tr><td>B83</td>
<td title="R0.F0.B83">
<a href="#tile-spartan6-IOB-IOB[1]:NDRIVE">IOB[1]:NDRIVE[3]</a>
</td>
</tr>

<tr><td>B82</td>
<td title="R0.F0.B82">
<a href="#tile-spartan6-IOB-IOB[1]:NDRIVE">~IOB[1]:NDRIVE[2]</a>
</td>
</tr>

<tr><td>B81</td>
<td title="R0.F0.B81">
<a href="#tile-spartan6-IOB-IOB[1]:NDRIVE">IOB[1]:NDRIVE[1]</a>
</td>
</tr>

<tr><td>B80</td>
<td title="R0.F0.B80">
<a href="#tile-spartan6-IOB-IOB[1]:NDRIVE">IOB[1]:NDRIVE[0]</a>
</td>
</tr>

<tr><td>B79</td>
<td title="R0.F0.B79">
<a href="#tile-spartan6-IOB-IOB[1]:TML">IOB[1]:TML</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td title="R0.F0.B77">
<a href="#tile-spartan6-IOB-IOB[1]:PTERM">IOB[1]:PTERM[5]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R0.F0.B76">
<a href="#tile-spartan6-IOB-IOB[1]:PTERM">IOB[1]:PTERM[4]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R0.F0.B75">
<a href="#tile-spartan6-IOB-IOB[1]:PTERM">IOB[1]:PTERM[3]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R0.F0.B74">
<a href="#tile-spartan6-IOB-IOB[1]:PTERM">IOB[1]:PTERM[2]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R0.F0.B73">
<a href="#tile-spartan6-IOB-IOB[1]:PTERM">IOB[1]:PTERM[1]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R0.F0.B72">
<a href="#tile-spartan6-IOB-IOB[1]:PTERM">IOB[1]:PTERM[0]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td title="R0.F0.B69">
<a href="#tile-spartan6-IOB-IOB[1]:PDRIVE">IOB[1]:PDRIVE[5]</a>
</td>
</tr>

<tr><td>B68</td>
<td title="R0.F0.B68">
<a href="#tile-spartan6-IOB-IOB[1]:PDRIVE">IOB[1]:PDRIVE[4]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R0.F0.B67">
<a href="#tile-spartan6-IOB-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R0.F0.B66">
<a href="#tile-spartan6-IOB-IOB[1]:PDRIVE">IOB[1]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R0.F0.B65">
<a href="#tile-spartan6-IOB-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R0.F0.B64">
<a href="#tile-spartan6-IOB-IOB[1]:PDRIVE">~IOB[1]:PDRIVE[0]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R0.F0.B63">
<a href="#tile-spartan6-IOB-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R0.F0.B62">
<a href="#tile-spartan6-IOB-IOB[0]:VREF">IOB[0]:VREF</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R0.F0.B61">
<a href="#tile-spartan6-IOB-IOB[0]:INV.I">IOB[0]:INV.I</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R0.F0.B60">
<a href="#tile-spartan6-IOB-IOB[0]:PCI_INPUT">IOB[0]:PCI_INPUT</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R0.F0.B59">
<a href="#tile-spartan6-IOB-IOB[0]:VREF_HV">IOB[0]:VREF_HV</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R0.F0.B58">
<a href="#tile-spartan6-IOB-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[2]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R0.F0.B57">
<a href="#tile-spartan6-IOB-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[1]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R0.F0.B56">
<a href="#tile-spartan6-IOB-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE[0]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R0.F0.B55">
<a href="#tile-spartan6-IOB-IOB[0]:SUSPEND">IOB[0]:SUSPEND[4]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R0.F0.B54">
<a href="#tile-spartan6-IOB-IOB[0]:SUSPEND">IOB[0]:SUSPEND[3]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R0.F0.B53">
<a href="#tile-spartan6-IOB-IOB[0]:SUSPEND">IOB[0]:SUSPEND[2]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R0.F0.B52">
<a href="#tile-spartan6-IOB-IOB[0]:SUSPEND">IOB[0]:SUSPEND[1]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R0.F0.B51">
<a href="#tile-spartan6-IOB-IOB[0]:SUSPEND">IOB[0]:SUSPEND[0]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R0.F0.B50">
<a href="#tile-spartan6-IOB-IOB[0]:PULLTYPE">IOB[0]:PULLTYPE[2]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R0.F0.B49">
<a href="#tile-spartan6-IOB-IOB[0]:PULLTYPE">IOB[0]:PULLTYPE[1]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R0.F0.B48">
<a href="#tile-spartan6-IOB-IOB[0]:PULLTYPE">IOB[0]:PULLTYPE[0]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R0.F0.B47">
<a href="#tile-spartan6-IOB-IOB[0]:PCI_CLAMP">IOB[0]:PCI_CLAMP</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R0.F0.B46">
<a href="#tile-spartan6-IOB-IOB[0]:OUTPUT_LOW_VOLTAGE">IOB[0]:OUTPUT_LOW_VOLTAGE</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R0.F0.B45">
<a href="#tile-spartan6-IOB-IOB[0]:PRE_EMPHASIS">IOB[0]:PRE_EMPHASIS</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td title="R0.F0.B40">
<a href="#tile-spartan6-IOB-IOB[0]:DIFF_TERM">IOB[0]:DIFF_TERM</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R0.F0.B39">
<a href="#tile-spartan6-IOB-IOB[0]:NSLEW">IOB[0]:NSLEW[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R0.F0.B38">
<a href="#tile-spartan6-IOB-IOB[0]:NSLEW">~IOB[0]:NSLEW[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R0.F0.B37">
<a href="#tile-spartan6-IOB-IOB[0]:NSLEW">IOB[0]:NSLEW[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R0.F0.B36">
<a href="#tile-spartan6-IOB-IOB[0]:NSLEW">IOB[0]:NSLEW[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R0.F0.B35">
<a href="#tile-spartan6-IOB-IOB[0]:PSLEW">IOB[0]:PSLEW[3]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R0.F0.B34">
<a href="#tile-spartan6-IOB-IOB[0]:PSLEW">~IOB[0]:PSLEW[2]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R0.F0.B33">
<a href="#tile-spartan6-IOB-IOB[0]:PSLEW">IOB[0]:PSLEW[1]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R0.F0.B32">
<a href="#tile-spartan6-IOB-IOB[0]:PSLEW">IOB[0]:PSLEW[0]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td title="R0.F0.B30">
<a href="#tile-spartan6-IOB-IOB[0]:NTERM">IOB[0]:NTERM[6]</a>
</td>
</tr>

<tr><td>B29</td>
<td title="R0.F0.B29">
<a href="#tile-spartan6-IOB-IOB[0]:NTERM">IOB[0]:NTERM[5]</a>
</td>
</tr>

<tr><td>B28</td>
<td title="R0.F0.B28">
<a href="#tile-spartan6-IOB-IOB[0]:NTERM">IOB[0]:NTERM[4]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R0.F0.B27">
<a href="#tile-spartan6-IOB-IOB[0]:NTERM">IOB[0]:NTERM[3]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R0.F0.B26">
<a href="#tile-spartan6-IOB-IOB[0]:NTERM">IOB[0]:NTERM[2]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R0.F0.B25">
<a href="#tile-spartan6-IOB-IOB[0]:NTERM">IOB[0]:NTERM[1]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R0.F0.B24">
<a href="#tile-spartan6-IOB-IOB[0]:NTERM">IOB[0]:NTERM[0]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td title="R0.F0.B22">
<a href="#tile-spartan6-IOB-IOB[0]:NDRIVE">IOB[0]:NDRIVE[6]</a>
</td>
</tr>

<tr><td>B21</td>
<td title="R0.F0.B21">
<a href="#tile-spartan6-IOB-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[5]</a>
</td>
</tr>

<tr><td>B20</td>
<td title="R0.F0.B20">
<a href="#tile-spartan6-IOB-IOB[0]:NDRIVE">IOB[0]:NDRIVE[4]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R0.F0.B19">
<a href="#tile-spartan6-IOB-IOB[0]:NDRIVE">IOB[0]:NDRIVE[3]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R0.F0.B18">
<a href="#tile-spartan6-IOB-IOB[0]:NDRIVE">~IOB[0]:NDRIVE[2]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R0.F0.B17">
<a href="#tile-spartan6-IOB-IOB[0]:NDRIVE">IOB[0]:NDRIVE[1]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R0.F0.B16">
<a href="#tile-spartan6-IOB-IOB[0]:NDRIVE">IOB[0]:NDRIVE[0]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-spartan6-IOB-IOB[0]:TML">IOB[0]:TML</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-spartan6-IOB-IOB[0]:PTERM">IOB[0]:PTERM[5]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R0.F0.B12">
<a href="#tile-spartan6-IOB-IOB[0]:PTERM">IOB[0]:PTERM[4]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R0.F0.B11">
<a href="#tile-spartan6-IOB-IOB[0]:PTERM">IOB[0]:PTERM[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R0.F0.B10">
<a href="#tile-spartan6-IOB-IOB[0]:PTERM">IOB[0]:PTERM[2]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R0.F0.B9">
<a href="#tile-spartan6-IOB-IOB[0]:PTERM">IOB[0]:PTERM[1]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R0.F0.B8">
<a href="#tile-spartan6-IOB-IOB[0]:PTERM">IOB[0]:PTERM[0]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td title="R0.F0.B5">
<a href="#tile-spartan6-IOB-IOB[0]:PDRIVE">IOB[0]:PDRIVE[5]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R0.F0.B4">
<a href="#tile-spartan6-IOB-IOB[0]:PDRIVE">IOB[0]:PDRIVE[4]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R0.F0.B3">
<a href="#tile-spartan6-IOB-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[3]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R0.F0.B2">
<a href="#tile-spartan6-IOB-IOB[0]:PDRIVE">IOB[0]:PDRIVE[2]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R0.F0.B1">
<a href="#tile-spartan6-IOB-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[1]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R0.F0.B0">
<a href="#tile-spartan6-IOB-IOB[0]:PDRIVE">~IOB[0]:PDRIVE[0]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB[0]:DIFF_TERM">IOB[0]:DIFF_TERM</th>
<th>0.F0.B40</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[0]:INV.I">IOB[0]:INV.I</th>
<th>0.F0.B61</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[0]:OUTPUT_ENABLE">IOB[0]:OUTPUT_ENABLE</th>
<th>0.F0.B63</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[0]:OUTPUT_LOW_VOLTAGE">IOB[0]:OUTPUT_LOW_VOLTAGE</th>
<th>0.F0.B46</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[0]:PCI_CLAMP">IOB[0]:PCI_CLAMP</th>
<th>0.F0.B47</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[0]:PCI_INPUT">IOB[0]:PCI_INPUT</th>
<th>0.F0.B60</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[0]:PRE_EMPHASIS">IOB[0]:PRE_EMPHASIS</th>
<th>0.F0.B45</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[0]:TML">IOB[0]:TML</th>
<th>0.F0.B15</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[0]:VREF">IOB[0]:VREF</th>
<th>0.F0.B62</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[0]:VREF_HV">IOB[0]:VREF_HV</th>
<th>0.F0.B59</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:DIFF_OUTPUT_ENABLE">IOB[1]:DIFF_OUTPUT_ENABLE</th>
<th>0.F0.B104</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:INV.I">IOB[1]:INV.I</th>
<th>0.F0.B125</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:LVDS_GROUP">IOB[1]:LVDS_GROUP</th>
<th>0.F0.B105</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:OUTPUT_ENABLE">IOB[1]:OUTPUT_ENABLE</th>
<th>0.F0.B127</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:OUTPUT_LOW_VOLTAGE">IOB[1]:OUTPUT_LOW_VOLTAGE</th>
<th>0.F0.B110</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:PCI_CLAMP">IOB[1]:PCI_CLAMP</th>
<th>0.F0.B111</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:PCI_INPUT">IOB[1]:PCI_INPUT</th>
<th>0.F0.B124</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:PRE_EMPHASIS">IOB[1]:PRE_EMPHASIS</th>
<th>0.F0.B109</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:TML">IOB[1]:TML</th>
<th>0.F0.B79</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:VREF_HV">IOB[1]:VREF_HV</th>
<th>0.F0.B123</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB[0]:IBUF_MODE">IOB[0]:IBUF_MODE</th>
<th>0.F0.B58</th>
<th>0.F0.B57</th>
<th>0.F0.B56</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:IBUF_MODE">IOB[1]:IBUF_MODE</th>
<th>0.F0.B122</th>
<th>0.F0.B121</th>
<th>0.F0.B120</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>BYPASS_T</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>BYPASS_O</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS_VCCINT</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>CMOS_VCCO</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VREF</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>CMOS_VCCAUX</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB[0]:NDRIVE">IOB[0]:NDRIVE</th>
<th>0.F0.B22</th>
<th>0.F0.B21</th>
<th>0.F0.B20</th>
<th>0.F0.B19</th>
<th>0.F0.B18</th>
<th>0.F0.B17</th>
<th>0.F0.B16</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:NDRIVE">IOB[1]:NDRIVE</th>
<th>0.F0.B86</th>
<th>0.F0.B85</th>
<th>0.F0.B84</th>
<th>0.F0.B83</th>
<th>0.F0.B82</th>
<th>0.F0.B81</th>
<th>0.F0.B80</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[6]</td>
<td>~[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB[0]:NSLEW">IOB[0]:NSLEW</th>
<th>0.F0.B39</th>
<th>0.F0.B38</th>
<th>0.F0.B37</th>
<th>0.F0.B36</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[0]:PSLEW">IOB[0]:PSLEW</th>
<th>0.F0.B35</th>
<th>0.F0.B34</th>
<th>0.F0.B33</th>
<th>0.F0.B32</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:NSLEW">IOB[1]:NSLEW</th>
<th>0.F0.B103</th>
<th>0.F0.B102</th>
<th>0.F0.B101</th>
<th>0.F0.B100</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:PSLEW">IOB[1]:PSLEW</th>
<th>0.F0.B99</th>
<th>0.F0.B98</th>
<th>0.F0.B97</th>
<th>0.F0.B96</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[3]</td>
<td>~[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB[0]:NTERM">IOB[0]:NTERM</th>
<th>0.F0.B30</th>
<th>0.F0.B29</th>
<th>0.F0.B28</th>
<th>0.F0.B27</th>
<th>0.F0.B26</th>
<th>0.F0.B25</th>
<th>0.F0.B24</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:NTERM">IOB[1]:NTERM</th>
<th>0.F0.B94</th>
<th>0.F0.B93</th>
<th>0.F0.B92</th>
<th>0.F0.B91</th>
<th>0.F0.B90</th>
<th>0.F0.B89</th>
<th>0.F0.B88</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB[0]:PDRIVE">IOB[0]:PDRIVE</th>
<th>0.F0.B5</th>
<th>0.F0.B4</th>
<th>0.F0.B3</th>
<th>0.F0.B2</th>
<th>0.F0.B1</th>
<th>0.F0.B0</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:PDRIVE">IOB[1]:PDRIVE</th>
<th>0.F0.B69</th>
<th>0.F0.B68</th>
<th>0.F0.B67</th>
<th>0.F0.B66</th>
<th>0.F0.B65</th>
<th>0.F0.B64</th>
</tr>

</thead>

<tbody>
<tr><td>
mixed inversion
</td>
<td>[5]</td>
<td>[4]</td>
<td>~[3]</td>
<td>[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB[0]:PTERM">IOB[0]:PTERM</th>
<th>0.F0.B13</th>
<th>0.F0.B12</th>
<th>0.F0.B11</th>
<th>0.F0.B10</th>
<th>0.F0.B9</th>
<th>0.F0.B8</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:PTERM">IOB[1]:PTERM</th>
<th>0.F0.B77</th>
<th>0.F0.B76</th>
<th>0.F0.B75</th>
<th>0.F0.B74</th>
<th>0.F0.B73</th>
<th>0.F0.B72</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB[0]:PULLTYPE">IOB[0]:PULLTYPE</th>
<th>0.F0.B50</th>
<th>0.F0.B49</th>
<th>0.F0.B48</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:PULLTYPE">IOB[1]:PULLTYPE</th>
<th>0.F0.B114</th>
<th>0.F0.B113</th>
<th>0.F0.B112</th>
</tr>

</thead>

<tbody>
<tr><td>PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PULLUP</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>KEEPER</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB[0]:SUSPEND">IOB[0]:SUSPEND</th>
<th>0.F0.B55</th>
<th>0.F0.B54</th>
<th>0.F0.B53</th>
<th>0.F0.B52</th>
<th>0.F0.B51</th>
</tr>

<tr><th id="tile-spartan6-IOB-IOB[1]:SUSPEND">IOB[1]:SUSPEND</th>
<th>0.F0.B119</th>
<th>0.F0.B118</th>
<th>0.F0.B117</th>
<th>0.F0.B116</th>
<th>0.F0.B115</th>
</tr>

</thead>

<tbody>
<tr><td>3STATE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DRIVE_LAST_VALUE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3STATE_PULLDOWN</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>3STATE_PULLUP</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3STATE_KEEPER</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3STATE_OCT_ON</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-spartan6-IOB-IOB[1]:DIFF_MODE">IOB[1]:DIFF_MODE</th>
<th>0.F0.B107</th>
<th>0.F0.B106</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVDS</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>TMDS</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-ioi_clk_we"><a class="header" href="#tile-ioi_clk_we">Tile IOI_CLK_WE</a></h2>
<p>Cells: 0</p>
<h3 id="bel-ioi_clk_we"><a class="header" href="#bel-ioi_clk_we">Bel IOI_CLK_WE</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_CLK_WE bel IOI_CLK_WE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ioi_clk_we_term"><a class="header" href="#bel-ioi_clk_we_term">Bel IOI_CLK_WE_TERM</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_CLK_WE bel IOI_CLK_WE_TERM</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h2 id="tile-ioi_clk_sn"><a class="header" href="#tile-ioi_clk_sn">Tile IOI_CLK_SN</a></h2>
<p>Cells: 0</p>
<h3 id="bel-ioi_clk_sn"><a class="header" href="#bel-ioi_clk_sn">Bel IOI_CLK_SN</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 IOI_CLK_SN bel IOI_CLK_SN</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h2 id="tile-clkpin_buf"><a class="header" href="#tile-clkpin_buf">Tile CLKPIN_BUF</a></h2>
<p>Cells: 0</p>
<h3 id="bel-clkpin_buf"><a class="header" href="#bel-clkpin_buf">Bel CLKPIN_BUF</a></h3>
<div class="table-wrapper">
<table>
<caption>spartan6 CLKPIN_BUF bel CLKPIN_BUF</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h2 id="tables"><a class="header" href="#tables">Tables</a></h2>
<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="6">IOSTD:PDRIVE</th>
<th colspan="7">IOSTD:NDRIVE</th>
</tr>

<tr>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>BLVDS_25.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DIFF_MOBILE_DDR.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DIFF_MOBILE_DDR.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>DISPLAY_PORT.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DISPLAY_PORT.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_II.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_III.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_18.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>HSTL_III_18.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HSTL_I_18.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>I2C.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>I2C.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.12.2.5</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.12.3.3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.2.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.2.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.4.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.4.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.6.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.6.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12.8.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.8.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.12.2.5</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12_JEDEC.12.3.3</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.2.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12_JEDEC.2.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12_JEDEC.4.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.4.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.6.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12_JEDEC.6.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS12_JEDEC.8.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.8.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.12.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.16.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.16.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.4.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.4.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.6.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.6.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.8.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.8.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.12.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.12.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15_JEDEC.16.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15_JEDEC.16.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS15_JEDEC.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.4.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.4.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.6.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.6.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.8.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.8.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.12.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.12.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.16.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.16.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.24.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.24.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.4.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.4.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.6.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.6.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18.8.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.12.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.12.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18_JEDEC.16.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.16.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18_JEDEC.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.24.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.24.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.4.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.4.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.6.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.6.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.8.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS18_JEDEC.8.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.12.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.12.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.16.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.16.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.24.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.24.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.4.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.4.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.6.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.6.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS25.8.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.8.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.12.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.12.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.16.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.16.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.24.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.24.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.4.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.4.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.6.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.6.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVCMOS33.8.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.8.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL.12.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.12.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.16.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.16.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL.2.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.2.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.24.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.24.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.4.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.4.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.6.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>LVTTL.6.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVTTL.8.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL.8.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MOBILE_DDR.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>MOBILE_DDR.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI66_3.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SDIO.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SDIO.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SMBUS.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SMBUS.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL15_II.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_II.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL18_I.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_II.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL2_II.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL3_I.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL3_I.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SSTL3_II.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL3_II.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>TML_33.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_25.1200.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_25.1200.3.3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_25.1500.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_25.1500.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_25.1800.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_25.1800.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_25.2500.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_25.2500.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_25.3300.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_25.3300.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_50.1200.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_50.1200.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_50.1500.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_50.1500.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_50.1800.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_50.1800.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_50.2500.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_50.2500.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_50.3300.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_50.3300.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.1200.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.1200.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.1500.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.1500.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.1800.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.1800.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_75.2500.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_75.2500.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_75.3300.2.5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_75.3300.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="6">IOSTD:PTERM</th>
<th colspan="7">IOSTD:NTERM</th>
</tr>

<tr>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TML_33.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.1200.2.5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.1200.3.3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.1500.2.5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.1500.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.1800.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.1800.3.3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.2500.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.2500.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.3300.2.5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_25.3300.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.1200.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.1200.3.3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.1500.2.5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.1500.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.1800.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.1800.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.2500.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.2500.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.3300.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_50.3300.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.1200.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.1200.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.1500.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.1500.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.1800.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.1800.3.3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.2500.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.2500.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.3300.2.5</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>UNTUNED_SPLIT_75.3300.3.3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="4">IOSTD:PSLEW</th>
<th colspan="4">IOSTD:NSLEW</th>
</tr>

<tr>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>BLVDS_25</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DIFF_MOBILE_DDR</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>DISPLAY_PORT</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_III_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_II_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HSTL_I_18</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>I2C</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>IN_TERM</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS12_JEDEC.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS15_JEDEC.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18_JEDEC.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18_JEDEC.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS18_JEDEC.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS25.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVCMOS33.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL.FAST</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>LVTTL.QUIETIO</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>LVTTL.SLOW</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MOBILE_DDR</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>PCI33_3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PCI66_3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SDIO</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SMBUS</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL15_II</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>SSTL18_I</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL18_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_I</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL2_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL3_I</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>SSTL3_II</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>TML_33</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="12">IOSTD:LVDSBIAS</th>
</tr>

<tr>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>LVDS_25</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>LVDS_33</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MINI_LVDS_25</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>MINI_LVDS_33</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>PPDS_25</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>PPDS_33</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>RSDS_25</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>RSDS_33</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>TMDS_33</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>TML_33</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../spartan6/clock/spine.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../spartan6/pcilogicse.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../spartan6/clock/spine.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../spartan6/pcilogicse.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
