<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>template: I2C_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">template
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public 属性</a> &#124;
<a href="struct_i2_c___type_def-members.html">所有成员列表</a>  </div>
  <div class="headertitle"><div class="title">I2C_TypeDef结构体 参考</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public 属性</h2></td></tr>
<tr class="memitem:a817c2e1c0dfa05ed8a6ba5249d616157"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a30d73252a76db7957b34d98a551fc6ba"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#adc89a3e08c11d9bbb91581262ba683ad">CR</a></td></tr>
<tr class="memdesc:a30d73252a76db7957b34d98a551fc6ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register offset: 0x00  <a href="struct_i2_c___type_def.html#adc89a3e08c11d9bbb91581262ba683ad">更多...</a><br /></td></tr>
<tr class="separator:a30d73252a76db7957b34d98a551fc6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c76cae94a0cb6081bfa37842a67872f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a45f247d7510f336a1d255aceaceb8dbe">IC_CON</a></td></tr>
<tr class="separator:a7c76cae94a0cb6081bfa37842a67872f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a817c2e1c0dfa05ed8a6ba5249d616157"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a817c2e1c0dfa05ed8a6ba5249d616157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660219e180b70740c01ac96b62142035"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa071f4ce622a42f53b927e19dd93c77d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a7df5b97c89b1bc307bf5f574c54318cc">TAR</a></td></tr>
<tr class="memdesc:aa071f4ce622a42f53b927e19dd93c77d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target Address Register offset: 0x04  <a href="struct_i2_c___type_def.html#a7df5b97c89b1bc307bf5f574c54318cc">更多...</a><br /></td></tr>
<tr class="separator:aa071f4ce622a42f53b927e19dd93c77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2c861bd2e014a623b573e858f2ecb2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#aa958dd33cb1acc2553b2fabd45c915db">IC_TAR</a></td></tr>
<tr class="separator:afb2c861bd2e014a623b573e858f2ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660219e180b70740c01ac96b62142035"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a660219e180b70740c01ac96b62142035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a24a3f95b42addc9e27c4d445c70cfd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad35260543b4f1209e36c4ffab614e948"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a363f2b3b8e1ccf2f07508c630d9428d8">SAR</a></td></tr>
<tr class="memdesc:ad35260543b4f1209e36c4ffab614e948"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Address Register offset: 0x08  <a href="struct_i2_c___type_def.html#a363f2b3b8e1ccf2f07508c630d9428d8">更多...</a><br /></td></tr>
<tr class="separator:ad35260543b4f1209e36c4ffab614e948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff48e0c53fccbd76c75672bb50e518f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a24fce63d4e630ae88b1d8058ef6623b8">IC_SAR</a></td></tr>
<tr class="separator:a9ff48e0c53fccbd76c75672bb50e518f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a24a3f95b42addc9e27c4d445c70cfd"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2a24a3f95b42addc9e27c4d445c70cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee1459214f8ce441d3f42883a9415dce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#aee1459214f8ce441d3f42883a9415dce">IC_HS_MADDR_RESERVED</a></td></tr>
<tr class="memdesc:aee1459214f8ce441d3f42883a9415dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved Register offset: 0x0C  <a href="struct_i2_c___type_def.html#aee1459214f8ce441d3f42883a9415dce">更多...</a><br /></td></tr>
<tr class="separator:aee1459214f8ce441d3f42883a9415dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81bde492e4626efcdb2f6f52f68ddd7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adc4fd17cfa4d4b9c78814c2a8a0c1e1b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a838c70526e9ce59b85e24e6bbf6d1159">DR</a></td></tr>
<tr class="memdesc:adc4fd17cfa4d4b9c78814c2a8a0c1e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Command Register offset: 0x10  <a href="struct_i2_c___type_def.html#a838c70526e9ce59b85e24e6bbf6d1159">更多...</a><br /></td></tr>
<tr class="separator:adc4fd17cfa4d4b9c78814c2a8a0c1e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1e642b67c06efbf7df20cf429c1c1c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a74c648957aa6a4b514abbae1eead37d1">IC_DATA_CMD</a></td></tr>
<tr class="separator:a6a1e642b67c06efbf7df20cf429c1c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81bde492e4626efcdb2f6f52f68ddd7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac81bde492e4626efcdb2f6f52f68ddd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989787a610c9151f5ab5aecaa55fecf0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abec2e32e3a1480b3073690a7f0e6adb4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a69748915c24263f7ebace6a50eee584a">SSHR</a></td></tr>
<tr class="memdesc:abec2e32e3a1480b3073690a7f0e6adb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCL High Period Count for Std. Speed Register offset: 0x14  <a href="struct_i2_c___type_def.html#a69748915c24263f7ebace6a50eee584a">更多...</a><br /></td></tr>
<tr class="separator:abec2e32e3a1480b3073690a7f0e6adb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb99c79fb941161b5f1286f7008e2766"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a96ec3be05a303cc3fe135f21699f9859">IC_SS_SCL_HCNT</a></td></tr>
<tr class="separator:acb99c79fb941161b5f1286f7008e2766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989787a610c9151f5ab5aecaa55fecf0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a989787a610c9151f5ab5aecaa55fecf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad84d75836993aa794a75d049d1513e7b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a947ea71706e8756355f486c0e709a5e8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#ada7fe77955183928020d0d6d0ad8805c">SSLR</a></td></tr>
<tr class="memdesc:a947ea71706e8756355f486c0e709a5e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCL Low Period Count for Std. Speed Register offset: 0x18  <a href="struct_i2_c___type_def.html#ada7fe77955183928020d0d6d0ad8805c">更多...</a><br /></td></tr>
<tr class="separator:a947ea71706e8756355f486c0e709a5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f2fe440bdca2516486175ceb81b8ff"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#af3038bfad19f110c7ed7dc6c4fcb0eed">IC_SS_SCL_LCNT</a></td></tr>
<tr class="separator:a80f2fe440bdca2516486175ceb81b8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad84d75836993aa794a75d049d1513e7b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad84d75836993aa794a75d049d1513e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c7b5ccd7cad6fed0741b10f4045059"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1303d7fb8a8e2e9b6fa6308a7e5bd5ba"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#ae8d6905711ee489abf3db274e3261ff6">FSHR</a></td></tr>
<tr class="memdesc:a1303d7fb8a8e2e9b6fa6308a7e5bd5ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCL High Period Count for Fast Speed Register offset: 0x1C  <a href="struct_i2_c___type_def.html#ae8d6905711ee489abf3db274e3261ff6">更多...</a><br /></td></tr>
<tr class="separator:a1303d7fb8a8e2e9b6fa6308a7e5bd5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a76adaed4b3fa50995783be78c38fe1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a527274629cbdd07fcd33bdb6e7801ccc">IC_FS_SCL_HCNT</a></td></tr>
<tr class="separator:a1a76adaed4b3fa50995783be78c38fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c7b5ccd7cad6fed0741b10f4045059"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a25c7b5ccd7cad6fed0741b10f4045059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8076989c9379070351b2674bd098ae6b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0dc9edf490cb70a6d67b039cf49b00bc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a13e15ac732264e7407aacb977cf215b5">FSLR</a></td></tr>
<tr class="memdesc:a0dc9edf490cb70a6d67b039cf49b00bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCL Low Period Count for Fast Speed Register offset: 0x20  <a href="struct_i2_c___type_def.html#a13e15ac732264e7407aacb977cf215b5">更多...</a><br /></td></tr>
<tr class="separator:a0dc9edf490cb70a6d67b039cf49b00bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad588bc91fdac1b91a73843b30c9c6f25"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a6c17c6b376ae8491ac9ea529c3c9f551">IC_FS_SCL_LCNT</a></td></tr>
<tr class="separator:ad588bc91fdac1b91a73843b30c9c6f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8076989c9379070351b2674bd098ae6b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8076989c9379070351b2674bd098ae6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390a26fe3c680a67dcf552ee9b96a9a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a390a26fe3c680a67dcf552ee9b96a9a7">IC_HS_SCL_HCNT_RESERVED</a></td></tr>
<tr class="memdesc:a390a26fe3c680a67dcf552ee9b96a9a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved Register offset: 0x24  <a href="struct_i2_c___type_def.html#a390a26fe3c680a67dcf552ee9b96a9a7">更多...</a><br /></td></tr>
<tr class="separator:a390a26fe3c680a67dcf552ee9b96a9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a9cb23d66a02ad3cacd88313cd8ad6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a1a9cb23d66a02ad3cacd88313cd8ad6e">IC_HS_SCL_LCNT_RESERVED</a></td></tr>
<tr class="memdesc:a1a9cb23d66a02ad3cacd88313cd8ad6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved Register offset: 0x28  <a href="struct_i2_c___type_def.html#a1a9cb23d66a02ad3cacd88313cd8ad6e">更多...</a><br /></td></tr>
<tr class="separator:a1a9cb23d66a02ad3cacd88313cd8ad6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4bb471f8f9150f41968c7dd7c0f32c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3f5b374443d6272cc3c7c8462b7c485b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#aeceae3fae5f91df011aab436bd50e032">ISR</a></td></tr>
<tr class="memdesc:a3f5b374443d6272cc3c7c8462b7c485b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status Register offset: 0x2C  <a href="struct_i2_c___type_def.html#aeceae3fae5f91df011aab436bd50e032">更多...</a><br /></td></tr>
<tr class="separator:a3f5b374443d6272cc3c7c8462b7c485b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ed33c1dc952cd516e2f5117baa3f50"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#ad988440ffb000834585cd7f056e65636">IC_INTR_STAT</a></td></tr>
<tr class="separator:a03ed33c1dc952cd516e2f5117baa3f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4bb471f8f9150f41968c7dd7c0f32c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adc4bb471f8f9150f41968c7dd7c0f32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959997f523371cef1576b1f9d83652a1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5c25016d64231fe90426f9feffd46a0d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a79218afac77ce22478e88d3a17a958e5">IMR</a></td></tr>
<tr class="memdesc:a5c25016d64231fe90426f9feffd46a0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Mask Register offset: 0x30  <a href="struct_i2_c___type_def.html#a79218afac77ce22478e88d3a17a958e5">更多...</a><br /></td></tr>
<tr class="separator:a5c25016d64231fe90426f9feffd46a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0aa2f442a8873cca81085e72e161660"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a69b3ce915cf336492e0210b342c932e9">IC_INTR_MASK</a></td></tr>
<tr class="separator:ae0aa2f442a8873cca81085e72e161660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959997f523371cef1576b1f9d83652a1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a959997f523371cef1576b1f9d83652a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cca506f4bf6f8a5d2c7acce8dd1a69e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3de87386b5cd0b76552b0ae0171a2cf6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#acf3dd1ea6785dbf7a96dc07b09dd8dec">RAWISR</a></td></tr>
<tr class="memdesc:a3de87386b5cd0b76552b0ae0171a2cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAW Interrupt Status Register offset: 0x34  <a href="struct_i2_c___type_def.html#acf3dd1ea6785dbf7a96dc07b09dd8dec">更多...</a><br /></td></tr>
<tr class="separator:a3de87386b5cd0b76552b0ae0171a2cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f658ca6e143f3b87d7ed4276a29172"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a2cc3e0e1408060ff7807b98c0fe2ffba">IC_RAW_INTR_STAT</a></td></tr>
<tr class="separator:a46f658ca6e143f3b87d7ed4276a29172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cca506f4bf6f8a5d2c7acce8dd1a69e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7cca506f4bf6f8a5d2c7acce8dd1a69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a295240879c7a6bc899ab68d5e9ab8b83"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a602ad5e82a3f0342827ef8ee4376152e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a41fe7a622f7b2bb4466b7b28c6e65239">RXTLR</a></td></tr>
<tr class="memdesc:a602ad5e82a3f0342827ef8ee4376152e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Threshold Level Register offset: 0x38  <a href="struct_i2_c___type_def.html#a41fe7a622f7b2bb4466b7b28c6e65239">更多...</a><br /></td></tr>
<tr class="separator:a602ad5e82a3f0342827ef8ee4376152e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159044bd92577059a37151324ee58852"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#af974c21b3bcbaa31ea4290987fc0ffd2">IC_RX_TL</a></td></tr>
<tr class="separator:a159044bd92577059a37151324ee58852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a295240879c7a6bc899ab68d5e9ab8b83"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a295240879c7a6bc899ab68d5e9ab8b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09cbd6ed8e2b0dcf2923860c8eb42e61"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a215b3daecce06d87b05019eac02499a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a4c2e7f0257918a00a0c05acfdb126125">TXTLR</a></td></tr>
<tr class="memdesc:a215b3daecce06d87b05019eac02499a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Threshold Level Register offset: 0x3C  <a href="struct_i2_c___type_def.html#a4c2e7f0257918a00a0c05acfdb126125">更多...</a><br /></td></tr>
<tr class="separator:a215b3daecce06d87b05019eac02499a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b03804680a2805ebfc1bc6e2acba552"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#ae5232f2ecae376ecf43fe4b3cb855a9b">IC_TX_TL</a></td></tr>
<tr class="separator:a3b03804680a2805ebfc1bc6e2acba552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09cbd6ed8e2b0dcf2923860c8eb42e61"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a09cbd6ed8e2b0dcf2923860c8eb42e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eed9220395418c2f8f694dc35eb670a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aec5339c23c13d7ec10f6c9b1ecfd93d9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#adc7a8e56713092b24d610e7a2cf40413">ICR</a></td></tr>
<tr class="memdesc:aec5339c23c13d7ec10f6c9b1ecfd93d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear All Interrupt Register offset: 0x40  <a href="struct_i2_c___type_def.html#adc7a8e56713092b24d610e7a2cf40413">更多...</a><br /></td></tr>
<tr class="separator:aec5339c23c13d7ec10f6c9b1ecfd93d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de5fce0bd21d456f49dffb026f1f1cb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a22ff3e199936e034970bffef8a762a1b">IC_CLR_INTR</a></td></tr>
<tr class="separator:a8de5fce0bd21d456f49dffb026f1f1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eed9220395418c2f8f694dc35eb670a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0eed9220395418c2f8f694dc35eb670a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0322d354a927d50b7cd12e904574f3a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab0318a73556956b29699fcbf29b5bfe0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#ac98fd213f7c76e5307562a762ae332f8">RX_UNDER</a></td></tr>
<tr class="memdesc:ab0318a73556956b29699fcbf29b5bfe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RX_UNDER Interrupt Register offset: 0x44  <a href="struct_i2_c___type_def.html#ac98fd213f7c76e5307562a762ae332f8">更多...</a><br /></td></tr>
<tr class="separator:ab0318a73556956b29699fcbf29b5bfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19078b4c9fc0f49223a47ff57ec17651"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a675256260de082760a26a691e2c8e3dd">IC_CLR_RX_UNDER</a></td></tr>
<tr class="separator:a19078b4c9fc0f49223a47ff57ec17651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0322d354a927d50b7cd12e904574f3a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af0322d354a927d50b7cd12e904574f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a434799bb2257be7350cfb226a35cf"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a872145a716eb9ab19a0ceecea7bad87c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#ad4a3a78be1d6e9d7417f818491fa5fa9">RX_OVER</a></td></tr>
<tr class="memdesc:a872145a716eb9ab19a0ceecea7bad87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RX_OVER Interrupt Register offset: 0x48  <a href="struct_i2_c___type_def.html#ad4a3a78be1d6e9d7417f818491fa5fa9">更多...</a><br /></td></tr>
<tr class="separator:a872145a716eb9ab19a0ceecea7bad87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6dd3ad2e7b91cdac8c9d1b8c1fc0656"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a1176b31d92b1a0d052a58d557e609ed9">IC_CLR_RX_OVER</a></td></tr>
<tr class="separator:ae6dd3ad2e7b91cdac8c9d1b8c1fc0656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a434799bb2257be7350cfb226a35cf"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad6a434799bb2257be7350cfb226a35cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402f97fe66b86b64635223d3729d8e6c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acd06bc02110896dcd82957e931f08819"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#ade0d3f209232a6b860f7560e59e261af">TX_OVER</a></td></tr>
<tr class="memdesc:acd06bc02110896dcd82957e931f08819"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear TX_OVER Interrupt Register offset: 0x4C  <a href="struct_i2_c___type_def.html#ade0d3f209232a6b860f7560e59e261af">更多...</a><br /></td></tr>
<tr class="separator:acd06bc02110896dcd82957e931f08819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f243628ae4fb4c259ec68f28e6ef8af"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a7bfac93285163be0d6ffce1f484c7709">IC_CLR_TX_OVER</a></td></tr>
<tr class="separator:a5f243628ae4fb4c259ec68f28e6ef8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402f97fe66b86b64635223d3729d8e6c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a402f97fe66b86b64635223d3729d8e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab009c1450d3f96effb6c5da1f4a1f2f9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af7e6875d9a2ac245f63f2011e7000f7b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a0290927c045e77206a057b2bd247b5ea">RD_REQ</a></td></tr>
<tr class="memdesc:af7e6875d9a2ac245f63f2011e7000f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RD_REQ Interrupt Register offset: 0x50  <a href="struct_i2_c___type_def.html#a0290927c045e77206a057b2bd247b5ea">更多...</a><br /></td></tr>
<tr class="separator:af7e6875d9a2ac245f63f2011e7000f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c78bff8a7158f70b0ddfb110683e1ca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a473e82b036515a6eb3586db1dcc63984">IC_CLR_RD_REQ</a></td></tr>
<tr class="separator:a2c78bff8a7158f70b0ddfb110683e1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab009c1450d3f96effb6c5da1f4a1f2f9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab009c1450d3f96effb6c5da1f4a1f2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd771061e45ec29111846fa68e7b513"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aae8ed7fa612079c1861e6dea220ad343"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a6deffa3e4e1f386929cfdbc1c03b4201">TX_ABRT</a></td></tr>
<tr class="memdesc:aae8ed7fa612079c1861e6dea220ad343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear TX_ABRT Interrupt Register offset: 0x54  <a href="struct_i2_c___type_def.html#a6deffa3e4e1f386929cfdbc1c03b4201">更多...</a><br /></td></tr>
<tr class="separator:aae8ed7fa612079c1861e6dea220ad343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6176a64e42c73446c8848cca919f6d16"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a1f5eb309c0b44ab2bf0416985a378571">IC_CLR_TX_ABRT</a></td></tr>
<tr class="separator:a6176a64e42c73446c8848cca919f6d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd771061e45ec29111846fa68e7b513"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2fd771061e45ec29111846fa68e7b513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae5beda3b0ef90a6aec95e163bc8d4d7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a76ba0bf63e5c22b4b614dca1565b26ca"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a9b6341b34418288b8be7e7e3635162f2">RX_DONE</a></td></tr>
<tr class="memdesc:a76ba0bf63e5c22b4b614dca1565b26ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear RX_DONE Interrupt Register offset: 0x58  <a href="struct_i2_c___type_def.html#a9b6341b34418288b8be7e7e3635162f2">更多...</a><br /></td></tr>
<tr class="separator:a76ba0bf63e5c22b4b614dca1565b26ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbf387777f98eae203c05a25de23f0e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#ac7f8ca38093be576ba4489234d98c7eb">IC_CLR_RX_DONE</a></td></tr>
<tr class="separator:adfbf387777f98eae203c05a25de23f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae5beda3b0ef90a6aec95e163bc8d4d7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aae5beda3b0ef90a6aec95e163bc8d4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cba4213c42dfcc916b7248e324a808f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a688d21b04b14654cd1ef7abc0751d5ac"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a50cc73362adda6b23321dc50d7bc7576">ACTIV</a></td></tr>
<tr class="memdesc:a688d21b04b14654cd1ef7abc0751d5ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear ACTIVITY Interrupt Register offset: 0x5C  <a href="struct_i2_c___type_def.html#a50cc73362adda6b23321dc50d7bc7576">更多...</a><br /></td></tr>
<tr class="separator:a688d21b04b14654cd1ef7abc0751d5ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781275fbab36ac37784160348e0d3687"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a5fb49f181ce1cdb32fb41d2e831f5c33">IC_CLR_ACTIVITY</a></td></tr>
<tr class="separator:a781275fbab36ac37784160348e0d3687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cba4213c42dfcc916b7248e324a808f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0cba4213c42dfcc916b7248e324a808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e0ebaa01f9934943addd3b0e62fb15"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a85bd26985810e255dda51e7eb2cc298d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a8c7fa0748bfb926747c30fb2004793b8">STOP</a></td></tr>
<tr class="memdesc:a85bd26985810e255dda51e7eb2cc298d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear STOP_DET Interrupt Register offset: 0x60  <a href="struct_i2_c___type_def.html#a8c7fa0748bfb926747c30fb2004793b8">更多...</a><br /></td></tr>
<tr class="separator:a85bd26985810e255dda51e7eb2cc298d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae518de0370be503a70ea4bd79ea32bd6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#ad9fc4807236a0bc474213e04f4938199">IC_CLR_STOP_DET</a></td></tr>
<tr class="separator:ae518de0370be503a70ea4bd79ea32bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e0ebaa01f9934943addd3b0e62fb15"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a29e0ebaa01f9934943addd3b0e62fb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed27f1584c1da4f1d3f65e2e7425aef"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:add6b4ea93df0daf5f05a6bc400913983"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a6ab6daf40bb81f9776020a17f9155d38">START</a></td></tr>
<tr class="memdesc:add6b4ea93df0daf5f05a6bc400913983"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear START_DET Interrupt Register offset: 0x64  <a href="struct_i2_c___type_def.html#a6ab6daf40bb81f9776020a17f9155d38">更多...</a><br /></td></tr>
<tr class="separator:add6b4ea93df0daf5f05a6bc400913983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe547a440eb5e3fee6f1a4bcb436c341"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a88a0dda9fc3f0bbe0d8e90641c088942">IC_CLR_START_DET</a></td></tr>
<tr class="separator:afe547a440eb5e3fee6f1a4bcb436c341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed27f1584c1da4f1d3f65e2e7425aef"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1ed27f1584c1da4f1d3f65e2e7425aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559a2a2ae624738f90d22311ba7d53b4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aebb314b05d117552c7c90ba272e0d977"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a5d22f013dc3c262cc19b23047201b41a">GC</a></td></tr>
<tr class="memdesc:aebb314b05d117552c7c90ba272e0d977"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear GEN_CALL Interrupt Register offset: 0x68  <a href="struct_i2_c___type_def.html#a5d22f013dc3c262cc19b23047201b41a">更多...</a><br /></td></tr>
<tr class="separator:aebb314b05d117552c7c90ba272e0d977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c26f98de9d4a7ebc6859ec1e33193fe"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a4c79b6c6cc9deedbd513eacb0c1ff9a0">IC_CLR_GEN_CALL</a></td></tr>
<tr class="separator:a9c26f98de9d4a7ebc6859ec1e33193fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559a2a2ae624738f90d22311ba7d53b4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a559a2a2ae624738f90d22311ba7d53b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b63205a0de398a374e41e114de2023"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a09c5aa39a57105ebcd951b8d5b4e49d0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a6944b003c7e8ec525c910b26135b2ab7">ENR</a></td></tr>
<tr class="memdesc:a09c5aa39a57105ebcd951b8d5b4e49d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Register offset: 0x6C  <a href="struct_i2_c___type_def.html#a6944b003c7e8ec525c910b26135b2ab7">更多...</a><br /></td></tr>
<tr class="separator:a09c5aa39a57105ebcd951b8d5b4e49d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd9131ddfb1d6f56b01489d8cb4473d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#adcd5795ae2cf11d1dc5d45fd289d27b2">IC_ENABLE</a></td></tr>
<tr class="separator:a5bd9131ddfb1d6f56b01489d8cb4473d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b63205a0de398a374e41e114de2023"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae3b63205a0de398a374e41e114de2023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1929b92f1dc7fbe4e2f4497d9bba8fa8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a643476906c16b723a789fe06366ce298"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#aa4f0ac392c03361f800a2e08c1c38018">SR</a></td></tr>
<tr class="memdesc:a643476906c16b723a789fe06366ce298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status Register offset: 0x70  <a href="struct_i2_c___type_def.html#aa4f0ac392c03361f800a2e08c1c38018">更多...</a><br /></td></tr>
<tr class="separator:a643476906c16b723a789fe06366ce298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a221ebb2696d8b9a4cee80179f31c0b10"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a850e3ebde2ded6b9dce7eb7d1b025905">IC_STATUS</a></td></tr>
<tr class="separator:a221ebb2696d8b9a4cee80179f31c0b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1929b92f1dc7fbe4e2f4497d9bba8fa8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1929b92f1dc7fbe4e2f4497d9bba8fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d608744536c481febdd30a8f6820bb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a598e2ad8aa23660ff8fa1b0ac7c002a0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a3b692b2fa275e3dbed9632bbd160af71">TXFLR</a></td></tr>
<tr class="memdesc:a598e2ad8aa23660ff8fa1b0ac7c002a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Level Register offset: 0x74  <a href="struct_i2_c___type_def.html#a3b692b2fa275e3dbed9632bbd160af71">更多...</a><br /></td></tr>
<tr class="separator:a598e2ad8aa23660ff8fa1b0ac7c002a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b3a00317b55692257e98587a60e44b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a1d1abd31732073c258bbe0a16a8a268b">IC_TXFLR</a></td></tr>
<tr class="separator:a90b3a00317b55692257e98587a60e44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d608744536c481febdd30a8f6820bb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a41d608744536c481febdd30a8f6820bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2603b25986ae966e81001965e24508"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2463ffbc8991f978ae02add636cb8ee2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#aebfa49cabc9d990062548c5bc8155ad1">RXFLR</a></td></tr>
<tr class="memdesc:a2463ffbc8991f978ae02add636cb8ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Level Register offset: 0x78  <a href="struct_i2_c___type_def.html#aebfa49cabc9d990062548c5bc8155ad1">更多...</a><br /></td></tr>
<tr class="separator:a2463ffbc8991f978ae02add636cb8ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf44ce2559083ae39087b7bf0f72589"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a6e396843409b9ced8c1aa663918d35e2">IC_RXFLR</a></td></tr>
<tr class="separator:aabf44ce2559083ae39087b7bf0f72589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2603b25986ae966e81001965e24508"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abc2603b25986ae966e81001965e24508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7160a2b56a204d7243a3609cb96c0d29"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a443556e35e8e463c9b81537737f0aacd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a557cd0b5563d5b3eee48568aa2676886">HOLD</a></td></tr>
<tr class="memdesc:a443556e35e8e463c9b81537737f0aacd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDA Hold Time Register offset: 0x7C  <a href="struct_i2_c___type_def.html#a557cd0b5563d5b3eee48568aa2676886">更多...</a><br /></td></tr>
<tr class="separator:a443556e35e8e463c9b81537737f0aacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e16138e6e38bd183d040ee9fa0eb41f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a2d7b0f42371c70dd654cbe5a7f8d4589">IC_SDA_HOLD</a></td></tr>
<tr class="separator:a1e16138e6e38bd183d040ee9fa0eb41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7160a2b56a204d7243a3609cb96c0d29"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7160a2b56a204d7243a3609cb96c0d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcd7e1752350502ded6e468985da741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#abdcd7e1752350502ded6e468985da741">RESERVED28</a></td></tr>
<tr class="separator:abdcd7e1752350502ded6e468985da741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8977811b05a4936a5e9e240328383c76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a8977811b05a4936a5e9e240328383c76">RESERVED29</a></td></tr>
<tr class="memdesc:a8977811b05a4936a5e9e240328383c76"><td class="mdescLeft">&#160;</td><td class="mdescRight">IC_TX_ABRT_SOURCE_RESERVED;  <a href="struct_i2_c___type_def.html#a8977811b05a4936a5e9e240328383c76">更多...</a><br /></td></tr>
<tr class="separator:a8977811b05a4936a5e9e240328383c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f22e7e7c2c32b36b293cbeee0f62eb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a578ff1d71d2f2bb9741760d8bee505cf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a652a3da98e6d63b5c44e968486835380">DMA</a></td></tr>
<tr class="memdesc:a578ff1d71d2f2bb9741760d8bee505cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Control Register offset: 0x88  <a href="struct_i2_c___type_def.html#a652a3da98e6d63b5c44e968486835380">更多...</a><br /></td></tr>
<tr class="separator:a578ff1d71d2f2bb9741760d8bee505cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a179c9310c569b9936ba64a747d4f2f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#ac951cee9028241e18b8a42895cc3196d">IC_DMA_CR</a></td></tr>
<tr class="separator:a6a179c9310c569b9936ba64a747d4f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f22e7e7c2c32b36b293cbeee0f62eb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a27f22e7e7c2c32b36b293cbeee0f62eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">IC_SLV_DATA_NACK_ONLY_RESERVED;  <a href="struct_i2_c___type_def.html#a27f22e7e7c2c32b36b293cbeee0f62eb">更多...</a><br /></td></tr>
<tr class="separator:a27f22e7e7c2c32b36b293cbeee0f62eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519f878ec0373e2d9daac08f49dc5ffa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a519f878ec0373e2d9daac08f49dc5ffa">RESERVED30</a></td></tr>
<tr class="separator:a519f878ec0373e2d9daac08f49dc5ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab4f65ec50b8d87e23f6548e26284bc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#aab4f65ec50b8d87e23f6548e26284bc0">RESERVED31</a></td></tr>
<tr class="memdesc:aab4f65ec50b8d87e23f6548e26284bc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">IC_DMA_TDLR_RESERVED;  <a href="struct_i2_c___type_def.html#aab4f65ec50b8d87e23f6548e26284bc0">更多...</a><br /></td></tr>
<tr class="separator:aab4f65ec50b8d87e23f6548e26284bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5185500c5dc5d9de462872e3995fe10"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af9702a35a16771e6fc3ee9a180689698"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#aeb95ce9c1f76f393b882da481303ae0c">SETUP</a></td></tr>
<tr class="memdesc:af9702a35a16771e6fc3ee9a180689698"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDA Setup Time Register offset: 0x94  <a href="struct_i2_c___type_def.html#aeb95ce9c1f76f393b882da481303ae0c">更多...</a><br /></td></tr>
<tr class="separator:af9702a35a16771e6fc3ee9a180689698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec13c12852b0f55b192c48a09286476"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#af9ed558315b6a9b86790fe225b862d78">IC_SDA_SETUP</a></td></tr>
<tr class="separator:a8ec13c12852b0f55b192c48a09286476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5185500c5dc5d9de462872e3995fe10"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac5185500c5dc5d9de462872e3995fe10"><td class="mdescLeft">&#160;</td><td class="mdescRight">IC_DMA_RDLR_RESERVED;  <a href="struct_i2_c___type_def.html#ac5185500c5dc5d9de462872e3995fe10">更多...</a><br /></td></tr>
<tr class="separator:ac5185500c5dc5d9de462872e3995fe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49f159eaa0cff21ece722c0aefb3512"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adb2b7d4aa9ac8429f907070984d63b4b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a329c146b660ed1259939c486303c5108">GCR</a></td></tr>
<tr class="memdesc:adb2b7d4aa9ac8429f907070984d63b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ACK General Call Register offset: 0x98  <a href="struct_i2_c___type_def.html#a329c146b660ed1259939c486303c5108">更多...</a><br /></td></tr>
<tr class="separator:adb2b7d4aa9ac8429f907070984d63b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed28cd739ef3ff3a19927e5b86c2f529"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_i2_c___type_def.html#a3329c9cf5343e0834253c68417a5508f">IC_ACK_GENERAL_CALL</a></td></tr>
<tr class="separator:aed28cd739ef3ff3a19927e5b86c2f529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49f159eaa0cff21ece722c0aefb3512"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae49f159eaa0cff21ece722c0aefb3512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e08bc16ca65357d82e6849a5a3a0f9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a7e08bc16ca65357d82e6849a5a3a0f9a">RESERVED32a</a></td></tr>
<tr class="separator:a7e08bc16ca65357d82e6849a5a3a0f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeaec5293b26221a0e8ac9cdff444ca6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#afeaec5293b26221a0e8ac9cdff444ca6">RESERVED33</a></td></tr>
<tr class="memdesc:afeaec5293b26221a0e8ac9cdff444ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">_RESERVED; offset: 0x9C  <a href="struct_i2_c___type_def.html#afeaec5293b26221a0e8ac9cdff444ca6">更多...</a><br /></td></tr>
<tr class="separator:afeaec5293b26221a0e8ac9cdff444ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94a81342104b09a0a9345ca42f6ef32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#ad94a81342104b09a0a9345ca42f6ef32">RESERVED34</a></td></tr>
<tr class="memdesc:ad94a81342104b09a0a9345ca42f6ef32"><td class="mdescLeft">&#160;</td><td class="mdescRight">_RESERVED; offset: 0xA0  <a href="struct_i2_c___type_def.html#ad94a81342104b09a0a9345ca42f6ef32">更多...</a><br /></td></tr>
<tr class="separator:ad94a81342104b09a0a9345ca42f6ef32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13dca44a319fd4ca8cccee3495e30a1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a13dca44a319fd4ca8cccee3495e30a1b">RESERVED35</a></td></tr>
<tr class="memdesc:a13dca44a319fd4ca8cccee3495e30a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">_RESERVED; offset: 0xA4  <a href="struct_i2_c___type_def.html#a13dca44a319fd4ca8cccee3495e30a1b">更多...</a><br /></td></tr>
<tr class="separator:a13dca44a319fd4ca8cccee3495e30a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdfd57632c0345472fee19ec48fbd6fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#acdfd57632c0345472fee19ec48fbd6fa">RESERVED36</a></td></tr>
<tr class="memdesc:acdfd57632c0345472fee19ec48fbd6fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">_RESERVED; offset: 0xA8  <a href="struct_i2_c___type_def.html#acdfd57632c0345472fee19ec48fbd6fa">更多...</a><br /></td></tr>
<tr class="separator:acdfd57632c0345472fee19ec48fbd6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd3e50496f68768e47971e04886275c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#a2dd3e50496f68768e47971e04886275c">SLVMASK</a></td></tr>
<tr class="memdesc:a2dd3e50496f68768e47971e04886275c"><td class="mdescLeft">&#160;</td><td class="mdescRight">_RESERVED; offset: 0xAC      <a href="struct_i2_c___type_def.html#a2dd3e50496f68768e47971e04886275c">更多...</a><br /></td></tr>
<tr class="separator:a2dd3e50496f68768e47971e04886275c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0f2f19a237ef73c3e74bd00b6c8774"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html#aff0f2f19a237ef73c3e74bd00b6c8774">SLVRCVADDR</a></td></tr>
<tr class="memdesc:aff0f2f19a237ef73c3e74bd00b6c8774"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Mode Address Register offset: 0xB4  <a href="struct_i2_c___type_def.html#aff0f2f19a237ef73c3e74bd00b6c8774">更多...</a><br /></td></tr>
<tr class="separator:aff0f2f19a237ef73c3e74bd00b6c8774"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<div class="textblock">
<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00060">60</a> 行定义.</p>
</div><h2 class="groupheader">类成员变量说明</h2>
<a id="a817c2e1c0dfa05ed8a6ba5249d616157" name="a817c2e1c0dfa05ed8a6ba5249d616157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a817c2e1c0dfa05ed8a6ba5249d616157">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@131</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a660219e180b70740c01ac96b62142035" name="a660219e180b70740c01ac96b62142035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a660219e180b70740c01ac96b62142035">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@133</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a24a3f95b42addc9e27c4d445c70cfd" name="a2a24a3f95b42addc9e27c4d445c70cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a24a3f95b42addc9e27c4d445c70cfd">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@135</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac81bde492e4626efcdb2f6f52f68ddd7" name="ac81bde492e4626efcdb2f6f52f68ddd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac81bde492e4626efcdb2f6f52f68ddd7">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@137</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a989787a610c9151f5ab5aecaa55fecf0" name="a989787a610c9151f5ab5aecaa55fecf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989787a610c9151f5ab5aecaa55fecf0">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@139</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad84d75836993aa794a75d049d1513e7b" name="ad84d75836993aa794a75d049d1513e7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad84d75836993aa794a75d049d1513e7b">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@141</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25c7b5ccd7cad6fed0741b10f4045059" name="a25c7b5ccd7cad6fed0741b10f4045059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25c7b5ccd7cad6fed0741b10f4045059">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@143</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8076989c9379070351b2674bd098ae6b" name="a8076989c9379070351b2674bd098ae6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8076989c9379070351b2674bd098ae6b">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@145</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc4bb471f8f9150f41968c7dd7c0f32c" name="adc4bb471f8f9150f41968c7dd7c0f32c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc4bb471f8f9150f41968c7dd7c0f32c">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@147</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a959997f523371cef1576b1f9d83652a1" name="a959997f523371cef1576b1f9d83652a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a959997f523371cef1576b1f9d83652a1">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@149</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cca506f4bf6f8a5d2c7acce8dd1a69e" name="a7cca506f4bf6f8a5d2c7acce8dd1a69e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cca506f4bf6f8a5d2c7acce8dd1a69e">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@151</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a295240879c7a6bc899ab68d5e9ab8b83" name="a295240879c7a6bc899ab68d5e9ab8b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a295240879c7a6bc899ab68d5e9ab8b83">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@153</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09cbd6ed8e2b0dcf2923860c8eb42e61" name="a09cbd6ed8e2b0dcf2923860c8eb42e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09cbd6ed8e2b0dcf2923860c8eb42e61">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@155</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eed9220395418c2f8f694dc35eb670a" name="a0eed9220395418c2f8f694dc35eb670a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eed9220395418c2f8f694dc35eb670a">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@157</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0322d354a927d50b7cd12e904574f3a" name="af0322d354a927d50b7cd12e904574f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0322d354a927d50b7cd12e904574f3a">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@159</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6a434799bb2257be7350cfb226a35cf" name="ad6a434799bb2257be7350cfb226a35cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a434799bb2257be7350cfb226a35cf">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@161</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a402f97fe66b86b64635223d3729d8e6c" name="a402f97fe66b86b64635223d3729d8e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a402f97fe66b86b64635223d3729d8e6c">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@163</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab009c1450d3f96effb6c5da1f4a1f2f9" name="ab009c1450d3f96effb6c5da1f4a1f2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab009c1450d3f96effb6c5da1f4a1f2f9">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@165</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fd771061e45ec29111846fa68e7b513" name="a2fd771061e45ec29111846fa68e7b513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fd771061e45ec29111846fa68e7b513">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@167</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae5beda3b0ef90a6aec95e163bc8d4d7" name="aae5beda3b0ef90a6aec95e163bc8d4d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae5beda3b0ef90a6aec95e163bc8d4d7">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@169</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cba4213c42dfcc916b7248e324a808f" name="a0cba4213c42dfcc916b7248e324a808f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cba4213c42dfcc916b7248e324a808f">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@171</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29e0ebaa01f9934943addd3b0e62fb15" name="a29e0ebaa01f9934943addd3b0e62fb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e0ebaa01f9934943addd3b0e62fb15">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@173</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ed27f1584c1da4f1d3f65e2e7425aef" name="a1ed27f1584c1da4f1d3f65e2e7425aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ed27f1584c1da4f1d3f65e2e7425aef">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@175</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a559a2a2ae624738f90d22311ba7d53b4" name="a559a2a2ae624738f90d22311ba7d53b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559a2a2ae624738f90d22311ba7d53b4">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@177</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3b63205a0de398a374e41e114de2023" name="ae3b63205a0de398a374e41e114de2023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b63205a0de398a374e41e114de2023">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@179</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1929b92f1dc7fbe4e2f4497d9bba8fa8" name="a1929b92f1dc7fbe4e2f4497d9bba8fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1929b92f1dc7fbe4e2f4497d9bba8fa8">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@181</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41d608744536c481febdd30a8f6820bb" name="a41d608744536c481febdd30a8f6820bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41d608744536c481febdd30a8f6820bb">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@183</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc2603b25986ae966e81001965e24508" name="abc2603b25986ae966e81001965e24508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2603b25986ae966e81001965e24508">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@185</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7160a2b56a204d7243a3609cb96c0d29" name="a7160a2b56a204d7243a3609cb96c0d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7160a2b56a204d7243a3609cb96c0d29">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@187</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27f22e7e7c2c32b36b293cbeee0f62eb" name="a27f22e7e7c2c32b36b293cbeee0f62eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27f22e7e7c2c32b36b293cbeee0f62eb">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@189</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IC_SLV_DATA_NACK_ONLY_RESERVED; </p>

</div>
</div>
<a id="ac5185500c5dc5d9de462872e3995fe10" name="ac5185500c5dc5d9de462872e3995fe10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5185500c5dc5d9de462872e3995fe10">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@191</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IC_DMA_RDLR_RESERVED; </p>

</div>
</div>
<a id="ae49f159eaa0cff21ece722c0aefb3512" name="ae49f159eaa0cff21ece722c0aefb3512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae49f159eaa0cff21ece722c0aefb3512">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  I2C_TypeDef::@193</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50cc73362adda6b23321dc50d7bc7576" name="a50cc73362adda6b23321dc50d7bc7576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50cc73362adda6b23321dc50d7bc7576">&#9670;&#160;</a></span>ACTIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::ACTIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear ACTIVITY Interrupt Register offset: 0x5C </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00145">145</a> 行定义.</p>

</div>
</div>
<a id="adc89a3e08c11d9bbb91581262ba683ad" name="adc89a3e08c11d9bbb91581262ba683ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc89a3e08c11d9bbb91581262ba683ad">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Register offset: 0x00 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00062">62</a> 行定义.</p>

</div>
</div>
<a id="a652a3da98e6d63b5c44e968486835380" name="a652a3da98e6d63b5c44e968486835380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a652a3da98e6d63b5c44e968486835380">&#9670;&#160;</a></span>DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::DMA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Control Register offset: 0x88 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00184">184</a> 行定义.</p>

</div>
</div>
<a id="a838c70526e9ce59b85e24e6bbf6d1159" name="a838c70526e9ce59b85e24e6bbf6d1159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a838c70526e9ce59b85e24e6bbf6d1159">&#9670;&#160;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data Command Register offset: 0x10 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00075">75</a> 行定义.</p>

</div>
</div>
<a id="a6944b003c7e8ec525c910b26135b2ab7" name="a6944b003c7e8ec525c910b26135b2ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6944b003c7e8ec525c910b26135b2ab7">&#9670;&#160;</a></span>ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Register offset: 0x6C </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00161">161</a> 行定义.</p>

</div>
</div>
<a id="ae8d6905711ee489abf3db274e3261ff6" name="ae8d6905711ee489abf3db274e3261ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d6905711ee489abf3db274e3261ff6">&#9670;&#160;</a></span>FSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::FSHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCL High Period Count for Fast Speed Register offset: 0x1C </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00087">87</a> 行定义.</p>

</div>
</div>
<a id="a13e15ac732264e7407aacb977cf215b5" name="a13e15ac732264e7407aacb977cf215b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e15ac732264e7407aacb977cf215b5">&#9670;&#160;</a></span>FSLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::FSLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCL Low Period Count for Fast Speed Register offset: 0x20 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00091">91</a> 行定义.</p>

</div>
</div>
<a id="a5d22f013dc3c262cc19b23047201b41a" name="a5d22f013dc3c262cc19b23047201b41a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d22f013dc3c262cc19b23047201b41a">&#9670;&#160;</a></span>GC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::GC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear GEN_CALL Interrupt Register offset: 0x68 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00157">157</a> 行定义.</p>

</div>
</div>
<a id="a329c146b660ed1259939c486303c5108" name="a329c146b660ed1259939c486303c5108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a329c146b660ed1259939c486303c5108">&#9670;&#160;</a></span>GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::GCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ACK General Call Register offset: 0x98 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00194">194</a> 行定义.</p>

</div>
</div>
<a id="a557cd0b5563d5b3eee48568aa2676886" name="a557cd0b5563d5b3eee48568aa2676886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a557cd0b5563d5b3eee48568aa2676886">&#9670;&#160;</a></span>HOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::HOLD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDA Hold Time Register offset: 0x7C </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00177">177</a> 行定义.</p>

</div>
</div>
<a id="a3329c9cf5343e0834253c68417a5508f" name="a3329c9cf5343e0834253c68417a5508f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3329c9cf5343e0834253c68417a5508f">&#9670;&#160;</a></span>IC_ACK_GENERAL_CALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_ACK_GENERAL_CALL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00195">195</a> 行定义.</p>

</div>
</div>
<a id="a5fb49f181ce1cdb32fb41d2e831f5c33" name="a5fb49f181ce1cdb32fb41d2e831f5c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fb49f181ce1cdb32fb41d2e831f5c33">&#9670;&#160;</a></span>IC_CLR_ACTIVITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_CLR_ACTIVITY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00146">146</a> 行定义.</p>

</div>
</div>
<a id="a4c79b6c6cc9deedbd513eacb0c1ff9a0" name="a4c79b6c6cc9deedbd513eacb0c1ff9a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c79b6c6cc9deedbd513eacb0c1ff9a0">&#9670;&#160;</a></span>IC_CLR_GEN_CALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_CLR_GEN_CALL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00158">158</a> 行定义.</p>

</div>
</div>
<a id="a22ff3e199936e034970bffef8a762a1b" name="a22ff3e199936e034970bffef8a762a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ff3e199936e034970bffef8a762a1b">&#9670;&#160;</a></span>IC_CLR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_CLR_INTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00118">118</a> 行定义.</p>

</div>
</div>
<a id="a473e82b036515a6eb3586db1dcc63984" name="a473e82b036515a6eb3586db1dcc63984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a473e82b036515a6eb3586db1dcc63984">&#9670;&#160;</a></span>IC_CLR_RD_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_CLR_RD_REQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00134">134</a> 行定义.</p>

</div>
</div>
<a id="ac7f8ca38093be576ba4489234d98c7eb" name="ac7f8ca38093be576ba4489234d98c7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f8ca38093be576ba4489234d98c7eb">&#9670;&#160;</a></span>IC_CLR_RX_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_CLR_RX_DONE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00142">142</a> 行定义.</p>

</div>
</div>
<a id="a1176b31d92b1a0d052a58d557e609ed9" name="a1176b31d92b1a0d052a58d557e609ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1176b31d92b1a0d052a58d557e609ed9">&#9670;&#160;</a></span>IC_CLR_RX_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_CLR_RX_OVER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00126">126</a> 行定义.</p>

</div>
</div>
<a id="a675256260de082760a26a691e2c8e3dd" name="a675256260de082760a26a691e2c8e3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a675256260de082760a26a691e2c8e3dd">&#9670;&#160;</a></span>IC_CLR_RX_UNDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_CLR_RX_UNDER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00122">122</a> 行定义.</p>

</div>
</div>
<a id="a88a0dda9fc3f0bbe0d8e90641c088942" name="a88a0dda9fc3f0bbe0d8e90641c088942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88a0dda9fc3f0bbe0d8e90641c088942">&#9670;&#160;</a></span>IC_CLR_START_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_CLR_START_DET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00154">154</a> 行定义.</p>

</div>
</div>
<a id="ad9fc4807236a0bc474213e04f4938199" name="ad9fc4807236a0bc474213e04f4938199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9fc4807236a0bc474213e04f4938199">&#9670;&#160;</a></span>IC_CLR_STOP_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_CLR_STOP_DET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00150">150</a> 行定义.</p>

</div>
</div>
<a id="a1f5eb309c0b44ab2bf0416985a378571" name="a1f5eb309c0b44ab2bf0416985a378571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f5eb309c0b44ab2bf0416985a378571">&#9670;&#160;</a></span>IC_CLR_TX_ABRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_CLR_TX_ABRT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00138">138</a> 行定义.</p>

</div>
</div>
<a id="a7bfac93285163be0d6ffce1f484c7709" name="a7bfac93285163be0d6ffce1f484c7709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bfac93285163be0d6ffce1f484c7709">&#9670;&#160;</a></span>IC_CLR_TX_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_CLR_TX_OVER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00130">130</a> 行定义.</p>

</div>
</div>
<a id="a45f247d7510f336a1d255aceaceb8dbe" name="a45f247d7510f336a1d255aceaceb8dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45f247d7510f336a1d255aceaceb8dbe">&#9670;&#160;</a></span>IC_CON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_CON</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00063">63</a> 行定义.</p>

</div>
</div>
<a id="a74c648957aa6a4b514abbae1eead37d1" name="a74c648957aa6a4b514abbae1eead37d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74c648957aa6a4b514abbae1eead37d1">&#9670;&#160;</a></span>IC_DATA_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_DATA_CMD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00076">76</a> 行定义.</p>

</div>
</div>
<a id="ac951cee9028241e18b8a42895cc3196d" name="ac951cee9028241e18b8a42895cc3196d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac951cee9028241e18b8a42895cc3196d">&#9670;&#160;</a></span>IC_DMA_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_DMA_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00185">185</a> 行定义.</p>

</div>
</div>
<a id="adcd5795ae2cf11d1dc5d45fd289d27b2" name="adcd5795ae2cf11d1dc5d45fd289d27b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd5795ae2cf11d1dc5d45fd289d27b2">&#9670;&#160;</a></span>IC_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00162">162</a> 行定义.</p>

</div>
</div>
<a id="a527274629cbdd07fcd33bdb6e7801ccc" name="a527274629cbdd07fcd33bdb6e7801ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a527274629cbdd07fcd33bdb6e7801ccc">&#9670;&#160;</a></span>IC_FS_SCL_HCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_FS_SCL_HCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00088">88</a> 行定义.</p>

</div>
</div>
<a id="a6c17c6b376ae8491ac9ea529c3c9f551" name="a6c17c6b376ae8491ac9ea529c3c9f551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c17c6b376ae8491ac9ea529c3c9f551">&#9670;&#160;</a></span>IC_FS_SCL_LCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_FS_SCL_LCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00092">92</a> 行定义.</p>

</div>
</div>
<a id="aee1459214f8ce441d3f42883a9415dce" name="aee1459214f8ce441d3f42883a9415dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee1459214f8ce441d3f42883a9415dce">&#9670;&#160;</a></span>IC_HS_MADDR_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_HS_MADDR_RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved Register offset: 0x0C </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00073">73</a> 行定义.</p>

</div>
</div>
<a id="a390a26fe3c680a67dcf552ee9b96a9a7" name="a390a26fe3c680a67dcf552ee9b96a9a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a390a26fe3c680a67dcf552ee9b96a9a7">&#9670;&#160;</a></span>IC_HS_SCL_HCNT_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_HS_SCL_HCNT_RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved Register offset: 0x24 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00094">94</a> 行定义.</p>

</div>
</div>
<a id="a1a9cb23d66a02ad3cacd88313cd8ad6e" name="a1a9cb23d66a02ad3cacd88313cd8ad6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a9cb23d66a02ad3cacd88313cd8ad6e">&#9670;&#160;</a></span>IC_HS_SCL_LCNT_RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_HS_SCL_LCNT_RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved Register offset: 0x28 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00095">95</a> 行定义.</p>

</div>
</div>
<a id="a69b3ce915cf336492e0210b342c932e9" name="a69b3ce915cf336492e0210b342c932e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69b3ce915cf336492e0210b342c932e9">&#9670;&#160;</a></span>IC_INTR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_INTR_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00102">102</a> 行定义.</p>

</div>
</div>
<a id="ad988440ffb000834585cd7f056e65636" name="ad988440ffb000834585cd7f056e65636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad988440ffb000834585cd7f056e65636">&#9670;&#160;</a></span>IC_INTR_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_INTR_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00098">98</a> 行定义.</p>

</div>
</div>
<a id="a2cc3e0e1408060ff7807b98c0fe2ffba" name="a2cc3e0e1408060ff7807b98c0fe2ffba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cc3e0e1408060ff7807b98c0fe2ffba">&#9670;&#160;</a></span>IC_RAW_INTR_STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_RAW_INTR_STAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00106">106</a> 行定义.</p>

</div>
</div>
<a id="af974c21b3bcbaa31ea4290987fc0ffd2" name="af974c21b3bcbaa31ea4290987fc0ffd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af974c21b3bcbaa31ea4290987fc0ffd2">&#9670;&#160;</a></span>IC_RX_TL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_RX_TL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00110">110</a> 行定义.</p>

</div>
</div>
<a id="a6e396843409b9ced8c1aa663918d35e2" name="a6e396843409b9ced8c1aa663918d35e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e396843409b9ced8c1aa663918d35e2">&#9670;&#160;</a></span>IC_RXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_RXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00174">174</a> 行定义.</p>

</div>
</div>
<a id="a24fce63d4e630ae88b1d8058ef6623b8" name="a24fce63d4e630ae88b1d8058ef6623b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24fce63d4e630ae88b1d8058ef6623b8">&#9670;&#160;</a></span>IC_SAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_SAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00071">71</a> 行定义.</p>

</div>
</div>
<a id="a2d7b0f42371c70dd654cbe5a7f8d4589" name="a2d7b0f42371c70dd654cbe5a7f8d4589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d7b0f42371c70dd654cbe5a7f8d4589">&#9670;&#160;</a></span>IC_SDA_HOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_SDA_HOLD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00178">178</a> 行定义.</p>

</div>
</div>
<a id="af9ed558315b6a9b86790fe225b862d78" name="af9ed558315b6a9b86790fe225b862d78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ed558315b6a9b86790fe225b862d78">&#9670;&#160;</a></span>IC_SDA_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_SDA_SETUP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00191">191</a> 行定义.</p>

</div>
</div>
<a id="a96ec3be05a303cc3fe135f21699f9859" name="a96ec3be05a303cc3fe135f21699f9859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ec3be05a303cc3fe135f21699f9859">&#9670;&#160;</a></span>IC_SS_SCL_HCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_SS_SCL_HCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00080">80</a> 行定义.</p>

</div>
</div>
<a id="af3038bfad19f110c7ed7dc6c4fcb0eed" name="af3038bfad19f110c7ed7dc6c4fcb0eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3038bfad19f110c7ed7dc6c4fcb0eed">&#9670;&#160;</a></span>IC_SS_SCL_LCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_SS_SCL_LCNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00084">84</a> 行定义.</p>

</div>
</div>
<a id="a850e3ebde2ded6b9dce7eb7d1b025905" name="a850e3ebde2ded6b9dce7eb7d1b025905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850e3ebde2ded6b9dce7eb7d1b025905">&#9670;&#160;</a></span>IC_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00166">166</a> 行定义.</p>

</div>
</div>
<a id="aa958dd33cb1acc2553b2fabd45c915db" name="aa958dd33cb1acc2553b2fabd45c915db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa958dd33cb1acc2553b2fabd45c915db">&#9670;&#160;</a></span>IC_TAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_TAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00067">67</a> 行定义.</p>

</div>
</div>
<a id="ae5232f2ecae376ecf43fe4b3cb855a9b" name="ae5232f2ecae376ecf43fe4b3cb855a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5232f2ecae376ecf43fe4b3cb855a9b">&#9670;&#160;</a></span>IC_TX_TL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_TX_TL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00114">114</a> 行定义.</p>

</div>
</div>
<a id="a1d1abd31732073c258bbe0a16a8a268b" name="a1d1abd31732073c258bbe0a16a8a268b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d1abd31732073c258bbe0a16a8a268b">&#9670;&#160;</a></span>IC_TXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IC_TXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00170">170</a> 行定义.</p>

</div>
</div>
<a id="adc7a8e56713092b24d610e7a2cf40413" name="adc7a8e56713092b24d610e7a2cf40413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc7a8e56713092b24d610e7a2cf40413">&#9670;&#160;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear All Interrupt Register offset: 0x40 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00117">117</a> 行定义.</p>

</div>
</div>
<a id="a79218afac77ce22478e88d3a17a958e5" name="a79218afac77ce22478e88d3a17a958e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79218afac77ce22478e88d3a17a958e5">&#9670;&#160;</a></span>IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Mask Register offset: 0x30 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00101">101</a> 行定义.</p>

</div>
</div>
<a id="aeceae3fae5f91df011aab436bd50e032" name="aeceae3fae5f91df011aab436bd50e032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeceae3fae5f91df011aab436bd50e032">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status Register offset: 0x2C </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00097">97</a> 行定义.</p>

</div>
</div>
<a id="acf3dd1ea6785dbf7a96dc07b09dd8dec" name="acf3dd1ea6785dbf7a96dc07b09dd8dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf3dd1ea6785dbf7a96dc07b09dd8dec">&#9670;&#160;</a></span>RAWISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RAWISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RAW Interrupt Status Register offset: 0x34 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00105">105</a> 行定义.</p>

</div>
</div>
<a id="a0290927c045e77206a057b2bd247b5ea" name="a0290927c045e77206a057b2bd247b5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0290927c045e77206a057b2bd247b5ea">&#9670;&#160;</a></span>RD_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RD_REQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear RD_REQ Interrupt Register offset: 0x50 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00133">133</a> 行定义.</p>

</div>
</div>
<a id="abdcd7e1752350502ded6e468985da741" name="abdcd7e1752350502ded6e468985da741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdcd7e1752350502ded6e468985da741">&#9670;&#160;</a></span>RESERVED28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RESERVED28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00180">180</a> 行定义.</p>

</div>
</div>
<a id="a8977811b05a4936a5e9e240328383c76" name="a8977811b05a4936a5e9e240328383c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8977811b05a4936a5e9e240328383c76">&#9670;&#160;</a></span>RESERVED29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RESERVED29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IC_TX_ABRT_SOURCE_RESERVED; </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00181">181</a> 行定义.</p>

</div>
</div>
<a id="a519f878ec0373e2d9daac08f49dc5ffa" name="a519f878ec0373e2d9daac08f49dc5ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a519f878ec0373e2d9daac08f49dc5ffa">&#9670;&#160;</a></span>RESERVED30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RESERVED30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00187">187</a> 行定义.</p>

</div>
</div>
<a id="aab4f65ec50b8d87e23f6548e26284bc0" name="aab4f65ec50b8d87e23f6548e26284bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab4f65ec50b8d87e23f6548e26284bc0">&#9670;&#160;</a></span>RESERVED31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RESERVED31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IC_DMA_TDLR_RESERVED; </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00188">188</a> 行定义.</p>

</div>
</div>
<a id="a7e08bc16ca65357d82e6849a5a3a0f9a" name="a7e08bc16ca65357d82e6849a5a3a0f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e08bc16ca65357d82e6849a5a3a0f9a">&#9670;&#160;</a></span>RESERVED32a</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RESERVED32a</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00197">197</a> 行定义.</p>

</div>
</div>
<a id="afeaec5293b26221a0e8ac9cdff444ca6" name="afeaec5293b26221a0e8ac9cdff444ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeaec5293b26221a0e8ac9cdff444ca6">&#9670;&#160;</a></span>RESERVED33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RESERVED33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>_RESERVED; offset: 0x9C </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00198">198</a> 行定义.</p>

</div>
</div>
<a id="ad94a81342104b09a0a9345ca42f6ef32" name="ad94a81342104b09a0a9345ca42f6ef32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94a81342104b09a0a9345ca42f6ef32">&#9670;&#160;</a></span>RESERVED34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RESERVED34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>_RESERVED; offset: 0xA0 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00199">199</a> 行定义.</p>

</div>
</div>
<a id="a13dca44a319fd4ca8cccee3495e30a1b" name="a13dca44a319fd4ca8cccee3495e30a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13dca44a319fd4ca8cccee3495e30a1b">&#9670;&#160;</a></span>RESERVED35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RESERVED35</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>_RESERVED; offset: 0xA4 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00200">200</a> 行定义.</p>

</div>
</div>
<a id="acdfd57632c0345472fee19ec48fbd6fa" name="acdfd57632c0345472fee19ec48fbd6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdfd57632c0345472fee19ec48fbd6fa">&#9670;&#160;</a></span>RESERVED36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RESERVED36</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>_RESERVED; offset: 0xA8 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00201">201</a> 行定义.</p>

</div>
</div>
<a id="a9b6341b34418288b8be7e7e3635162f2" name="a9b6341b34418288b8be7e7e3635162f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6341b34418288b8be7e7e3635162f2">&#9670;&#160;</a></span>RX_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RX_DONE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear RX_DONE Interrupt Register offset: 0x58 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00141">141</a> 行定义.</p>

</div>
</div>
<a id="ad4a3a78be1d6e9d7417f818491fa5fa9" name="ad4a3a78be1d6e9d7417f818491fa5fa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4a3a78be1d6e9d7417f818491fa5fa9">&#9670;&#160;</a></span>RX_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RX_OVER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear RX_OVER Interrupt Register offset: 0x48 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00125">125</a> 行定义.</p>

</div>
</div>
<a id="ac98fd213f7c76e5307562a762ae332f8" name="ac98fd213f7c76e5307562a762ae332f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac98fd213f7c76e5307562a762ae332f8">&#9670;&#160;</a></span>RX_UNDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RX_UNDER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear RX_UNDER Interrupt Register offset: 0x44 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00121">121</a> 行定义.</p>

</div>
</div>
<a id="aebfa49cabc9d990062548c5bc8155ad1" name="aebfa49cabc9d990062548c5bc8155ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebfa49cabc9d990062548c5bc8155ad1">&#9670;&#160;</a></span>RXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO Level Register offset: 0x78 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00173">173</a> 行定义.</p>

</div>
</div>
<a id="a41fe7a622f7b2bb4466b7b28c6e65239" name="a41fe7a622f7b2bb4466b7b28c6e65239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41fe7a622f7b2bb4466b7b28c6e65239">&#9670;&#160;</a></span>RXTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::RXTLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive FIFO Threshold Level Register offset: 0x38 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00109">109</a> 行定义.</p>

</div>
</div>
<a id="a363f2b3b8e1ccf2f07508c630d9428d8" name="a363f2b3b8e1ccf2f07508c630d9428d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363f2b3b8e1ccf2f07508c630d9428d8">&#9670;&#160;</a></span>SAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::SAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Address Register offset: 0x08 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00070">70</a> 行定义.</p>

</div>
</div>
<a id="aeb95ce9c1f76f393b882da481303ae0c" name="aeb95ce9c1f76f393b882da481303ae0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb95ce9c1f76f393b882da481303ae0c">&#9670;&#160;</a></span>SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::SETUP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDA Setup Time Register offset: 0x94 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00190">190</a> 行定义.</p>

</div>
</div>
<a id="a2dd3e50496f68768e47971e04886275c" name="a2dd3e50496f68768e47971e04886275c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd3e50496f68768e47971e04886275c">&#9670;&#160;</a></span>SLVMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::SLVMASK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>_RESERVED; offset: 0xAC     </p>
<p >I2C Slave Mode Mask Register offset: 0xB0 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00202">202</a> 行定义.</p>

</div>
</div>
<a id="aff0f2f19a237ef73c3e74bd00b6c8774" name="aff0f2f19a237ef73c3e74bd00b6c8774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff0f2f19a237ef73c3e74bd00b6c8774">&#9670;&#160;</a></span>SLVRCVADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::SLVRCVADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Slave Mode Address Register offset: 0xB4 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00203">203</a> 行定义.</p>

</div>
</div>
<a id="aa4f0ac392c03361f800a2e08c1c38018" name="aa4f0ac392c03361f800a2e08c1c38018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4f0ac392c03361f800a2e08c1c38018">&#9670;&#160;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status Register offset: 0x70 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00165">165</a> 行定义.</p>

</div>
</div>
<a id="a69748915c24263f7ebace6a50eee584a" name="a69748915c24263f7ebace6a50eee584a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69748915c24263f7ebace6a50eee584a">&#9670;&#160;</a></span>SSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::SSHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCL High Period Count for Std. Speed Register offset: 0x14 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00079">79</a> 行定义.</p>

</div>
</div>
<a id="ada7fe77955183928020d0d6d0ad8805c" name="ada7fe77955183928020d0d6d0ad8805c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7fe77955183928020d0d6d0ad8805c">&#9670;&#160;</a></span>SSLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::SSLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCL Low Period Count for Std. Speed Register offset: 0x18 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00083">83</a> 行定义.</p>

</div>
</div>
<a id="a6ab6daf40bb81f9776020a17f9155d38" name="a6ab6daf40bb81f9776020a17f9155d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ab6daf40bb81f9776020a17f9155d38">&#9670;&#160;</a></span>START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::START</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear START_DET Interrupt Register offset: 0x64 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00153">153</a> 行定义.</p>

</div>
</div>
<a id="a8c7fa0748bfb926747c30fb2004793b8" name="a8c7fa0748bfb926747c30fb2004793b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7fa0748bfb926747c30fb2004793b8">&#9670;&#160;</a></span>STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::STOP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear STOP_DET Interrupt Register offset: 0x60 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00149">149</a> 行定义.</p>

</div>
</div>
<a id="a7df5b97c89b1bc307bf5f574c54318cc" name="a7df5b97c89b1bc307bf5f574c54318cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7df5b97c89b1bc307bf5f574c54318cc">&#9670;&#160;</a></span>TAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::TAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Target Address Register offset: 0x04 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00066">66</a> 行定义.</p>

</div>
</div>
<a id="a6deffa3e4e1f386929cfdbc1c03b4201" name="a6deffa3e4e1f386929cfdbc1c03b4201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6deffa3e4e1f386929cfdbc1c03b4201">&#9670;&#160;</a></span>TX_ABRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::TX_ABRT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear TX_ABRT Interrupt Register offset: 0x54 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00137">137</a> 行定义.</p>

</div>
</div>
<a id="ade0d3f209232a6b860f7560e59e261af" name="ade0d3f209232a6b860f7560e59e261af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade0d3f209232a6b860f7560e59e261af">&#9670;&#160;</a></span>TX_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::TX_OVER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear TX_OVER Interrupt Register offset: 0x4C </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00129">129</a> 行定义.</p>

</div>
</div>
<a id="a3b692b2fa275e3dbed9632bbd160af71" name="a3b692b2fa275e3dbed9632bbd160af71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b692b2fa275e3dbed9632bbd160af71">&#9670;&#160;</a></span>TXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::TXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO Level Register offset: 0x74 </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00169">169</a> 行定义.</p>

</div>
</div>
<a id="a4c2e7f0257918a00a0c05acfdb126125" name="a4c2e7f0257918a00a0c05acfdb126125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2e7f0257918a00a0c05acfdb126125">&#9670;&#160;</a></span>TXTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> I2C_TypeDef::TXTLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit FIFO Threshold Level Register offset: 0x3C </p>

<p class="definition">在文件 <a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a> 第 <a class="el" href="reg__i2c_8h_source.html#l00113">113</a> 行定义.</p>

</div>
</div>
<hr/>该结构体的文档由以下文件生成:<ul>
<li>C:/Users/XerolySkinner/Desktop/MM_Device/MM32F327x/Include/<a class="el" href="reg__i2c_8h_source.html">reg_i2c.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
