

================================================================
== Vitis HLS Report for 'insert_ethernet_header_512_s'
================================================================
* Date:           Sat Mar 18 14:35:13 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mac_ip_encode_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.095 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataOut_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataOut_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataOut_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer4, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer4, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer4, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i129 %headerFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i129 %headerFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i129 %headerFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer4, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i129 %headerFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %dataOut_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln213 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:213]   --->   Operation 15 'specpipeline' 'specpipeline_ln213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ge_state_load = load i2 %ge_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:222]   --->   Operation 16 'load' 'ge_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.34ns)   --->   "%icmp_ln222 = icmp_eq  i2 %ge_state_load, i2 2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:222]   --->   Operation 17 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:222]   --->   Operation 18 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i129P0A, i129 %headerFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 19 'nbreadreq' 'tmp_i' <Predicate = (!icmp_ln222)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 129> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %tmp_i, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:240]   --->   Operation 20 'br' 'br_ln240' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %dataStreamBuffer4, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 21 'nbreadreq' 'tmp_4_i' <Predicate = (!icmp_ln222 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %tmp_4_i, void %._crit_edge3.i, void %_ifconv" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:240]   --->   Operation 22 'br' 'br_ln240' <Predicate = (!icmp_ln222 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.16ns)   --->   "%headerFifo_read = read i129 @_ssdm_op_Read.ap_fifo.volatile.i129P0A, i129 %headerFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'read' 'headerFifo_read' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 129> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (1.16ns)   --->   "%dataStreamBuffer4_read_1 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer4" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'read' 'dataStreamBuffer4_read_1' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = trunc i577 %dataStreamBuffer4_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'trunc' 'tmp_data_V_1' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %dataStreamBuffer4_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'bitselect' 'tmp_last_V' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i129.i32.i32, i129 %headerFifo_read, i32 1, i32 16" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:76]   --->   Operation 27 'partselect' 'tmp' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:76]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.77ns)   --->   "%icmp_ln82 = icmp_ult  i25 %shl_ln, i25 112" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:82]   --->   Operation 29 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%icmp_ln674 = icmp_ugt  i25 %shl_ln, i25 111"   --->   Operation 30 'icmp' 'icmp_ln674' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i65 @_ssdm_op_PartSelect.i65.i577.i32.i32, i577 %dataStreamBuffer4_read_1, i32 512, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 31 'partselect' 'tmp_1' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.27ns)   --->   "%select_ln250 = select i1 %tmp_last_V, i2 1, i2 2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:250]   --->   Operation 32 'select' 'select_ln250' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln252 = store i2 %select_ln250, i2 %ge_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:252]   --->   Operation 33 'store' 'store_ln252' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln259 = br void %insert_ethernet_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:259]   --->   Operation 34 'br' 'br_ln259' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %dataStreamBuffer4, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 35 'nbreadreq' 'tmp_3_i' <Predicate = (icmp_ln222)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %tmp_3_i, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:261]   --->   Operation 36 'br' 'br_ln261' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.16ns)   --->   "%dataStreamBuffer4_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer4" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 37 'read' 'dataStreamBuffer4_read' <Predicate = (icmp_ln222 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %dataStreamBuffer4_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'bitselect' 'tmp_last_V_3' <Predicate = (icmp_ln222 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %tmp_last_V_3, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:265]   --->   Operation 39 'br' 'br_ln265' <Predicate = (icmp_ln222 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln267 = store i2 1, i2 %ge_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:267]   --->   Operation 40 'store' 'store_ln267' <Predicate = (icmp_ln222 & tmp_3_i & tmp_last_V_3)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln268 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:268]   --->   Operation 41 'br' 'br_ln268' <Predicate = (icmp_ln222 & tmp_3_i & tmp_last_V_3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln269 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:269]   --->   Operation 42 'br' 'br_ln269' <Predicate = (icmp_ln222 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln270 = br void %insert_ethernet_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:270]   --->   Operation 43 'br' 'br_ln270' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%p_Val2_s = partselect i112 @_ssdm_op_PartSelect.i112.i129.i32.i32, i129 %headerFifo_read, i32 17, i32 128" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 44 'partselect' 'p_Val2_s' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i & !icmp_ln674 & icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i129.i32, i129 %headerFifo_read, i32 17"   --->   Operation 45 'bitselect' 'tmp_67' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i & icmp_ln674 & icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i129.i32, i129 %headerFifo_read, i32 128"   --->   Operation 46 'bitselect' 'tmp_68' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln674 = select i1 %icmp_ln674, i1 %tmp_67, i1 %tmp_68"   --->   Operation 47 'select' 'select_ln674' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i & icmp_ln674 & icmp_ln82)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln674 = zext i1 %select_ln674"   --->   Operation 48 'zext' 'zext_ln674' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i & icmp_ln674 & icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln674_1 = select i1 %icmp_ln674, i112 %zext_ln674, i112 %p_Val2_s"   --->   Operation 49 'select' 'select_ln674_1' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i & icmp_ln82)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln674_2 = select i1 %icmp_ln674, i112 262143, i112 5192296858534827628530496329220095"   --->   Operation 50 'select' 'select_ln674_2' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i & icmp_ln82)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.34ns) (out node of the LUT)   --->   "%p_Result_s = and i112 %select_ln674_1, i112 %select_ln674_2"   --->   Operation 51 'and' 'p_Result_s' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i & icmp_ln82)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node currWord_data_V)   --->   "%p_Result_34 = partset i512 @llvm.part.set.i512.i112, i512 %tmp_data_V_1, i112 %p_Result_s, i32 0, i32 111"   --->   Operation 52 'partset' 'p_Result_34' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i & icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.57ns) (out node of the LUT)   --->   "%currWord_data_V = select i1 %icmp_ln82, i512 %p_Result_34, i512 %tmp_data_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/../packet.hpp:82]   --->   Operation 53 'select' 'currWord_data_V' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp_1, i512 %currWord_data_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i577 %tmp_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 55 'zext' 'zext_ln173' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %dataOut_internal, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 56 'write' 'write_ln173' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln258 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:258]   --->   Operation 57 'br' 'br_ln258' <Predicate = (!icmp_ln222 & tmp_i & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_05 = zext i577 %dataStreamBuffer4_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 58 'zext' 'p_05' <Predicate = (icmp_ln222 & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %dataOut_internal, i1024 %p_05" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 59 'write' 'write_ln173' <Predicate = (icmp_ln222 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ge_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ headerFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreamBuffer4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataOut_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specpipeline_ln213       (specpipeline  ) [ 000]
ge_state_load            (load          ) [ 000]
icmp_ln222               (icmp          ) [ 011]
br_ln222                 (br            ) [ 000]
tmp_i                    (nbreadreq     ) [ 011]
br_ln240                 (br            ) [ 000]
tmp_4_i                  (nbreadreq     ) [ 011]
br_ln240                 (br            ) [ 000]
headerFifo_read          (read          ) [ 011]
dataStreamBuffer4_read_1 (read          ) [ 000]
tmp_data_V_1             (trunc         ) [ 011]
tmp_last_V               (bitselect     ) [ 000]
tmp                      (partselect    ) [ 000]
shl_ln                   (bitconcatenate) [ 000]
icmp_ln82                (icmp          ) [ 011]
icmp_ln674               (icmp          ) [ 011]
tmp_1                    (partselect    ) [ 011]
select_ln250             (select        ) [ 000]
store_ln252              (store         ) [ 000]
br_ln259                 (br            ) [ 000]
tmp_3_i                  (nbreadreq     ) [ 011]
br_ln261                 (br            ) [ 000]
dataStreamBuffer4_read   (read          ) [ 011]
tmp_last_V_3             (bitselect     ) [ 010]
br_ln265                 (br            ) [ 000]
store_ln267              (store         ) [ 000]
br_ln268                 (br            ) [ 000]
br_ln269                 (br            ) [ 000]
br_ln270                 (br            ) [ 000]
p_Val2_s                 (partselect    ) [ 000]
tmp_67                   (bitselect     ) [ 000]
tmp_68                   (bitselect     ) [ 000]
select_ln674             (select        ) [ 000]
zext_ln674               (zext          ) [ 000]
select_ln674_1           (select        ) [ 000]
select_ln674_2           (select        ) [ 000]
p_Result_s               (and           ) [ 000]
p_Result_34              (partset       ) [ 000]
currWord_data_V          (select        ) [ 000]
tmp_s                    (bitconcatenate) [ 000]
zext_ln173               (zext          ) [ 000]
write_ln173              (write         ) [ 000]
br_ln258                 (br            ) [ 000]
p_05                     (zext          ) [ 000]
write_ln173              (write         ) [ 000]
ret_ln0                  (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ge_state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ge_state"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="headerFifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="headerFifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dataStreamBuffer4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreamBuffer4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataOut_internal">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_internal"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i129P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i129P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i577P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i577.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i577.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i112.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i129.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i112"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i65.i512"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_i_nbreadreq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="129" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_nbreadreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="577" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_4_i/1 tmp_3_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="headerFifo_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="129" slack="0"/>
<pin id="90" dir="0" index="1" bw="129" slack="0"/>
<pin id="91" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="headerFifo_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="577" slack="0"/>
<pin id="96" dir="0" index="1" bw="577" slack="0"/>
<pin id="97" dir="1" index="2" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dataStreamBuffer4_read_1/1 dataStreamBuffer4_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="1024" slack="0"/>
<pin id="103" dir="0" index="2" bw="577" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="577" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 tmp_last_V_3/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="ge_state_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ge_state_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln222_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="0" index="1" bw="2" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_data_V_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="577" slack="0"/>
<pin id="127" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="129" slack="0"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="0" index="3" bw="6" slack="0"/>
<pin id="134" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="shl_ln_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="25" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln82_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="25" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln674_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="25" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="65" slack="0"/>
<pin id="161" dir="0" index="1" bw="577" slack="0"/>
<pin id="162" dir="0" index="2" bw="11" slack="0"/>
<pin id="163" dir="0" index="3" bw="11" slack="0"/>
<pin id="164" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln250_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="2" slack="0"/>
<pin id="173" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln250/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln252_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln267_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="2" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_Val2_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="112" slack="0"/>
<pin id="191" dir="0" index="1" bw="129" slack="1"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="0" index="3" bw="9" slack="0"/>
<pin id="194" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_67_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="129" slack="1"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_68_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="129" slack="1"/>
<pin id="208" dir="0" index="2" bw="9" slack="0"/>
<pin id="209" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln674_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln674_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln674_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="112" slack="0"/>
<pin id="227" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln674_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="19" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_Result_s_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="112" slack="0"/>
<pin id="239" dir="0" index="1" bw="19" slack="0"/>
<pin id="240" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Result_34_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="512" slack="0"/>
<pin id="245" dir="0" index="1" bw="512" slack="1"/>
<pin id="246" dir="0" index="2" bw="112" slack="0"/>
<pin id="247" dir="0" index="3" bw="1" slack="0"/>
<pin id="248" dir="0" index="4" bw="8" slack="0"/>
<pin id="249" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_34/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="currWord_data_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="512" slack="0"/>
<pin id="257" dir="0" index="2" bw="512" slack="1"/>
<pin id="258" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="currWord_data_V/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="577" slack="0"/>
<pin id="262" dir="0" index="1" bw="65" slack="1"/>
<pin id="263" dir="0" index="2" bw="512" slack="0"/>
<pin id="264" dir="1" index="3" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln173_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="577" slack="0"/>
<pin id="269" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_05_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="577" slack="1"/>
<pin id="274" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_05/2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="icmp_ln222_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln222 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_i_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_4_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="288" class="1005" name="headerFifo_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="129" slack="1"/>
<pin id="290" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="headerFifo_read "/>
</bind>
</comp>

<comp id="295" class="1005" name="tmp_data_V_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="512" slack="1"/>
<pin id="297" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln82_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="306" class="1005" name="icmp_ln674_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln674 "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="65" slack="1"/>
<pin id="315" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_3_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="322" class="1005" name="dataStreamBuffer4_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="577" slack="1"/>
<pin id="324" dir="1" index="1" bw="577" slack="1"/>
</pin_list>
<bind>
<opset="dataStreamBuffer4_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="70" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="94" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="94" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="88" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="129" pin="4"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="139" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="94" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="174"><net_src comp="107" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="198" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="205" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="189" pin="4"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="60" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="62" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="223" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="237" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="12" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="253"><net_src comp="66" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="259"><net_src comp="243" pin="5"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="68" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="270"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="279"><net_src comp="119" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="72" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="80" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="88" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="298"><net_src comp="125" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="304"><net_src comp="147" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="309"><net_src comp="153" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="316"><net_src comp="159" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="321"><net_src comp="80" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="94" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="272" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ge_state | {1 }
	Port: dataOut_internal | {2 }
 - Input state : 
	Port: insert_ethernet_header<512> : ge_state | {1 }
	Port: insert_ethernet_header<512> : headerFifo | {1 }
	Port: insert_ethernet_header<512> : dataStreamBuffer4 | {1 }
  - Chain level:
	State 1
		icmp_ln222 : 1
		br_ln222 : 2
		shl_ln : 1
		icmp_ln82 : 2
		icmp_ln674 : 2
		select_ln250 : 1
		store_ln252 : 2
		br_ln265 : 1
	State 2
		select_ln674 : 1
		zext_ln674 : 2
		select_ln674_1 : 3
		p_Result_s : 4
		p_Result_34 : 4
		currWord_data_V : 5
		tmp_s : 6
		zext_ln173 : 7
		write_ln173 : 8
		write_ln173 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     select_ln250_fu_169    |    0    |    2    |
|          |     select_ln674_fu_212    |    0    |    2    |
|  select  |    select_ln674_1_fu_223   |    0    |   108   |
|          |    select_ln674_2_fu_230   |    0    |    19   |
|          |   currWord_data_V_fu_254   |    0    |   428   |
|----------|----------------------------|---------|---------|
|    and   |      p_Result_s_fu_237     |    0    |   112   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln222_fu_119     |    0    |    8    |
|   icmp   |      icmp_ln82_fu_147      |    0    |    16   |
|          |      icmp_ln674_fu_153     |    0    |    16   |
|----------|----------------------------|---------|---------|
| nbreadreq|    tmp_i_nbreadreq_fu_72   |    0    |    0    |
|          |     grp_nbreadreq_fu_80    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   read   | headerFifo_read_read_fu_88 |    0    |    0    |
|          |       grp_read_fu_94       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |      grp_write_fu_100      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         grp_fu_107         |    0    |    0    |
| bitselect|        tmp_67_fu_198       |    0    |    0    |
|          |        tmp_68_fu_205       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     tmp_data_V_1_fu_125    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_129         |    0    |    0    |
|partselect|        tmp_1_fu_159        |    0    |    0    |
|          |       p_Val2_s_fu_189      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_139       |    0    |    0    |
|          |        tmp_s_fu_260        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln674_fu_219     |    0    |    0    |
|   zext   |      zext_ln173_fu_267     |    0    |    0    |
|          |         p_05_fu_272        |    0    |    0    |
|----------|----------------------------|---------|---------|
|  partset |     p_Result_34_fu_243     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   711   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|dataStreamBuffer4_read_reg_322|   577  |
|    headerFifo_read_reg_288   |   129  |
|      icmp_ln222_reg_276      |    1   |
|      icmp_ln674_reg_306      |    1   |
|       icmp_ln82_reg_301      |    1   |
|         tmp_1_reg_313        |   65   |
|        tmp_3_i_reg_318       |    1   |
|        tmp_4_i_reg_284       |    1   |
|     tmp_data_V_1_reg_295     |   512  |
|         tmp_i_reg_280        |    1   |
+------------------------------+--------+
|             Total            |  1289  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_100 |  p2  |   2  |  577 |  1154  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1154  ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   711  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1289  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1289  |   720  |
+-----------+--------+--------+--------+
