// Seed: 2834077366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd39
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout uwire id_1;
  wire id_3;
  assign id_1 = -1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_1,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4
  );
  logic [id_2 : id_2] id_5;
endmodule
