-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Xilinx XPower Analyzer                                                                            |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Release                | 13.2 - O.61xd (lin)                                                                                                                                |
| Command Line           | /Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/xpwr ./dlx_toplevel.ncd ./dlx_toplevel.pcf -s ../ModelSim/basis_50mhz.vcd -wx ./mysettings.xpa  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

--------------------------------
|      Table of Contents       |
--------------------------------
| 1.  Settings                 |
| 1.1.  Project                |
| 1.2.  Device                 |
| 1.3.  Environment            |
| 1.4.  Default Activity Rates |
| 2.  Summary                  |
| 2.1.  On-Chip Power Summary  |
| 2.2.  Thermal Summary        |
| 2.3.  Power Supply Summary   |
| 2.4.  Confidence Level       |
| 3.  Detailed Reports         |
| 3.1.  By Hierarchy           |
| 4.  Warnings                 |
--------------------------------

1.  Settings
1.1.  Project
-----------------------------------------------------------
|                         Project                         |
-----------------------------------------------------------
| Design File               | ./dlx_toplevel.ncd          |
| Settings File             | NA                          |
| Physical Constraints File | ./dlx_toplevel.pcf          |
| Simulation Activity File  | ../ModelSim/basis_50mhz.vcd |
| Design Nets Matched       | 7%   (824/11735)            |
| Simulation Nets Matched   | 0%   (2/10561)              |
-----------------------------------------------------------

1.2.  Device
------------------------------------------------
|                    Device                    |
------------------------------------------------
| Family           | Virtex5                   |
| Part             | xc5vlx110t                |
| Package          | ff1136                    |
| Grade            | Commercial                |
| Process          | Typical                   |
| Speed Grade      | -1                        |
| Characterization | PRODUCTION,v1.63,12-10-08 |
------------------------------------------------

1.3.  Environment
--------------------------------------------
|               Environment                |
--------------------------------------------
| Ambient Temp (C)      | 50.0             |
| Use custom TJA?       | No               |
| Custom TJA (C/W)      | NA               |
| Airflow (LFM)         | 250              |
| Heat Sink             | Medium Profile   |
| Custom TSA (C/W)      | NA               |
| Board Selection       | Medium (10"x10") |
| # of Board Layers     | 12 to 15         |
| Custom TJB (C/W)      | NA               |
| Board Temperature (C) | NA               |
--------------------------------------------

1.4.  Default Activity Rates
----------------------------------
|     Default Activity Rates     |
----------------------------------
| FF Toggle Rate (%)     | 12.5  |
| I/O Toggle Rate (%)    | 12.5  |
| Output Load (pF)       | 5.0   |
| I/O Enable Rate (%)    | 100.0 |
| BRAM Write Rate (%)    | 50.0  |
| BRAM Enable Rate (%)   | 25.0  |
| DSP Toggle Rate (%)    | 12.5  |
----------------------------------

2.  Summary
2.1.  On-Chip Power Summary
-----------------------------------------------------------------------------
|                           On-Chip Power Summary                           |
-----------------------------------------------------------------------------
|        On-Chip        | Power (mW) |  Used  | Available | Utilization (%) |
-----------------------------------------------------------------------------
| Clocks                |     127.78 |      5 |    ---    |       ---       |
| Logic                 |       2.53 |   5577 |     69120 |               8 |
| Signals               |       7.65 |   7013 |    ---    |       ---       |
| IOs                   |       0.20 |     30 |       640 |               5 |
| BRAMs                 |      37.81 |    147 |       148 |              99 |
| DCMs                  |     101.49 |      2 |        12 |              17 |
| PLLs                  |      68.94 |      1 |         6 |              17 |
| Quiescent             |    1060.84 |        |           |                 |
| Total                 |    1407.24 |        |           |                 |
-----------------------------------------------------------------------------

2.2.  Thermal Summary
------------------------------
|      Thermal Summary       |
------------------------------
| Effective TJA (C/W) | 1.4  |
| Max Ambient (C)     | 83.1 |
| Junction Temp (C)   | 51.9 |
------------------------------

2.3.  Power Supply Summary
--------------------------------------------------------
|                 Power Supply Summary                 |
--------------------------------------------------------
|                      |  Total  | Dynamic | Quiescent |
--------------------------------------------------------
| Supply Power (mW)    | 1407.24 | 245.91  | 1161.33   |
--------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
|                                            Power Supply Currents                                            |
---------------------------------------------------------------------------------------------------------------
|     Supply Source     | Supply Voltage | Total Current (mA) | Dynamic Current (mA) | Quiescent Current (mA) |
---------------------------------------------------------------------------------------------------------------
| Vccint                |          1.000 |             904.78 |               192.14 |                 712.64 |
| Vccaux                |          2.500 |             191.71 |                21.51 |                 170.20 |
| Vcco33                |          3.300 |               4.00 |                 0.00 |                   4.00 |
| Vcco25                |          2.500 |               4.00 |                 0.00 |                   4.00 |
---------------------------------------------------------------------------------------------------------------

2.4.  Confidence Level
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                    Confidence Level                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|       User Input Data       | Confidence |                        Details                         |                                                       Action                                                       |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Details
3.1.  By Hierarchy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                By Hierarchy                |   Power (mW)    | Logic Power (mW) | Signal Power (mW) |      # FFs      |     # LUTs      |    # SRLUTs     |     # BRAMs     |     # DCMs      |     # PLLs      |    # CARRY4s    |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Hierarchy total                            | 218.42          | 210.77           |   7.65            |   3862          |   5557          |     22          |    149          |      2          |      1          |    229          |
|   dlx_toplevel                             |   4.14 / 218.42 |   0.35 / 210.77  |   3.79 /   7.65   |    112 /   3862 |    237 /   5557 |      0 /     22 |      0 /    149 |      0 /      2 |      0 /      1 |      8 /    229 |
|     kcuart_tx_instance                     |   0.01          |   0.01           |   0.00            |     10          |     17          |      1          |      0          |      0          |      0          |      1          |
|     kcuart_rx_instance                     |   0.02          |   0.00           |   0.01            |     24          |      3          |     19          |      0          |      0          |      0          |      0          |
|     i_memorymapper                         |   0.15          |   0.05           |   0.11            |      0          |    130          |      0          |      0          |      0          |      0          |     18          |
|     i2c_interface                          |   1.15 /   1.88 |   0.53 /   1.17  |   0.62 /   0.71   |     63 /    213 |    123 /    207 |      0          |      0 /      1 |      0          |      0          |     10 /     24 |
|       input_fifo                           |   0.00 /   0.73 |   0.00 /   0.64  |   0.00 /   0.09   |      0 /    150 |      0 /     84 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|         U0                                 |   0.00 /   0.73 |   0.00 /   0.64  |   0.00 /   0.09   |      0 /    150 |      0 /     84 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|           xst_fifo_generator               |   0.00 /   0.73 |   0.00 /   0.64  |   0.00 /   0.09   |      0 /    150 |      0 /     84 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|             gconvfifo.rf                   |   0.00 /   0.73 |   0.00 /   0.64  |   0.00 /   0.09   |      0 /    150 |      0 /     84 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|               grf.rf                       |   0.55 /   0.73 |   0.54 /   0.64  |   0.01 /   0.09   |      0 /    150 |      1 /     84 |      0          |      1          |      0          |      0          |      0 /     14 |
|                 rstblk                     |   0.00          |   0.00           |   0.00            |     15          |      2          |      0          |      0          |      0          |      0          |      0          |
|                 gntv_or_sync_fifo.gl0.wr   |   0.01 /   0.03 |   0.00 /   0.01  |   0.01 /   0.02   |      1 /     32 |      0 /     21 |      0          |      0          |      0          |      0          |      0 /      7 |
|                   wpntr                    |   0.02          |   0.00           |   0.01            |     30          |      9          |      0          |      0          |      0          |      0          |      3          |
|                   gwas.wsts                |   0.00 /   0.01 |   0.00 /   0.01  |   0.00            |      1          |      2 /     12 |      0          |      0          |      0          |      0          |      0 /      4 |
|                     c1                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                     c2                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                 gntv_or_sync_fifo.gl0.rd   |   0.00 /   0.06 |   0.00 /   0.02  |   0.00 /   0.04   |      0 /     23 |      0 /     22 |      0          |      0          |      0          |      0          |      0 /      7 |
|                   rpntr                    |   0.03          |   0.00           |   0.03            |     20          |      9          |      0          |      0          |      0          |      0          |      3          |
|                   gras.rsts                |   0.01 /   0.02 |   0.01 /   0.02  |   0.01            |      2          |      2 /     12 |      0          |      0          |      0          |      0          |      0 /      4 |
|                     c0                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                     c1                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                   grhf.rhf                 |   0.01          |   0.01           |   0.00            |      1          |      1          |      0          |      0          |      0          |      0          |      0          |
|                 gntv_or_sync_fifo.gcx.clkx |   0.08          |   0.07           |   0.02            |     80          |     38          |      0          |      0          |      0          |      0          |      0          |
|     i2c_core                               |  33.49 /  34.01 |  33.49 /  33.93  |   0.00 /   0.08   |      0 /    806 |      0 /   1020 |      0          |      0 /      2 |      1          |      0          |      0 /    114 |
|       pca9564                              |   0.00          |   0.00           |   0.00            |    391          |    727          |      0          |      0          |      0          |      0          |     60          |
|       output_fifo[1].output_fifo_asynch    |   0.00 /   0.37 |   0.00 /   0.34  |   0.00 /   0.03   |      0 /    151 |      0 /     84 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|         U0                                 |   0.00 /   0.37 |   0.00 /   0.34  |   0.00 /   0.03   |      0 /    151 |      0 /     84 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|           xst_fifo_generator               |   0.00 /   0.37 |   0.00 /   0.34  |   0.00 /   0.03   |      0 /    151 |      0 /     84 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|             gconvfifo.rf                   |   0.00 /   0.37 |   0.00 /   0.34  |   0.00 /   0.03   |      0 /    151 |      0 /     84 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|               grf.rf                       |   0.33 /   0.37 |   0.32 /   0.34  |   0.00 /   0.03   |      0 /    151 |      1 /     84 |      0          |      1          |      0          |      0          |      0 /     14 |
|                 rstblk                     |   0.00          |   0.00           |   0.00            |     15          |      2          |      0          |      0          |      0          |      0          |      0          |
|                 gntv_or_sync_fifo.gl0.wr   |   0.00          |   0.00           |   0.00            |      1 /     33 |      0 /     21 |      0          |      0          |      0          |      0          |      0 /      7 |
|                   wpntr                    |   0.00          |   0.00           |   0.00            |     30          |      9          |      0          |      0          |      0          |      0          |      3          |
|                   gwas.wsts                |   0.00          |   0.00           |   0.00            |      2          |      2 /     12 |      0          |      0          |      0          |      0          |      0 /      4 |
|                     c1                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                     c2                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                 gntv_or_sync_fifo.gl0.rd   |   0.00 /   0.03 |   0.00 /   0.01  |   0.00 /   0.02   |      0 /     23 |      0 /     22 |      0          |      0          |      0          |      0          |      0 /      7 |
|                   rpntr                    |   0.02          |   0.00           |   0.02            |     20          |      9          |      0          |      0          |      0          |      0          |      3          |
|                   gras.rsts                |   0.00 /   0.01 |   0.00 /   0.01  |   0.00            |      2          |      2 /     12 |      0          |      0          |      0          |      0          |      0 /      4 |
|                     c0                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                     c1                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                   grhf.rhf                 |   0.00          |   0.00           |   0.00            |      1          |      1          |      0          |      0          |      0          |      0          |      0          |
|                 gntv_or_sync_fifo.gcx.clkx |   0.01          |   0.00           |   0.00            |     80          |     38          |      0          |      0          |      0          |      0          |      0          |
|       multiclock[1].clock_transition       |   0.06          |   0.02           |   0.04            |     40          |      0          |      0          |      0          |      0          |      0          |      0          |
|       input_fifo[1].input_fifo_asynch      |   0.00 /   0.09 |   0.00 /   0.07  |   0.00 /   0.02   |      0 /    149 |      0 /     84 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|         U0                                 |   0.00 /   0.09 |   0.00 /   0.07  |   0.00 /   0.02   |      0 /    149 |      0 /     84 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|           xst_fifo_generator               |   0.00 /   0.09 |   0.00 /   0.07  |   0.00 /   0.02   |      0 /    149 |      0 /     84 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|             gconvfifo.rf                   |   0.00 /   0.09 |   0.00 /   0.07  |   0.00 /   0.02   |      0 /    149 |      0 /     84 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|               grf.rf                       |   0.07 /   0.09 |   0.07 /   0.07  |   0.00 /   0.02   |      0 /    149 |      1 /     84 |      0          |      1          |      0          |      0          |      0 /     14 |
|                 rstblk                     |   0.00          |   0.00           |   0.00            |     15          |      2          |      0          |      0          |      0          |      0          |      0          |
|                 gntv_or_sync_fifo.gl0.wr   |   0.02 /   0.03 |   0.00 /   0.00  |   0.02 /   0.02   |      0 /     31 |      0 /     21 |      0          |      0          |      0          |      0          |      0 /      7 |
|                   wpntr                    |   0.00          |   0.00           |   0.00            |     30          |      9          |      0          |      0          |      0          |      0          |      3          |
|                   gwas.wsts                |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      1          |      2 /     12 |      0          |      0          |      0          |      0          |      0 /      4 |
|                     c1                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                     c2                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                 gntv_or_sync_fifo.gl0.rd   |   0.00          |   0.00           |   0.00            |      0 /     23 |      0 /     22 |      0          |      0          |      0          |      0          |      0 /      7 |
|                   rpntr                    |   0.00          |   0.00           |   0.00            |     20          |      9          |      0          |      0          |      0          |      0          |      3          |
|                   gras.rsts                |   0.00          |   0.00           |   0.00            |      2          |      2 /     12 |      0          |      0          |      0          |      0          |      0 /      4 |
|                     c0                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                     c1                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                   grhf.rhf                 |   0.00          |   0.00           |   0.00            |      1          |      1          |      0          |      0          |      0          |      0          |      0          |
|                 gntv_or_sync_fifo.gcx.clkx |   0.00          |   0.00           |   0.00            |     80          |     38          |      0          |      0          |      0          |      0          |      0          |
|       arbiter                              |   0.00          |   0.00           |   0.00            |     75          |    125          |      0          |      0          |      0          |      0          |     26          |
|     clk_div_instance                       |   0.02          |   0.01           |   0.00            |     33          |     70          |      0          |      0          |      0          |      0          |      8          |
|     Inst_DCM_100                           | 136.93          | 136.93           |   0.00            |      0          |      0          |      0          |      0          |      1          |      1          |      0          |
|     Debouncer1                             |   0.09          |   0.05           |   0.04            |     40          |     50          |      0          |      0          |      0          |      0          |      8          |
|     CPU0                                   |   0.07 /   3.96 |   0.00 /   1.30  |   0.07 /   2.66   |     32 /   2135 |      9 /   3361 |      0 /      2 |      0          |      0          |      0          |      0          |
|       UF_SFT0                              |   0.00          |   0.00           |   0.00            |      0          |    165          |      0          |      0          |      0          |      0          |      0          |
|       UF_PC                                |   0.19 /   0.83 |   0.18 /   0.21  |   0.00 /   0.62   |      0 /     32 |     80 /     90 |      0          |      0          |      0          |      0          |      0          |
|         reg1                               |   0.64          |   0.03           |   0.61            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         add1                               |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      4 /     10 |      0          |      0          |      0          |      0          |      0          |
|           full_adder[15].fan               |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0          |      0          |
|           full_adder[24].fan               |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0          |      0          |
|           full_adder[8].fan                |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0          |      0          |
|       UF_MUL0                              |   0.01 /   0.14 |   0.01 /   0.05  |   0.00 /   0.09   |      2 /    102 |     64 /    239 |      0 /      1 |      0          |      0          |      0          |      0          |
|         mulu                               |   0.06 /   0.13 |   0.01 /   0.03  |   0.04 /   0.09   |      4 /    100 |     77 /    148 |      1          |      0          |      0          |      0          |      0          |
|           reg_64                           |   0.02          |   0.00           |   0.01            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|           reg_32_b                         |   0.04          |   0.00           |   0.04            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|           reg_32_a                         |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|           add0                             |   0.00 /   0.02 |   0.00 /   0.01  |   0.00 /   0.00   |      0          |      0 /     71 |      0          |      0          |      0          |      0          |      0          |
|             u64_0                          |   0.00 /   0.02 |   0.00 /   0.01  |   0.00 /   0.00   |      0          |      0 /     71 |      0          |      0          |      0          |      0          |      0          |
|               u1                           |   0.00 /   0.01 |   0.00 /   0.01  |   0.00 /   0.00   |      0          |      6 /     34 |      0          |      0          |      0          |      0          |      0          |
|                 u3                         |   0.01          |   0.00           |   0.00            |      0          |      9          |      0          |      0          |      0          |      0          |      0          |
|                 u2                         |   0.00          |   0.00           |   0.00            |      0          |      9          |      0          |      0          |      0          |      0          |      0          |
|                 u1                         |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      0          |
|                 u0                         |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      0          |
|               u0                           |   0.00 /   0.01 |   0.00 /   0.01  |   0.00 /   0.00   |      0          |      6 /     37 |      0          |      0          |      0          |      0          |      0          |
|                 u3                         |   0.01          |   0.00           |   0.00            |      0          |     10          |      0          |      0          |      0          |      0          |      0          |
|                 u2                         |   0.00          |   0.00           |   0.00            |      0          |      9          |      0          |      0          |      0          |      0          |      0          |
|                 u1                         |   0.00          |   0.00           |   0.00            |      0          |      7          |      0          |      0          |      0          |      0          |      0          |
|                 u0                         |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      0          |
|         conv_result                        |   0.00 /   0.00 |   0.00 /   0.00  |   0.00 /   0.00   |      0          |      0 /     12 |      0          |      0          |      0          |      0          |      0          |
|           two_conv                         |   0.00 /   0.00 |   0.00 /   0.00  |   0.00 /   0.00   |      0          |      0 /     12 |      0          |      0          |      0          |      0          |      0          |
|             u64_0                          |   0.00 /   0.00 |   0.00 /   0.00  |   0.00 /   0.00   |      0          |      2 /     12 |      0          |      0          |      0          |      0          |      0          |
|               u1                           |   0.00          |   0.00           |   0.00            |      0          |      4          |      0          |      0          |      0          |      0          |      0          |
|               u0                           |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      4 /      6 |      0          |      0          |      0          |      0          |      0          |
|                 u2                         |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0          |      0          |
|         conv_a                             |   0.00          |   0.00           |   0.00            |      0          |      0 /     15 |      0          |      0          |      0          |      0          |      0          |
|           two_conv                         |   0.00          |   0.00           |   0.00            |      0          |      2 /     15 |      0          |      0          |      0          |      0          |      0          |
|             u16_1                          |   0.00          |   0.00           |   0.00            |      0          |      4          |      0          |      0          |      0          |      0          |      0          |
|             u16_0                          |   0.00          |   0.00           |   0.00            |      0          |      7 /      9 |      0          |      0          |      0          |      0          |      0          |
|               u2                           |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0          |      0          |
|       UF_IR                                |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UF_GPR                               |   0.00          |   0.00           |   0.00            |      0 /   1024 |   1696          |      0          |      0          |      0          |      0          |      0          |
|         REG9                               |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG8                               |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG7                               |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG6                               |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG5                               |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG4                               |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG31                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG30                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG3                               |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG29                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG28                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG27                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG26                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG25                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG24                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG23                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG22                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG21                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG20                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG2                               |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG19                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG18                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG17                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG16                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG15                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG14                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG13                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG12                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG11                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG10                              |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG1                               |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG0                               |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UF_DMAU                              |   0.03          |   0.01           |   0.02            |      0 /     64 |     84          |      0          |      0          |      0          |      0          |      0          |
|         REG_DATA_OUT                       |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|         REG_DATA_IN                        |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UF_DIV0                              |   0.26 /   1.15 |   0.26 /   0.68  |   0.00 /   0.47   |      1 /    102 |     62 /    340 |      0 /      1 |      0          |      0          |      0          |      0          |
|         divu                               |   0.11 /   0.87 |   0.00 /   0.41  |   0.10 /   0.45   |      4 /    101 |     37 /    234 |      1          |      0          |      0          |      0          |      0          |
|           reg0                             |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|           lsftreg0                         |   0.31 /   0.71 |   0.31 /   0.38  |   0.00 /   0.33   |      1 /     65 |    134          |      0          |      0          |      0          |      0          |      0          |
|             pout_reg                       |   0.24          |   0.03           |   0.20            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|             aout_reg                       |   0.16          |   0.04           |   0.12            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|           add0                             |   0.01 /   0.05 |   0.00 /   0.03  |   0.00 /   0.02   |      0          |     16 /     63 |      0          |      0          |      0          |      0          |      0          |
|             u16_1                          |   0.00 /   0.02 |   0.00 /   0.01  |   0.00 /   0.01   |      0          |      3 /     25 |      0          |      0          |      0          |      0          |      0          |
|               u3                           |   0.02          |   0.01           |   0.01            |      0          |      9          |      0          |      0          |      0          |      0          |      0          |
|               u0                           |   0.00          |   0.00           |   0.00            |      0          |      3          |      0          |      0          |      0          |      0          |      0          |
|               u1                           |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      0          |
|               u2                           |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      0          |
|             u16_0                          |   0.00 /   0.02 |   0.00 /   0.01  |   0.00 /   0.01   |      0          |      3 /     22 |      0          |      0          |      0          |      0          |      0          |
|               u3                           |   0.02          |   0.01           |   0.01            |      0          |      7          |      0          |      0          |      0          |      0          |      0          |
|               u0                           |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0          |      0          |
|               u1                           |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      0          |
|               u2                           |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      0          |
|         conv_r                             |   0.00 /   0.01 |   0.00 /   0.00  |   0.00 /   0.01   |      0          |      0 /     12 |      0          |      0          |      0          |      0          |      0          |
|           two_conv                         |   0.00 /   0.01 |   0.00 /   0.00  |   0.00 /   0.01   |      0          |      2 /     12 |      0          |      0          |      0          |      0          |      0          |
|             u16_1                          |   0.00          |   0.00           |   0.00            |      0          |      4          |      0          |      0          |      0          |      0          |      0          |
|             u16_0                          |   0.01 /   0.01 |   0.00 /   0.00  |   0.01            |      0          |      4 /      6 |      0          |      0          |      0          |      0          |      0          |
|               u2                           |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0          |      0          |
|         conv_q                             |   0.00 /   0.01 |   0.00 /   0.00  |   0.00 /   0.01   |      0          |      0 /     16 |      0          |      0          |      0          |      0          |      0          |
|           two_conv                         |   0.00 /   0.01 |   0.00 /   0.00  |   0.00 /   0.01   |      0          |      2 /     16 |      0          |      0          |      0          |      0          |      0          |
|             u16_1                          |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      0          |      5 /      7 |      0          |      0          |      0          |      0          |      0          |
|               u2                           |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0          |      0          |
|             u16_0                          |   0.01 /   0.01 |   0.00 /   0.00  |   0.01            |      0          |      3 /      7 |      0          |      0          |      0          |      0          |      0          |
|               u1                           |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0          |      0          |
|               u2                           |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0          |      0          |
|         conv_b                             |   0.00          |   0.00           |   0.00            |      0          |      0 /     16 |      0          |      0          |      0          |      0          |      0          |
|           two_conv                         |   0.00          |   0.00           |   0.00            |      0          |      2 /     16 |      0          |      0          |      0          |      0          |      0          |
|             u16_1                          |   0.00          |   0.00           |   0.00            |      0          |      5 /      7 |      0          |      0          |      0          |      0          |      0          |
|               u2                           |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0          |      0          |
|             u16_0                          |   0.00          |   0.00           |   0.00            |      0          |      3 /      7 |      0          |      0          |      0          |      0          |      0          |
|               u1                           |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0          |      0          |
|               u2                           |   0.00          |   0.00           |   0.00            |      0          |      2          |      0          |      0          |      0          |      0          |      0          |
|       UF_ALU0                              |   0.12 /   0.14 |   0.05 /   0.07  |   0.06 /   0.07   |      0          |    260 /    372 |      0          |      0          |      0          |      0          |      0          |
|         a0                                 |   0.00 /   0.03 |   0.00 /   0.02  |   0.00 /   0.01   |      0          |     14 /    112 |      0          |      0          |      0          |      0          |      0          |
|           u16_1                            |   0.00 /   0.01 |   0.00 /   0.01  |   0.00 /   0.00   |      0          |     23 /     59 |      0          |      0          |      0          |      0          |      0          |
|             u3                             |   0.01          |   0.00           |   0.00            |      0          |     13          |      0          |      0          |      0          |      0          |      0          |
|             u2                             |   0.00          |   0.00           |   0.00            |      0          |      9          |      0          |      0          |      0          |      0          |      0          |
|             u1                             |   0.00          |   0.00           |   0.00            |      0          |      8          |      0          |      0          |      0          |      0          |      0          |
|             u0                             |   0.00          |   0.00           |   0.00            |      0          |      6          |      0          |      0          |      0          |      0          |      0          |
|           u16_0                            |   0.00 /   0.01 |   0.00 /   0.01  |   0.00 /   0.01   |      0          |      4 /     39 |      0          |      0          |      0          |      0          |      0          |
|             u3                             |   0.01          |   0.00           |   0.01            |      0          |     10          |      0          |      0          |      0          |      0          |      0          |
|             u2                             |   0.00          |   0.00           |   0.00            |      0          |      8          |      0          |      0          |      0          |      0          |      0          |
|             u1                             |   0.00          |   0.00           |   0.00            |      0          |     12          |      0          |      0          |      0          |      0          |      0          |
|             u0                             |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG31                            |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG30                            |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG29                            |   0.00          |   0.00           |   0.00            |     11          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG28                            |   0.00          |   0.00           |   0.00            |     11          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG27                            |   0.00          |   0.00           |   0.00            |      6          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG26                            |   0.01          |   0.00           |   0.01            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG25                            |   0.01          |   0.00           |   0.01            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG24                            |   0.00          |   0.00           |   0.00            |      5          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG23                            |   0.00          |   0.00           |   0.00            |      5          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG22                            |   0.00          |   0.00           |   0.00            |      5          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG21                            |   0.00          |   0.00           |   0.00            |      5          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG20                            |   0.00          |   0.00           |   0.00            |      5          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG19                            |   0.00          |   0.00           |   0.00            |      5          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG18                            |   0.00          |   0.00           |   0.00            |      5          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG17                            |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG16                            |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG15                            |   0.08          |   0.03           |   0.05            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG14                            |   0.10          |   0.03           |   0.07            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG13                            |   0.08          |   0.04           |   0.05            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG12                            |   0.09          |   0.04           |   0.05            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG11                            |   0.00          |   0.00           |   0.00            |      4          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG10                            |   0.00          |   0.00           |   0.00            |      4          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG09                            |   0.01          |   0.00           |   0.00            |     31          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG08                            |   0.59          |   0.01           |   0.59            |     45          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG07                            |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG06                            |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG05                            |   0.00          |   0.00           |   0.00            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG04                            |   0.01          |   0.00           |   0.01            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG03                            |   0.06          |   0.03           |   0.03            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG02                            |   0.06          |   0.03           |   0.04            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_PREG00                            |   0.11          |   0.03           |   0.08            |     32          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_MUX02                             |   0.33          |   0.03           |   0.30            |      0          |     98          |      0          |      0          |      0          |      0          |      0          |
|       UA_CTRL                              |   0.01 /   0.04 |   0.00 /   0.00  |   0.00 /   0.04   |      7 /     56 |    179 /    183 |      0          |      0          |      0          |      0          |      0          |
|         UA_PROCFSM                         |   0.02          |   0.00           |   0.02            |      2          |      4          |      0          |      0          |      0          |      0          |      0          |
|         UA_CW_WB                           |   0.00          |   0.00           |   0.00            |      7          |      0          |      0          |      0          |      0          |      0          |      0          |
|         UA_CW_MEM                          |   0.00          |   0.00           |   0.00            |     12          |      0          |      0          |      0          |      0          |      0          |      0          |
|         UA_CW_EXE                          |   0.01          |   0.00           |   0.01            |     28          |      0          |      0          |      0          |      0          |      0          |      0          |
|       UA_MUX01                             |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      0          |
|       UA_MUX03                             |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      0          |
|       UA_MUX04                             |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      0          |
|       UA_MUX05                             |   0.00          |   0.00           |   0.00            |      0          |     32          |      0          |      0          |      0          |      0          |      0          |
|       UA_MUX06                             |   0.00          |   0.00           |   0.00            |      0          |     33          |      0          |      0          |      0          |      0          |      0          |
|       UA_MUX07                             |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      0          |
|     BRAM_instance                          |   0.00 /  18.29 |   0.00 /  18.10  |   0.00 /   0.19   |      0 /      3 |      0 /     72 |      0          |      0 /    128 |      0          |      0          |      0          |
|       U0                                   |   0.00 /  18.29 |   0.00 /  18.10  |   0.00 /   0.19   |      0 /      3 |      0 /     72 |      0          |      0 /    128 |      0          |      0          |      0          |
|         xst_blk_mem_generator              |   0.00 /  18.29 |   0.00 /  18.10  |   0.00 /   0.19   |      0 /      3 |      0 /     72 |      0          |      0 /    128 |      0          |      0          |      0          |
|           gnativebmg.native_blk_mem_gen    |   0.00 /  18.29 |   0.00 /  18.10  |   0.00 /   0.19   |      0 /      3 |      0 /     72 |      0          |      0 /    128 |      0          |      0          |      0          |
|             valid.cstr                     |  18.21 /  18.29 |  18.05 /  18.10  |   0.16 /   0.19   |      0 /      3 |      8 /     72 |      0          |    128          |      0          |      0          |      0          |
|               has_mux_a.A                  |   0.08          |   0.06           |   0.03            |      3          |     64          |      0          |      0          |      0          |      0          |      0          |
|     AudioR                                 |   0.03 /   0.35 |   0.01 /   0.32  |   0.02 /   0.03   |     34 /    243 |     19 /    195 |      0          |      0 /      1 |      0          |      0          |      0 /     24 |
|       DigitalAnalogConverter_Instance      |   0.00          |   0.00           |   0.00            |     60          |     93          |      0          |      0          |      0          |      0          |     10          |
|       AudioOutFIFO_Instance                |   0.00 /   0.32 |   0.00 /   0.31  |   0.00 /   0.01   |      0 /    149 |      0 /     83 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|         U0                                 |   0.00 /   0.32 |   0.00 /   0.31  |   0.00 /   0.01   |      0 /    149 |      0 /     83 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|           xst_fifo_generator               |   0.00 /   0.32 |   0.00 /   0.31  |   0.00 /   0.01   |      0 /    149 |      0 /     83 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|             gconvfifo.rf                   |   0.00 /   0.32 |   0.00 /   0.31  |   0.00 /   0.01   |      0 /    149 |      0 /     83 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|               grf.rf                       |   0.31 /   0.32 |   0.31 /   0.31  |   0.00 /   0.01   |      0 /    149 |      1 /     83 |      0          |      1          |      0          |      0          |      0 /     14 |
|                 rstblk                     |   0.00          |   0.00           |   0.00            |     15          |      2          |      0          |      0          |      0          |      0          |      0          |
|                 gntv_or_sync_fifo.gl0.wr   |   0.00 /   0.01 |   0.00 /   0.00  |   0.00 /   0.01   |      0 /     32 |      1 /     21 |      0          |      0          |      0          |      0          |      0 /      7 |
|                   wpntr                    |   0.01          |   0.00           |   0.01            |     30          |      9          |      0          |      0          |      0          |      0          |      3          |
|                   gwas.wsts                |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      2          |      1 /     11 |      0          |      0          |      0          |      0          |      0 /      4 |
|                     c1                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                     c2                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                 gntv_or_sync_fifo.gl0.rd   |   0.00          |   0.00           |   0.00            |      0 /     22 |      1 /     21 |      0          |      0          |      0          |      0          |      0 /      7 |
|                   rpntr                    |   0.00          |   0.00           |   0.00            |     20          |      9          |      0          |      0          |      0          |      0          |      3          |
|                   gras.rsts                |   0.00          |   0.00           |   0.00            |      2          |      1 /     11 |      0          |      0          |      0          |      0          |      0 /      4 |
|                     c0                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                     c1                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                 gntv_or_sync_fifo.gcx.clkx |   0.00          |   0.00           |   0.00            |     80          |     38          |      0          |      0          |      0          |      0          |      0          |
|     AudioL                                 |   0.02 /   0.29 |   0.01 /   0.27  |   0.02 /   0.02   |     34 /    243 |     19 /    195 |      0          |      0 /      1 |      0          |      0          |      0 /     24 |
|       DigitalAnalogConverter_Instance      |   0.00          |   0.00           |   0.00            |     60          |     93          |      0          |      0          |      0          |      0          |     10          |
|       AudioOutFIFO_Instance                |   0.00 /   0.27 |   0.00 /   0.26  |   0.00 /   0.01   |      0 /    149 |      0 /     83 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|         U0                                 |   0.00 /   0.27 |   0.00 /   0.26  |   0.00 /   0.01   |      0 /    149 |      0 /     83 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|           xst_fifo_generator               |   0.00 /   0.27 |   0.00 /   0.26  |   0.00 /   0.01   |      0 /    149 |      0 /     83 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|             gconvfifo.rf                   |   0.00 /   0.27 |   0.00 /   0.26  |   0.00 /   0.01   |      0 /    149 |      0 /     83 |      0          |      0 /      1 |      0          |      0          |      0 /     14 |
|               grf.rf                       |   0.26 /   0.27 |   0.26 /   0.26  |   0.00 /   0.01   |      0 /    149 |      1 /     83 |      0          |      1          |      0          |      0          |      0 /     14 |
|                 rstblk                     |   0.00          |   0.00           |   0.00            |     15          |      2          |      0          |      0          |      0          |      0          |      0          |
|                 gntv_or_sync_fifo.gl0.wr   |   0.00 /   0.01 |   0.00 /   0.00  |   0.00 /   0.01   |      0 /     32 |      1 /     21 |      0          |      0          |      0          |      0          |      0 /      7 |
|                   wpntr                    |   0.01          |   0.00           |   0.01            |     30          |      9          |      0          |      0          |      0          |      0          |      3          |
|                   gwas.wsts                |   0.00 /   0.00 |   0.00 /   0.00  |   0.00            |      2          |      1 /     11 |      0          |      0          |      0          |      0          |      0 /      4 |
|                     c1                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                     c2                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                 gntv_or_sync_fifo.gl0.rd   |   0.00          |   0.00           |   0.00            |      0 /     22 |      1 /     21 |      0          |      0          |      0          |      0          |      0 /      7 |
|                   rpntr                    |   0.00          |   0.00           |   0.00            |     20          |      9          |      0          |      0          |      0          |      0          |      3          |
|                   gras.rsts                |   0.00          |   0.00           |   0.00            |      2          |      1 /     11 |      0          |      0          |      0          |      0          |      0 /      4 |
|                     c0                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                     c1                     |   0.00          |   0.00           |   0.00            |      0          |      5          |      0          |      0          |      0          |      0          |      2          |
|                 gntv_or_sync_fifo.gcx.clkx |   0.00          |   0.00           |   0.00            |     80          |     38          |      0          |      0          |      0          |      0          |      0          |
|     BROM_instance                          |   0.00 /  18.28 |   0.00 /  18.28  |   0.00            |      0          |      0          |      0          |      0 /     16 |      0          |      0          |      0          |
|       U0                                   |   0.00 /  18.28 |   0.00 /  18.28  |   0.00            |      0          |      0          |      0          |      0 /     16 |      0          |      0          |      0          |
|         xst_blk_mem_generator              |   0.00 /  18.28 |   0.00 /  18.28  |   0.00            |      0          |      0          |      0          |      0 /     16 |      0          |      0          |      0          |
|           gnativebmg.native_blk_mem_gen    |   0.00 /  18.28 |   0.00 /  18.28  |   0.00            |      0          |      0          |      0          |      0 /     16 |      0          |      0          |      0          |
|             valid.cstr                     |  18.28          |  18.28           |   0.00            |      0          |      0          |      0          |     16          |      0          |      0          |      0          |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


4.  Warnings
--------------------------------------------------------------------------------
WARNING:Timing - DCM i2c_core/DCM_toplevel does not have a CLKIN_PERIOD attribute (the period of the DCM input clock).DCM jitter will not be included in timing analysis when this attribute is not defined. For more information, please refer to the appropriate architectural handbook
WARNING:Power:163 - PowerVcd_Dump: Declaration of variable 'uf_pc/data_in[31]' ignored, identifier code 'Z.' is already in use by 'ua_mux00_dout[31]'!
WARNING:Power:164 - PowerVcd_Dump: Subsequent redeclarations of this or other identifier codes will be ignored without comment.
WARNING:Power:1337 - Clock frequency for clock net "CPU0/uf_dmau_req" is zero.
WARNING:Power:1337 - Clock frequency for clock net "CPU0/uf_dmau_req1" is zero.
WARNING:Power:1337 - Clock frequency for clock net "clock_33_IBUFG" is zero.
WARNING:Power:1337 - Clock frequency for clock net "clock_33_IBUFG1" is zero.
WARNING:Power:1337 - Clock frequency for clock net "dataack_cpu" is zero.
WARNING:Power:1337 - Clock frequency for clock net "dataack_cpu1" is zero.
WARNING:Power:1337 - Clock frequency for clock net "i2c_core/clock_ip_half" is zero.
WARNING:Power:1337 - Clock frequency for clock net "i2c_core/dcm_clk0_bufg" is zero.
WARNING:Power:1337 - Clock frequency for clock net "i2c_core/dcm_dv_bufg" is zero.
WARNING:Power:1369 - Clock frequency for one or more clocks was not found through
timing constraints (PCF file) or simulation data.  Without knowing the
clock frequency of all clocks, dynamic power information for those clock
domains will default to zero which may under-estimate the power for this
design.  To avoid this warning, provide at least one of the following:
  1. The proper timing constraints (PERIOD) for clocks (re-implement design
     and load the newly generated PCF file into XPower Analyzer)
  2. A post PAR simulation-generated VCD or SAIF file indicating clock
     frequencies
  3. The clock frequency for clocks in the "By Type -> Clocks" view in the
     XPower Analyzer GUI and then applying "Update Power Analysis"
WARNING:Power:1337 - Clock frequency for clock net "CPU0/uf_dmau_req" is zero.
WARNING:Power:1337 - Clock frequency for clock net "CPU0/uf_dmau_req1" is zero.
WARNING:Power:1337 - Clock frequency for clock net "clock_33_IBUFG" is zero.
WARNING:Power:1337 - Clock frequency for clock net "clock_33_IBUFG1" is zero.
WARNING:Power:1337 - Clock frequency for clock net "dataack_cpu" is zero.
WARNING:Power:1337 - Clock frequency for clock net "dataack_cpu1" is zero.
WARNING:Power:1337 - Clock frequency for clock net "i2c_core/clock_ip_half" is zero.
WARNING:Power:1337 - Clock frequency for clock net "i2c_core/dcm_clk0_bufg" is zero.
WARNING:Power:1337 - Clock frequency for clock net "i2c_core/dcm_dv_bufg" is zero.
WARNING:Power:1369 - Clock frequency for one or more clocks was not found through
timing constraints (PCF file) or simulation data.  Without knowing the
clock frequency of all clocks, dynamic power information for those clock
domains will default to zero which may under-estimate the power for this
design.  To avoid this warning, provide at least one of the following:
  1. The proper timing constraints (PERIOD) for clocks (re-implement design
     and load the newly generated PCF file into XPower Analyzer)
  2. A post PAR simulation-generated VCD or SAIF file indicating clock
     frequencies
  3. The clock frequency for clocks in the "By Type -> Clocks" view in the
     XPower Analyzer GUI and then applying "Update Power Analysis"
WARNING:PowerEstimator:270 - Power estimate is considered inaccurate. To see details, generate an advanced report with the "-v" switch.
--------------------------------------------------------------------------------

Analysis completed: Fri Jan 20 18:15:18 2017
----------------------------------------------------------------
