library verilog;
use verilog.vl_types.all;
entity uvm_pkg is
end uvm_pkg;
