-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 15:44:12 EST 2021                        

Solution Settings: fir.v1
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          21      98         99           65  0          
    Design Total:                      21      98         99           65  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_M10K]                                                                             
    M10K_DP(4,16,5,32,32,16)               0.000     0.000      0.000 2.500          0           1 
    M10K_DP_rwport(4,16,5,32,32,16)        0.000     0.000      0.000 2.500          1           0 
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548          1           1 
    mgc_add(5,0,1,1,5)                     4.500     0.000      4.500 1.642          1           1 
    mgc_add(5,0,2,1,5)                     4.500     0.000      4.500 1.652          1           1 
    mgc_add(5,0,2,1,6)                     4.500     0.000      4.500 1.706          1           1 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           3 
    mgc_and(1,6)                           1.174     0.000      1.174 1.496          0           1 
    mgc_and(16,2)                          5.670     0.000      5.670 1.279          0           1 
    mgc_and(30,2)                         10.631     0.000     10.631 1.279          0           1 
    mgc_and(5,2)                           1.772     0.000      1.772 1.279          1           2 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1           1 
    mgc_mux(16,5,32)                     166.490     0.000    166.490 2.844          1           1 
    mgc_mux(5,1,2)                         2.542     0.000      2.542 1.312          0           3 
    mgc_mux1hot(5,3)                       4.413     0.000      4.413 1.485          0           1 
    mgc_nor(1,5)                           0.969     0.000      0.969 1.268          0           2 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0           3 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0           4 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           1 
    mgc_or(5,2)                            1.772     0.000      1.772 1.268          1           1 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(16,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(5,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(5,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(6,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):       546.797     1.000    237.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    510.5          550.5           546.8        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:            510.5 (100%)   550.5 (100%)    546.8 (100%) 
      MUX:               166.5  (33%)   177.8  (32%)    178.5  (33%) 
      FUNC:              340.5  (67%)   345.0  (63%)    340.5  (62%) 
      LOGIC:               3.5   (1%)    27.8   (5%)     27.8   (5%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0            0.0             0.0        
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            0.0             0.0        
                                                                     
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC:mul.itm                             30                            MAC:mul.itm                                           
    acc(32:3).sva                           30         Y           Y      acc(32:3).sva                                         
    MAC:mux.itm                             16                            MAC:mux.itm                                           
    out1:rsci.idat                          16         Y           Y      out1:rsci.idat                                        
    MAC:i(5:0).sva#1                         6         Y           Y      MAC:i(5:0).sva#1                                      
    MAC:MAC:or.itm                           5                            MAC:MAC:or.itm                                        
                                                                          wptr(4:0).sva                                         
    MAC:i(5:0).sva(4:0)                      5                            MAC:i(5:0).sva(4:0)                                   
    regs:acc.itm                             5         Y           Y      regs:acc.itm                                          
                                                                          regs:vinit.ndx(4:0).sva                               
                                                                          rptr(4:0).sva                                         
    reg(out1:rsc.triosy:obj.ld).cse          1                            reg(out1:rsc.triosy:obj.ld).cse                       
    regs:regs:nor.itm                        1                            regs:regs:nor.itm                                     
                                                                                                                                
    Total:                                 115             57          57 (Total Gating Ratio: 0.50, CG Opt Gating Ratio: 0.50) 
    
  Timing Report
    Critical Path
      Max Delay:  7.1
      Slack:      2.9000000000000004
      
      Path                                                                       Startpoint                      Endpoint              Delay  Slack  
      -------------------------------------------------------------------------- ------------------------------- --------------------- ------ ------
      1                                                                          fir/regs:rsc.comp               fir:core/reg(MAC:mul) 7.1000 2.9000 
                                                                                                                                                     
        Instance                                                                 Component                                             Delta  Delay  
        --------                                                                 ---------                                             -----  -----  
        fir/regs:rsc.comp                                                        M10K_DP_4_16_5_32_32_16                               2.5000 2.5000 
        fir/regs:rsc.qb                                                                                                                0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qb                                                                          0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/regs:wrs(qa_d)(31-16)                                                       0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qa_d                                                                        0.0000 2.5000 
        fir/regs:rsci.qa_d                                                                                                             0.0000 2.5000 
        fir:core/regs:rsci.qa_d                                                                                                        0.0000 2.5000 
        fir:core/MAC:slc(regs:rsci.qa_d)(15-0)                                                                                         0.0000 2.5000 
        fir:core/MAC:slc(regs:rsci.qa_d)(15-0).itm                                                                                     0.0000 2.5000 
        fir:core/MAC:mul                                                         mgc_mul_16_1_16_1_30                                  4.6000 7.1000 
        fir:core/MAC:mul.itm#3                                                                                                         0.0000 7.1000 
        fir:core/reg(MAC:mul)                                                    mgc_reg_pos_30_0_0_1_1_0_0                            0.0000 7.1000 
                                                                                                                                                     
      2                                                                          fir/regs:rsc.comp               fir:core/reg(MAC:mul) 7.1000 2.9000 
                                                                                                                                                     
        Instance                                                                 Component                                             Delta  Delay  
        --------                                                                 ---------                                             -----  -----  
        fir/regs:rsc.comp                                                        M10K_DP_4_16_5_32_32_16                               2.5000 2.5000 
        fir/regs:rsc.qa                                                                                                                0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qa                                                                          0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/regs:wrs(qa_d)(15-0)                                                        0.0000 2.5000 
        fir:Altera_M10K.M10K_DP_rwport(4,16,5,32,32,16)gen/qa_d                                                                        0.0000 2.5000 
        fir/regs:rsci.qa_d                                                                                                             0.0000 2.5000 
        fir:core/regs:rsci.qa_d                                                                                                        0.0000 2.5000 
        fir:core/MAC:slc(regs:rsci.qa_d)(15-0)                                                                                         0.0000 2.5000 
        fir:core/MAC:slc(regs:rsci.qa_d)(15-0).itm                                                                                     0.0000 2.5000 
        fir:core/MAC:mul                                                         mgc_mul_16_1_16_1_30                                  4.6000 7.1000 
        fir:core/MAC:mul.itm#3                                                                                                         0.0000 7.1000 
        fir:core/reg(MAC:mul)                                                    mgc_reg_pos_30_0_0_1_1_0_0                            0.0000 7.1000 
                                                                                                                                                     
      3                                                                          fir:core/reg(regs:acc)          fir:core/and.itm      6.6340 3.3660 
                                                                                                                                                     
        Instance                                                                 Component                                             Delta  Delay  
        --------                                                                 ---------                                             -----  -----  
        fir:core/reg(regs:acc)                                                   mgc_reg_pos_5_0_0_1_1_1_1                             0.0000 0.0000 
        fir:core/regs:acc.itm                                                                                                          0.0000 0.0000 
        fir:core/regs:slc(regs:acc.itm)(0)#2                                                                                           0.0000 0.0000 
        fir:core/regs:slc(regs:acc.itm)(0)#2.itm                                                                                       0.0000 0.0000 
        fir:core/and#50                                                          mgc_and_1_6                                           1.4961 1.4961 
        fir:core/and#50.itm                                                                                                            0.0000 1.4961 
        fir:core/or#22                                                           mgc_or_1_2                                            1.2679 2.7640 
        fir:core/or#22.tmp                                                                                                             0.0000 2.7640 
        fir:core/not                                                             mgc_not_1                                             0.0000 2.7640 
        fir:core/not.itm                                                                                                               0.0000 2.7640 
        fir:core/and#51                                                          mgc_and_1_2                                           1.2790 4.0430 
        fir:core/and#51.itm                                                                                                            0.0000 4.0430 
        fir:core/mux                                                             mgc_mux_5_1_2                                         1.3121 5.3551 
        fir:core/mux.itm                                                                                                               0.0000 5.3551 
        fir:core/and                                                             mgc_and_5_2                                           1.2790 6.6340 
        fir:core/and.itm                                                                                                               0.0000 6.6340 
                                                                                                                                                     
      4                                                                          fir:core/reg(regs:acc)          fir:core/and.itm      6.6340 3.3660 
                                                                                                                                                     
        Instance                                                                 Component                                             Delta  Delay  
        --------                                                                 ---------                                             -----  -----  
        fir:core/reg(regs:acc)                                                   mgc_reg_pos_5_0_0_1_1_1_1                             0.0000 0.0000 
        fir:core/regs:acc.itm                                                                                                          0.0000 0.0000 
        fir:core/regs:slc(regs:acc.itm)(1)#2                                                                                           0.0000 0.0000 
        fir:core/regs:slc(regs:acc.itm)(1)#2.itm                                                                                       0.0000 0.0000 
        fir:core/and#50                                                          mgc_and_1_6                                           1.4961 1.4961 
        fir:core/and#50.itm                                                                                                            0.0000 1.4961 
        fir:core/or#22                                                           mgc_or_1_2                                            1.2679 2.7640 
        fir:core/or#22.tmp                                                                                                             0.0000 2.7640 
        fir:core/not                                                             mgc_not_1                                             0.0000 2.7640 
        fir:core/not.itm                                                                                                               0.0000 2.7640 
        fir:core/and#51                                                          mgc_and_1_2                                           1.2790 4.0430 
        fir:core/and#51.itm                                                                                                            0.0000 4.0430 
        fir:core/mux                                                             mgc_mux_5_1_2                                         1.3121 5.3551 
        fir:core/mux.itm                                                                                                               0.0000 5.3551 
        fir:core/and                                                             mgc_and_5_2                                           1.2790 6.6340 
        fir:core/and.itm                                                                                                               0.0000 6.6340 
                                                                                                                                                     
      5                                                                          fir:core/reg(regs:acc)          fir:core/and.itm      6.6340 3.3660 
                                                                                                                                                     
        Instance                                                                 Component                                             Delta  Delay  
        --------                                                                 ---------                                             -----  -----  
        fir:core/reg(regs:acc)                                                   mgc_reg_pos_5_0_0_1_1_1_1                             0.0000 0.0000 
        fir:core/regs:acc.itm                                                                                                          0.0000 0.0000 
        fir:core/regs:slc(regs:acc.itm)(2)#2                                                                                           0.0000 0.0000 
        fir:core/regs:slc(regs:acc.itm)(2)#2.itm                                                                                       0.0000 0.0000 
        fir:core/and#50                                                          mgc_and_1_6                                           1.4961 1.4961 
        fir:core/and#50.itm                                                                                                            0.0000 1.4961 
        fir:core/or#22                                                           mgc_or_1_2                                            1.2679 2.7640 
        fir:core/or#22.tmp                                                                                                             0.0000 2.7640 
        fir:core/not                                                             mgc_not_1                                             0.0000 2.7640 
        fir:core/not.itm                                                                                                               0.0000 2.7640 
        fir:core/and#51                                                          mgc_and_1_2                                           1.2790 4.0430 
        fir:core/and#51.itm                                                                                                            0.0000 4.0430 
        fir:core/mux                                                             mgc_mux_5_1_2                                         1.3121 5.3551 
        fir:core/mux.itm                                                                                                               0.0000 5.3551 
        fir:core/and                                                             mgc_and_5_2                                           1.2790 6.6340 
        fir:core/and.itm                                                                                                               0.0000 6.6340 
                                                                                                                                                     
      6                                                                          fir:core/reg(regs:acc)          fir:core/and.itm      6.6340 3.3660 
                                                                                                                                                     
        Instance                                                                 Component                                             Delta  Delay  
        --------                                                                 ---------                                             -----  -----  
        fir:core/reg(regs:acc)                                                   mgc_reg_pos_5_0_0_1_1_1_1                             0.0000 0.0000 
        fir:core/regs:acc.itm                                                                                                          0.0000 0.0000 
        fir:core/regs:slc(regs:acc.itm)(4)#2                                                                                           0.0000 0.0000 
        fir:core/regs:slc(regs:acc.itm)(4)#2.itm                                                                                       0.0000 0.0000 
        fir:core/and#50                                                          mgc_and_1_6                                           1.4961 1.4961 
        fir:core/and#50.itm                                                                                                            0.0000 1.4961 
        fir:core/or#22                                                           mgc_or_1_2                                            1.2679 2.7640 
        fir:core/or#22.tmp                                                                                                             0.0000 2.7640 
        fir:core/not                                                             mgc_not_1                                             0.0000 2.7640 
        fir:core/not.itm                                                                                                               0.0000 2.7640 
        fir:core/and#51                                                          mgc_and_1_2                                           1.2790 4.0430 
        fir:core/and#51.itm                                                                                                            0.0000 4.0430 
        fir:core/mux                                                             mgc_mux_5_1_2                                         1.3121 5.3551 
        fir:core/mux.itm                                                                                                               0.0000 5.3551 
        fir:core/and                                                             mgc_and_5_2                                           1.2790 6.6340 
        fir:core/and.itm                                                                                                               0.0000 6.6340 
                                                                                                                                                     
      7                                                                          fir:core/fir:core_core:fsm:inst fir:core/and.itm      6.6340 3.3660 
                                                                                                                                                     
        Instance                                                                 Component                                             Delta  Delay  
        --------                                                                 ---------                                             -----  -----  
        fir:core/fir:core_core:fsm:inst                                          fir:core_core:fsm                                     0.0000 0.0000 
        fir:core/fsm_output                                                                                                            0.0000 0.0000 
        fir:core/slc(fsm_output)(8)#3                                                                                                  0.0000 0.0000 
        fir:core/slc(fsm_output)(8)#3.itm                                                                                              0.0000 0.0000 
        fir:core/and#50                                                          mgc_and_1_6                                           1.4961 1.4961 
        fir:core/and#50.itm                                                                                                            0.0000 1.4961 
        fir:core/or#22                                                           mgc_or_1_2                                            1.2679 2.7640 
        fir:core/or#22.tmp                                                                                                             0.0000 2.7640 
        fir:core/not                                                             mgc_not_1                                             0.0000 2.7640 
        fir:core/not.itm                                                                                                               0.0000 2.7640 
        fir:core/and#51                                                          mgc_and_1_2                                           1.2790 4.0430 
        fir:core/and#51.itm                                                                                                            0.0000 4.0430 
        fir:core/mux                                                             mgc_mux_5_1_2                                         1.3121 5.3551 
        fir:core/mux.itm                                                                                                               0.0000 5.3551 
        fir:core/and                                                             mgc_and_5_2                                           1.2790 6.6340 
        fir:core/and.itm                                                                                                               0.0000 6.6340 
                                                                                                                                                     
      8                                                                          fir:core/reg(regs:acc)          fir:core/and.itm      6.6340 3.3660 
                                                                                                                                                     
        Instance                                                                 Component                                             Delta  Delay  
        --------                                                                 ---------                                             -----  -----  
        fir:core/reg(regs:acc)                                                   mgc_reg_pos_5_0_0_1_1_1_1                             0.0000 0.0000 
        fir:core/regs:acc.itm                                                                                                          0.0000 0.0000 
        fir:core/regs:slc(regs:acc.itm)(3)#2                                                                                           0.0000 0.0000 
        fir:core/regs:slc(regs:acc.itm)(3)#2.itm                                                                                       0.0000 0.0000 
        fir:core/and#50                                                          mgc_and_1_6                                           1.4961 1.4961 
        fir:core/and#50.itm                                                                                                            0.0000 1.4961 
        fir:core/or#22                                                           mgc_or_1_2                                            1.2679 2.7640 
        fir:core/or#22.tmp                                                                                                             0.0000 2.7640 
        fir:core/not                                                             mgc_not_1                                             0.0000 2.7640 
        fir:core/not.itm                                                                                                               0.0000 2.7640 
        fir:core/and#51                                                          mgc_and_1_2                                           1.2790 4.0430 
        fir:core/and#51.itm                                                                                                            0.0000 4.0430 
        fir:core/mux                                                             mgc_mux_5_1_2                                         1.3121 5.3551 
        fir:core/mux.itm                                                                                                               0.0000 5.3551 
        fir:core/and                                                             mgc_and_5_2                                           1.2790 6.6340 
        fir:core/and.itm                                                                                                               0.0000 6.6340 
                                                                                                                                                     
      9                                                                          fir:core/fir:core_core:fsm:inst fir:core/and.itm      6.4169 3.5831 
                                                                                                                                                     
        Instance                                                                 Component                                             Delta  Delay  
        --------                                                                 ---------                                             -----  -----  
        fir:core/fir:core_core:fsm:inst                                          fir:core_core:fsm                                     0.0000 0.0000 
        fir:core/fsm_output                                                                                                            0.0000 0.0000 
        fir:core/slc(fsm_output)(2)#1                                                                                                  0.0000 0.0000 
        fir:core/slc(fsm_output)(2)#1.itm                                                                                              0.0000 0.0000 
        fir:core/regs:and                                                        mgc_and_1_2                                           1.2790 1.2790 
        fir:core/regs:and.cse                                                                                                          0.0000 1.2790 
        fir:core/or#22                                                           mgc_or_1_2                                            1.2679 2.5469 
        fir:core/or#22.tmp                                                                                                             0.0000 2.5469 
        fir:core/not                                                             mgc_not_1                                             0.0000 2.5469 
        fir:core/not.itm                                                                                                               0.0000 2.5469 
        fir:core/and#51                                                          mgc_and_1_2                                           1.2790 3.8258 
        fir:core/and#51.itm                                                                                                            0.0000 3.8258 
        fir:core/mux                                                             mgc_mux_5_1_2                                         1.3121 5.1379 
        fir:core/mux.itm                                                                                                               0.0000 5.1379 
        fir:core/and                                                             mgc_and_5_2                                           1.2790 6.4169 
        fir:core/and.itm                                                                                                               0.0000 6.4169 
                                                                                                                                                     
      10                                                                         fir:core/reg(regs:regs:nor)     fir:core/and.itm      6.4169 3.5831 
                                                                                                                                                     
        Instance                                                                 Component                                             Delta  Delay  
        --------                                                                 ---------                                             -----  -----  
        fir:core/reg(regs:regs:nor)                                              mgc_reg_pos_1_0_0_1_1_0_0                             0.0000 0.0000 
        fir:core/regs:regs:nor.itm                                                                                                     0.0000 0.0000 
        fir:core/regs:and                                                        mgc_and_1_2                                           1.2790 1.2790 
        fir:core/regs:and.cse                                                                                                          0.0000 1.2790 
        fir:core/or#22                                                           mgc_or_1_2                                            1.2679 2.5469 
        fir:core/or#22.tmp                                                                                                             0.0000 2.5469 
        fir:core/not                                                             mgc_not_1                                             0.0000 2.5469 
        fir:core/not.itm                                                                                                               0.0000 2.5469 
        fir:core/and#51                                                          mgc_and_1_2                                           1.2790 3.8258 
        fir:core/and#51.itm                                                                                                            0.0000 3.8258 
        fir:core/mux                                                             mgc_mux_5_1_2                                         1.3121 5.1379 
        fir:core/mux.itm                                                                                                               0.0000 5.1379 
        fir:core/and                                                             mgc_and_5_2                                           1.2790 6.4169 
        fir:core/and.itm                                                                                                               0.0000 6.4169 
                                                                                                                                                     
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                             Port                                  Slack (Delay) Messages 
      ------------------------------------ ----------------------------------- ------- ------- --------
      fir:core/reg(out1:rsc.triosy:obj.ld) reg(out1:out1:and.cse                8.7210  1.2790          
      fir:core/reg(out1:rsci.idat)         acc:slc(acc(32:3).sva#2)(29-14).itm  7.4516  2.5484          
      fir:core/reg(regs:acc)               and.itm                              3.3660  6.6340          
      fir:core/reg(regs:regs:nor)          regs:regs:nor.itm#2                  8.7321  1.2679          
      fir:core/reg(acc(32:3))              acc:acc:acc:and.itm                  6.1726  3.8274          
      fir:core/reg(MAC:i(5:0).sva(4:0))    rptr:rptr:and.itm                    8.7210  1.2790          
      fir:core/reg(MAC:MAC:or)             regs:mux1h#3.itm                     4.2936  5.7064          
      fir:core/reg(MAC:i(5:0))             MAC:acc#2.itm                        8.2940  1.7060          
      fir:core/reg(MAC:mux)                MAC:mux.itm#3                        7.1559  2.8441          
      fir:core/reg(MAC:mul)                MAC:mul.itm#3                        2.9000  7.1000          
      fir                                  coeffs:rsc.triosy.lz                10.0000  0.0000          
      fir                                  in1:rsc.triosy.lz                   10.0000  0.0000          
      fir                                  out1:rsc.dat                        10.0000  0.0000          
      fir                                  out1:rsc.triosy.lz                  10.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    6     1 
    -                    5     2 
    -                   30     1 
    and                          
    -                    5     2 
    -                   30     1 
    -                   16     1 
    -                    1     4 
    mul                          
    -                   30     1 
    mux                          
    -                    5     3 
    -                   16     1 
    mux1h                        
    -                    5     1 
    nor                          
    -                    1     2 
    not                          
    -                    1     3 
    or                           
    -                    5     1 
    -                    1     5 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_ram                     
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    6     1 
    -                    5     3 
    -                   30     2 
    -                   16     2 
    -                    1     2 
    write_port                   
    -                    0     1 
    
  End of Report
