//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Mon Jun  2 12:55:48 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\corememctrl\2.2.106\rtl\vlog\core\corememctrl.v "
// file 6 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\work\corememctrl_c0\corememctrl_c0.v "
// file 7 "\c:\users\lucas\documents\nascerr\design_depois_isp\hdl\ram_interface.v "
// file 8 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\sgcore\tamper\2.1.300\tamper_comps.v "
// file 9 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\work\tamper_c0\tamper_c0_0\tamper_c0_tamper_c0_0_tamper.v "
// file 10 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\work\tamper_c0\tamper_c0.v "
// file 11 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\work\tpsram_c0\tpsram_c0_0\tpsram_c0_tpsram_c0_0_tpsram.v "
// file 12 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\work\tpsram_c0\tpsram_c0.v "
// file 13 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\work\dev_restart_after_iap_blk\dev_restart_after_iap_blk.v "
// file 14 "\c:\users\lucas\documents\nascerr\design_depois_isp\hdl\fpga_top_design.sv "
// file 15 "\c:\users\lucas\documents\nascerr\design_depois_isp\hdl\hamming_top_design.sv "
// file 16 "\c:\users\lucas\documents\nascerr\design_depois_isp\hdl\hamming_encoder.sv "
// file 17 "\c:\users\lucas\documents\nascerr\design_depois_isp\hdl\hamming_decoder.sv "
// file 18 "\c:\users\lucas\documents\nascerr\design_depois_isp\hdl\led_blink.v "
// file 19 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 20 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 21 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb\ccc_0\teste_sb_ccc_0_fccc.v "
// file 22 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 23 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb\fabosc_0\teste_sb_fabosc_0_osc.v "
// file 24 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb_mss\teste_sb_mss_syn.v "
// file 25 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb_mss\teste_sb_mss.v "
// file 26 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v "
// file 27 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v "
// file 28 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v "
// file 29 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v "
// file 30 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v "
// file 31 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v "
// file 32 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite.v "
// file 33 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste_sb\teste_sb.v "
// file 34 "\c:\users\lucas\documents\nascerr\design_depois_isp\component\work\teste\teste.v "
// file 35 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 36 "\c:\users\lucas\documents\nascerr\design_depois_isp\designer\teste\synthesis.fdc "

`timescale 100 ps/100 ps
module CoreMemCtrl_Z1 (
  net_0,
  MEMADDR_c,
  MEMDATAOut,
  MEMDATAOut_m,
  teste_sb_0_AMBA_SLAVE_0_HWDATA,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  regHADDR_0,
  regHADDR_3,
  regHADDR_10,
  regHADDR_2,
  regHADDR_4,
  regHADDR_5,
  regHADDR_1,
  M0GATEDHADDR_0,
  MEMDATAOut_m_0_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0,
  masterDataInProg_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0,
  MEMDATAInReg,
  MEMDATAInReg_7_i_m2_1,
  MEMDATAInReg_7_i_m2_0,
  MEMDATAInReg_7_i_m2_6,
  MEMDATAInReg_7_i_m2_5,
  MEMDATAInReg_7_i_m2_4,
  teste_sb_0_AMBA_SLAVE_0_HADDR_27,
  teste_sb_0_AMBA_SLAVE_0_HADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_11,
  teste_sb_0_AMBA_SLAVE_0_HADDR_10,
  teste_sb_0_AMBA_SLAVE_0_HADDR_9,
  teste_sb_0_AMBA_SLAVE_0_HADDR_8,
  teste_sb_0_AMBA_SLAVE_0_HADDR_1,
  HaddrReg,
  M0GATEDHSIZE_0,
  HsizeReg,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_0,
  masterAddrInProg_0,
  SRAMCSN_c_0,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0,
  un1_HTRANS_0,
  GATEDHTRANS,
  N_110_mux_i,
  N_59_i,
  N_72_i,
  N_68_i,
  N_109_mux_i,
  masterRegAddrSel,
  N_334,
  g2,
  N_271,
  N_270,
  N_275,
  iMEMDATAOEN_1z,
  iFLASHCSN_1z,
  popfeedthru_unused,
  SRAMOEN_c,
  teste_sb_0_FIC_0_CLK_i,
  SRAMWEN_c,
  teste_sb_0_AMBA_SLAVE_0_HWRITE,
  teste_sb_0_FIC_0_CLK,
  POWER_ON_RESET_N
)
;
input [15:0] net_0 ;
output [9:0] MEMADDR_c ;
output [7:0] MEMDATAOut ;
output [15:8] MEMDATAOut_m ;
input [31:0] teste_sb_0_AMBA_SLAVE_0_HWDATA ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
input regHADDR_0 ;
input regHADDR_3 ;
input regHADDR_10 ;
input regHADDR_2 ;
input regHADDR_4 ;
input regHADDR_5 ;
input regHADDR_1 ;
input M0GATEDHADDR_0 ;
output MEMDATAOut_m_0_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
input masterDataInProg_0 ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0 ;
output [31:8] MEMDATAInReg ;
output MEMDATAInReg_7_i_m2_1 ;
output MEMDATAInReg_7_i_m2_0 ;
output MEMDATAInReg_7_i_m2_6 ;
output MEMDATAInReg_7_i_m2_5 ;
output MEMDATAInReg_7_i_m2_4 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_27 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_11 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
output [1:0] HaddrReg ;
input M0GATEDHSIZE_0 ;
output [1:0] HsizeReg ;
input teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
input masterAddrInProg_0 ;
output SRAMCSN_c_0 ;
input teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0 ;
input un1_HTRANS_0 ;
input GATEDHTRANS ;
output N_110_mux_i ;
output N_59_i ;
output N_72_i ;
output N_68_i ;
output N_109_mux_i ;
input masterRegAddrSel ;
output N_334 ;
output g2 ;
output N_271 ;
output N_270 ;
output N_275 ;
output iMEMDATAOEN_1z ;
output iFLASHCSN_1z ;
output popfeedthru_unused ;
output SRAMOEN_c ;
input teste_sb_0_FIC_0_CLK_i ;
output SRAMWEN_c ;
input teste_sb_0_AMBA_SLAVE_0_HWRITE ;
input teste_sb_0_FIC_0_CLK ;
input POWER_ON_RESET_N ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire regHADDR_0 ;
wire regHADDR_3 ;
wire regHADDR_10 ;
wire regHADDR_2 ;
wire regHADDR_4 ;
wire regHADDR_5 ;
wire regHADDR_1 ;
wire M0GATEDHADDR_0 ;
wire MEMDATAOut_m_0_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
wire masterDataInProg_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0 ;
wire MEMDATAInReg_7_i_m2_1 ;
wire MEMDATAInReg_7_i_m2_0 ;
wire MEMDATAInReg_7_i_m2_6 ;
wire MEMDATAInReg_7_i_m2_5 ;
wire MEMDATAInReg_7_i_m2_4 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_27 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_11 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
wire M0GATEDHSIZE_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
wire masterAddrInProg_0 ;
wire SRAMCSN_c_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0 ;
wire un1_HTRANS_0 ;
wire GATEDHTRANS ;
wire N_110_mux_i ;
wire N_59_i ;
wire N_72_i ;
wire N_68_i ;
wire N_109_mux_i ;
wire masterRegAddrSel ;
wire N_334 ;
wire g2 ;
wire N_271 ;
wire N_270 ;
wire N_275 ;
wire iMEMDATAOEN_1z ;
wire iFLASHCSN_1z ;
wire popfeedthru_unused ;
wire SRAMOEN_c ;
wire teste_sb_0_FIC_0_CLK_i ;
wire SRAMWEN_c ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire teste_sb_0_FIC_0_CLK ;
wire POWER_ON_RESET_N ;
wire [1:1] HsizeReg_fast_Z;
wire [0:0] iSRAMCSN_3;
wire [9:0] MemCntlState_Z;
wire [9:1] MemCntlState_ns;
wire [27:2] HaddrReg_Z;
wire [12:2] teste_sb_0_AMBA_SLAVE_0_HADDR;
wire [29:24] HRDATA_2_i_m2_Z;
wire [19:16] MEMDATAInReg_7_i_m2_Z;
wire [4:0] CurrentWait_Z;
wire [4:0] NextWait_4_Z;
wire [1:0] trans_split_count_Z;
wire [1:0] trans_split_count_3_Z;
wire [15:8] MEMDATAOut_3_1_0_co1;
wire [15:8] MEMDATAOut_3_1_0_wmux_0_S;
wire [15:8] MEMDATAOut_3_1_0_y0;
wire [15:8] MEMDATAOut_3_1_0_co0;
wire [15:8] MEMDATAOut_3_1_0_wmux_S;
wire [11:10] MEMDATAOut_3_2cf0_Z;
wire [11:10] MEMDATAOut_3_2cf1_Z;
wire [0:0] MemCntlState_ns_i_i_1_tz_0_Z;
wire [7:7] MemCntlState_ns_i_o4_0_Z;
wire [2:2] MemCntlState_ns_0_a5_2_0_Z;
wire [3:3] MemCntlState_ns_0_0_a2_1_0_Z;
wire [2:2] MemCntlState_ns_0_a5_3_0_Z;
wire [0:0] MEMADDR_18;
wire [1:1] WSCounterLoadVal_1_iv_3_Z;
wire [6:6] MemCntlState_ns_i_a5_0_1_Z;
wire [0:0] iSRAMCSN_3_0_iv_2;
wire [1:1] WSCounterLoadVal_1_iv_5_Z;
wire [5:3] MemCntlState_ns_0_0_0_Z;
wire [6:6] MemCntlState_ns_i_0_Z;
wire [0:0] MemCntlState_ns_i_i_a2_3_2_Z;
wire [0:0] iSRAMCSN_3_0_iv_4;
wire [2:2] MemCntlState_ns_0_0_Z;
wire [1:1] WSCounterLoadVal_1;
wire [0:0] MemCntlState_ns_i_i_a2_1_1_Z;
wire [7:2] MEMDATAOut_2_Z;
wire [1:0] MEMDATAOut_2;
wire [0:0] MemCntlState_ns_i_i_0_Z;
wire [2:2] MemCntlState_ns_0_3_tz_Z;
wire [4:4] MemCntlState_ns_0_0_2_Z;
wire [2:2] MemCntlState_ns_0_2_Z;
wire [6:6] MemCntlState_ns_i_2_Z;
wire [6:6] MemCntlState_ns_i_4_Z;
wire [3:3] MemCntlState_ns_0_0_RNO_Z;
wire VCC ;
wire ACRegEn_Z ;
wire GND ;
wire Valid_d_Z ;
wire Valid ;
wire ssram_read_buzy_next_d_Z ;
wire pipeline_rd_d1_Z ;
wire HWRITE_d_Z ;
wire SelHaddrReg_Z ;
wire N_42_0_i ;
wire N_417_i ;
wire N_423_i ;
wire pipeline_rd ;
wire HselFlash_d_Z ;
wire iHready_3_Z ;
wire NextFLASHCSN_1 ;
wire NextMEMDATAOEN_1 ;
wire N_325_i ;
wire N_323_i ;
wire N_321_i ;
wire N_48 ;
wire HselReg_Z ;
wire HwriteReg_Z ;
wire HselFlashReg_Z ;
wire HselSramReg_Z ;
wire HselSram ;
wire next_transaction_done_Z ;
wire transaction_done_1 ;
wire un1_transaction_done_2_sqmuxa_1_i ;
wire MEMDATAInReg17 ;
wire N_311 ;
wire N_299 ;
wire N_310 ;
wire N_309 ;
wire N_317 ;
wire N_316 ;
wire ANB1 ;
wire N_20_i_i ;
wire ANC0 ;
wire ssram_split_trans_en_1_sqmuxa_1_RNIVL3DE_Z ;
wire g0_6_0_co1 ;
wire g0_6_0_wmux_0_S ;
wire N_677_0 ;
wire MEMDATAOut_sn_N_5 ;
wire g1_0_0_0 ;
wire g0_6_0_y0 ;
wire g0_6_0_co0 ;
wire g0_6_0_wmux_S ;
wire N_683 ;
wire N_680 ;
wire N_681 ;
wire N_682 ;
wire N_676 ;
wire g2_1 ;
wire MEMDATAOut_sn_N_13_mux ;
wire un1_MEMDATAOut_1_sqmuxa_i ;
wire MEMDATAOut156_Z ;
wire N_39_0_i_mb_1 ;
wire N_39_0_i_1 ;
wire N_39_0_i ;
wire N_334_i ;
wire N_678 ;
wire N_679 ;
wire N_686 ;
wire iHready_3_1_Z ;
wire LoadWSCounter ;
wire iHready_3_14 ;
wire iHready_3_15_a1_Z ;
wire N_330_i ;
wire iHready_3_11_Z ;
wire iHready_3_15_a0_1_Z ;
wire SRAMBYTEN28_Z ;
wire N_96 ;
wire N_168 ;
wire LoadWSCounter_i_1 ;
wire un1_LoadWSCounter_0_sqmuxa_i ;
wire NextSRAMCSN34_m ;
wire LoadWSCounter_sn_N_3 ;
wire WSCounterLoadVal_3_sqmuxa_3_0 ;
wire MEMDATAOut_sn_m9_e_0_Z ;
wire HoldHreadyLow26_1_Z ;
wire un1_MEMDATAOut_2_sqmuxa_0_a2_0_0_Z ;
wire N_160 ;
wire N_109 ;
wire N_105 ;
wire HoldHreadyLow12 ;
wire CO1_1 ;
wire WSCounterLoadVal_1_sqmuxa_2_i_1 ;
wire pipeline_rd_d1_m ;
wire N_14 ;
wire HoldHreadyLow26_Z ;
wire un1_HoldHreadyLow25_Z ;
wire N_325_1_i ;
wire ssram_split_trans_en_1_sqmuxa_1_Z ;
wire N_89 ;
wire N_341 ;
wire NextSRAMCSN34_Z ;
wire LoadWSCounter_1_sqmuxa_1_Z ;
wire N_338_i_0 ;
wire NextMemCntlState_0_sqmuxa ;
wire HoldHreadyLow21_Z ;
wire N_87 ;
wire N_88 ;
wire N_735 ;
wire N_736 ;
wire N_738 ;
wire N_740 ;
wire N_741 ;
wire N_742 ;
wire N_743 ;
wire un1_WSCounterLoadVal_1_sqmuxa_i ;
wire N_428 ;
wire N_354 ;
wire WSCounterLoadVal_1_sqmuxa_3 ;
wire WSCounterLoadVal_3_sqmuxa_3_Z ;
wire NextMemCntlState_5_sqmuxa_1_Z ;
wire WSCounterLoadVal_2_sqmuxa_2 ;
wire NextMEMDATAOEN_1_iv_2_Z ;
wire trans_split_reset_18_iv_1_Z ;
wire N_341_i ;
wire NextSRAMCSN_30_m_0 ;
wire N_52_0 ;
wire MEMADDR_sn_N_9_mux ;
wire NextSRAMCSN_1_m ;
wire transaction_done_0_sqmuxa_1 ;
wire trans_split_reset_2_sqmuxa ;
wire trans_split_reset_7_m ;
wire N_205_i ;
wire WSCounterLoadVal_0_sqmuxa_1_m ;
wire NextMemCntlState_2_sqmuxa_1 ;
wire WSCounterLoadVal_1_sqmuxa_2 ;
wire NextMEMDATAOEN_m ;
wire N_15 ;
wire LoadWSCounter_0_sqmuxa_1 ;
wire N_165 ;
wire NextFLASHCSN_1_sqmuxa_Z ;
wire NextMemCntlState_1_sqmuxa_2_Z ;
wire un2_HselFlash_i ;
wire WSCounterLoadVal_2_sqmuxa_1 ;
wire ssram_split_trans_en_0_sqmuxa ;
wire HoldHreadyLow_3_sqmuxa ;
wire N_80_i ;
wire transaction_done_m_0 ;
wire N_140 ;
wire N_103_i ;
wire N_142 ;
wire NextMEMDATAOEN_1_sqmuxa ;
wire trans_split_reset_2_sqmuxa_1 ;
wire transaction_done_0_sqmuxa ;
wire N_139 ;
wire N_172_i ;
wire MEMDATAOut_0_sqmuxa_2_Z ;
wire N_67_2 ;
wire N_67_1 ;
wire N_58_2 ;
wire N_58_1 ;
wire N_71_2 ;
wire N_71_1 ;
wire iHready_3_11_5_Z ;
wire NextSRAMCSN_9_m_2 ;
wire un1_LoadWSCounter_0_sqmuxa_0_0_0_Z ;
wire un1_MEMDATAOut_2_sqmuxa_i ;
wire N_330 ;
wire N_392 ;
wire N_136 ;
wire N_126 ;
wire N_122 ;
wire N_391 ;
wire WSCounterLoadVal_3_sqmuxa_1 ;
wire N_76_i ;
wire N_79_i ;
wire NextMemCntlState_3_sqmuxa_Z ;
wire iHready_3_5_Z ;
wire iHready_3_4_Z ;
wire N_347 ;
wire N_522 ;
wire N_734 ;
wire N_16 ;
wire transaction_done_1_sqmuxa_1_Z ;
wire N_85 ;
wire N_138 ;
wire Valid_m_0 ;
wire WSCounterLoadVal_1_sqmuxa_1_Z ;
wire NextMEMDATAOEN_4_sqmuxa ;
wire HoldHreadyLow_1_sqmuxa_2_Z ;
wire N_86 ;
wire N_104 ;
wire NextMEMDATAOEN_2_sqmuxa ;
wire WSCounterLoadVal_0_sqmuxa_3_Z ;
wire N_55_i ;
wire N_62_i ;
wire N_12 ;
wire N_692 ;
wire N_691 ;
wire N_690 ;
wire N_689 ;
wire N_685 ;
wire N_687 ;
wire N_688 ;
wire N_109_mux_2 ;
wire WSCounterLoadVal_3_sqmuxa_2 ;
wire NextMEMDATAOEN_1_iv_4_Z ;
wire iHready_3_11_2_Z ;
wire trans_split_en ;
wire N_394 ;
wire WSCounterLoadVal_4_sqmuxa ;
wire N_521_mux ;
wire N_520_mux ;
wire N_519_mux ;
wire N_518_mux ;
wire N_517_mux ;
wire N_516_mux ;
wire N_13 ;
wire transaction_done_2_sqmuxa_Z ;
wire N_171 ;
wire NextSRAMCSN_27_m ;
wire N_110_mux_2 ;
wire iHready_3_11_8_Z ;
wire un1_transaction_done_2_sqmuxa_i ;
wire iHready_3_12_RNO_Z ;
wire N_413 ;
wire N_522_mux_2 ;
wire N_775_1 ;
wire iHready_3_11_7_Z ;
wire un1_LoadWSCounter_0_sqmuxa_0_0_3_Z ;
wire trans_split_reset_18_iv_Z ;
wire N_1017_tz_tz ;
wire N_369 ;
wire N_522_mux ;
wire N_775 ;
wire iHready_3_11_10_Z ;
wire N_523 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_6 ;
wire N_5 ;
// @5:403
  SLE \HsizeReg_fast[1]  (
	.Q(HsizeReg_fast_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE Valid_d (
	.Q(Valid_d_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(Valid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE ssram_read_buzy_next_d (
	.Q(ssram_read_buzy_next_d_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(pipeline_rd_d1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE HWRITE_d (
	.Q(HWRITE_d_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE SelHaddrReg (
	.Q(SelHaddrReg_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_42_0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1831
  SLE \genblk8.iSRAMWEN  (
	.Q(SRAMWEN_c),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK_i),
	.D(N_417_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1808
  SLE iSRAMOEN (
	.Q(SRAMOEN_c),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK_i),
	.D(N_423_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE pipeline_rd_d1 (
	.Q(pipeline_rd_d1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(pipeline_rd),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE HselFlash_d (
	.Q(HselFlash_d_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1728
  SLE \genblk4.iSRAMCSN[0]  (
	.Q(SRAMCSN_c_0),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(iSRAMCSN_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:695
  SLE iHready (
	.Q(popfeedthru_unused),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(iHready_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE iFLASHCSN (
	.Q(iFLASHCSN_1z),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextFLASHCSN_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE iMEMDATAOEN (
	.Q(iMEMDATAOEN_1z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextMEMDATAOEN_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[9]  (
	.Q(MemCntlState_Z[9]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MemCntlState_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[8]  (
	.Q(pipeline_rd),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_325_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[7]  (
	.Q(MemCntlState_Z[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_323_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[6]  (
	.Q(MemCntlState_Z[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_321_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[5]  (
	.Q(MemCntlState_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MemCntlState_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[4]  (
	.Q(MemCntlState_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MemCntlState_ns[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[3]  (
	.Q(MemCntlState_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MemCntlState_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[2]  (
	.Q(MemCntlState_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MemCntlState_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[1]  (
	.Q(MemCntlState_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MemCntlState_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \MemCntlState[0]  (
	.Q(MemCntlState_Z[0]),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_48),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[27]  (
	.Q(HaddrReg_Z[27]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:374
  SLE HselReg (
	.Q(HselReg_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(masterAddrInProg_0),
	.EN(popfeedthru_unused),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE HwriteReg (
	.Q(HwriteReg_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:374
  SLE HselFlashReg (
	.Q(HselFlashReg_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.EN(popfeedthru_unused),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:374
  SLE HselSramReg (
	.Q(HselSramReg_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(HselSram),
	.EN(popfeedthru_unused),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE next_transaction_done (
	.Q(next_transaction_done_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(transaction_done_1),
	.EN(un1_transaction_done_2_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg_Z[0]  (
	.Q(HaddrReg[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_0),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HsizeReg_Z[1]  (
	.Q(HsizeReg[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HSIZE_0),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HsizeReg_Z[0]  (
	.Q(HsizeReg[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(M0GATEDHSIZE_0),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[10]  (
	.Q(MEMDATAInReg[10]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_i_m2_1),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[9]  (
	.Q(MEMDATAInReg[9]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_i_m2_0),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[8]  (
	.Q(MEMDATAInReg[8]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_275),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[12]  (
	.Q(HaddrReg_Z[12]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR[12]),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[11]  (
	.Q(HaddrReg_Z[11]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_11),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[10]  (
	.Q(HaddrReg_Z[10]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_10),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[9]  (
	.Q(HaddrReg_Z[9]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_9),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[8]  (
	.Q(HaddrReg_Z[8]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_8),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[7]  (
	.Q(HaddrReg_Z[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR[7]),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[6]  (
	.Q(HaddrReg_Z[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR[6]),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[5]  (
	.Q(HaddrReg_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR[5]),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[4]  (
	.Q(HaddrReg_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR[4]),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[3]  (
	.Q(HaddrReg_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR[3]),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg[2]  (
	.Q(HaddrReg_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR[2]),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:403
  SLE \HaddrReg_Z[1]  (
	.Q(HaddrReg[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_1),
	.EN(ACRegEn_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[25]  (
	.Q(MEMDATAInReg[25]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(HRDATA_2_i_m2_Z[25]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[24]  (
	.Q(MEMDATAInReg[24]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(HRDATA_2_i_m2_Z[24]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[23]  (
	.Q(MEMDATAInReg[23]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_311),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[22]  (
	.Q(MEMDATAInReg[22]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_299),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[21]  (
	.Q(MEMDATAInReg[21]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_310),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[20]  (
	.Q(MEMDATAInReg[20]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_309),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[19]  (
	.Q(MEMDATAInReg[19]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_i_m2_Z[19]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[18]  (
	.Q(MEMDATAInReg[18]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_i_m2_Z[18]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[17]  (
	.Q(MEMDATAInReg[17]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_i_m2_Z[17]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[16]  (
	.Q(MEMDATAInReg[16]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_i_m2_Z[16]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[15]  (
	.Q(MEMDATAInReg[15]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_i_m2_6),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[14]  (
	.Q(MEMDATAInReg[14]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_i_m2_5),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[13]  (
	.Q(MEMDATAInReg[13]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MEMDATAInReg_7_i_m2_4),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[12]  (
	.Q(MEMDATAInReg[12]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_270),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[11]  (
	.Q(MEMDATAInReg[11]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_271),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[31]  (
	.Q(MEMDATAInReg[31]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_317),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[30]  (
	.Q(MEMDATAInReg[30]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_316),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[29]  (
	.Q(MEMDATAInReg[29]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(HRDATA_2_i_m2_Z[29]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[28]  (
	.Q(MEMDATAInReg[28]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(HRDATA_2_i_m2_Z[28]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[27]  (
	.Q(MEMDATAInReg[27]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(HRDATA_2_i_m2_Z[27]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:2257
  SLE \genblk21.MEMDATAInReg[26]  (
	.Q(MEMDATAInReg[26]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(HRDATA_2_i_m2_Z[26]),
	.EN(MEMDATAInReg17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \ssram_split_trans_next[1]  (
	.Q(ANB1),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_20_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \ssram_split_trans_next[0]  (
	.Q(ANC0),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(ssram_split_trans_en_1_sqmuxa_1_RNIVL3DE_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:680
  SLE \CurrentWait[4]  (
	.Q(CurrentWait_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextWait_4_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:680
  SLE \CurrentWait[3]  (
	.Q(CurrentWait_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextWait_4_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:680
  SLE \CurrentWait[2]  (
	.Q(CurrentWait_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextWait_4_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:680
  SLE \CurrentWait[1]  (
	.Q(CurrentWait_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextWait_4_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:680
  SLE \CurrentWait[0]  (
	.Q(CurrentWait_Z[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(NextWait_4_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \trans_split_count[1]  (
	.Q(trans_split_count_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(trans_split_count_3_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:1678
  SLE \trans_split_count[0]  (
	.Q(trans_split_count_Z[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(trans_split_count_3_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @5:711
  ARI1 g0_6_0_wmux_0 (
	.FCO(g0_6_0_co1),
	.S(g0_6_0_wmux_0_S),
	.Y(N_677_0),
	.B(MEMDATAOut_sn_N_5),
	.C(g1_0_0_0),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0),
	.A(g0_6_0_y0),
	.FCI(g0_6_0_co0)
);
defparam g0_6_0_wmux_0.INIT=20'h0F588;
// @5:711
  ARI1 g0_6_0_wmux (
	.FCO(g0_6_0_co0),
	.S(g0_6_0_wmux_S),
	.Y(g0_6_0_y0),
	.B(MEMDATAOut_sn_N_5),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[17]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[25]),
	.A(iFLASHCSN_1z),
	.FCI(VCC)
);
defparam g0_6_0_wmux.INIT=20'h0FA44;
// @5:711
  ARI1 \MEMDATAOut_3_1_0_wmux_0[15]  (
	.FCO(MEMDATAOut_3_1_0_co1[15]),
	.S(MEMDATAOut_3_1_0_wmux_0_S[15]),
	.Y(N_683),
	.B(MEMDATAOut_sn_N_5),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[7]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[15]),
	.A(MEMDATAOut_3_1_0_y0[15]),
	.FCI(MEMDATAOut_3_1_0_co0[15])
);
defparam \MEMDATAOut_3_1_0_wmux_0[15] .INIT=20'h0F588;
// @5:711
  ARI1 \MEMDATAOut_3_1_0_wmux[15]  (
	.FCO(MEMDATAOut_3_1_0_co0[15]),
	.S(MEMDATAOut_3_1_0_wmux_S[15]),
	.Y(MEMDATAOut_3_1_0_y0[15]),
	.B(MEMDATAOut_sn_N_5),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[23]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[31]),
	.A(iFLASHCSN_1z),
	.FCI(VCC)
);
defparam \MEMDATAOut_3_1_0_wmux[15] .INIT=20'h0FA44;
// @5:711
  ARI1 \MEMDATAOut_3_1_0_wmux_0[12]  (
	.FCO(MEMDATAOut_3_1_0_co1[12]),
	.S(MEMDATAOut_3_1_0_wmux_0_S[12]),
	.Y(N_680),
	.B(MEMDATAOut_sn_N_5),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[4]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[12]),
	.A(MEMDATAOut_3_1_0_y0[12]),
	.FCI(MEMDATAOut_3_1_0_co0[12])
);
defparam \MEMDATAOut_3_1_0_wmux_0[12] .INIT=20'h0F588;
// @5:711
  ARI1 \MEMDATAOut_3_1_0_wmux[12]  (
	.FCO(MEMDATAOut_3_1_0_co0[12]),
	.S(MEMDATAOut_3_1_0_wmux_S[12]),
	.Y(MEMDATAOut_3_1_0_y0[12]),
	.B(MEMDATAOut_sn_N_5),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[20]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[28]),
	.A(iFLASHCSN_1z),
	.FCI(VCC)
);
defparam \MEMDATAOut_3_1_0_wmux[12] .INIT=20'h0FA44;
// @5:711
  ARI1 \MEMDATAOut_3_1_0_wmux_0[13]  (
	.FCO(MEMDATAOut_3_1_0_co1[13]),
	.S(MEMDATAOut_3_1_0_wmux_0_S[13]),
	.Y(N_681),
	.B(MEMDATAOut_sn_N_5),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[5]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[13]),
	.A(MEMDATAOut_3_1_0_y0[13]),
	.FCI(MEMDATAOut_3_1_0_co0[13])
);
defparam \MEMDATAOut_3_1_0_wmux_0[13] .INIT=20'h0F588;
// @5:711
  ARI1 \MEMDATAOut_3_1_0_wmux[13]  (
	.FCO(MEMDATAOut_3_1_0_co0[13]),
	.S(MEMDATAOut_3_1_0_wmux_S[13]),
	.Y(MEMDATAOut_3_1_0_y0[13]),
	.B(MEMDATAOut_sn_N_5),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[21]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[29]),
	.A(iFLASHCSN_1z),
	.FCI(VCC)
);
defparam \MEMDATAOut_3_1_0_wmux[13] .INIT=20'h0FA44;
// @5:711
  ARI1 \MEMDATAOut_3_1_0_wmux_0[14]  (
	.FCO(MEMDATAOut_3_1_0_co1[14]),
	.S(MEMDATAOut_3_1_0_wmux_0_S[14]),
	.Y(N_682),
	.B(MEMDATAOut_sn_N_5),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[6]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[14]),
	.A(MEMDATAOut_3_1_0_y0[14]),
	.FCI(MEMDATAOut_3_1_0_co0[14])
);
defparam \MEMDATAOut_3_1_0_wmux_0[14] .INIT=20'h0F588;
// @5:711
  ARI1 \MEMDATAOut_3_1_0_wmux[14]  (
	.FCO(MEMDATAOut_3_1_0_co0[14]),
	.S(MEMDATAOut_3_1_0_wmux_S[14]),
	.Y(MEMDATAOut_3_1_0_y0[14]),
	.B(MEMDATAOut_sn_N_5),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[22]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[30]),
	.A(iFLASHCSN_1z),
	.FCI(VCC)
);
defparam \MEMDATAOut_3_1_0_wmux[14] .INIT=20'h0FA44;
// @5:711
  ARI1 \MEMDATAOut_3_1_0_wmux_0[8]  (
	.FCO(MEMDATAOut_3_1_0_co1[8]),
	.S(MEMDATAOut_3_1_0_wmux_0_S[8]),
	.Y(N_676),
	.B(MEMDATAOut_sn_N_5),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[0]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[8]),
	.A(MEMDATAOut_3_1_0_y0[8]),
	.FCI(MEMDATAOut_3_1_0_co0[8])
);
defparam \MEMDATAOut_3_1_0_wmux_0[8] .INIT=20'h0F588;
// @5:711
  ARI1 \MEMDATAOut_3_1_0_wmux[8]  (
	.FCO(MEMDATAOut_3_1_0_co0[8]),
	.S(MEMDATAOut_3_1_0_wmux_S[8]),
	.Y(MEMDATAOut_3_1_0_y0[8]),
	.B(MEMDATAOut_sn_N_5),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[16]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[24]),
	.A(iFLASHCSN_1z),
	.FCI(VCC)
);
defparam \MEMDATAOut_3_1_0_wmux[8] .INIT=20'h0FA44;
// @5:711
  CFG4 \MEMDATAOut_3_2cf0[11]  (
	.A(masterDataInProg_0),
	.B(iFLASHCSN_1z),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[27]),
	.Y(MEMDATAOut_3_2cf0_Z[11])
);
defparam \MEMDATAOut_3_2cf0[11] .INIT=16'hEC20;
// @5:711
  CFG4 \MEMDATAOut_3_2cf0[10]  (
	.A(masterDataInProg_0),
	.B(iFLASHCSN_1z),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[26]),
	.Y(MEMDATAOut_3_2cf0_Z[10])
);
defparam \MEMDATAOut_3_2cf0[10] .INIT=16'hEC20;
// @5:711
  CFG4 \MEMDATAOut_3_2cf1[11]  (
	.A(masterDataInProg_0),
	.B(iFLASHCSN_1z),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[3]),
	.Y(MEMDATAOut_3_2cf1_Z[11])
);
defparam \MEMDATAOut_3_2cf1[11] .INIT=16'hB380;
// @5:711
  CFG4 \MEMDATAOut_3_2cf1[10]  (
	.A(masterDataInProg_0),
	.B(iFLASHCSN_1z),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[2]),
	.Y(MEMDATAOut_3_2cf1_Z[10])
);
defparam \MEMDATAOut_3_2cf1[10] .INIT=16'hB380;
  CFG4 MEMDATAOut_sn_m9_RNI8K8FP2 (
	.A(g2_1),
	.B(masterDataInProg_0),
	.C(N_677_0),
	.D(MEMDATAOut_sn_N_13_mux),
	.Y(g2)
);
defparam MEMDATAOut_sn_m9_RNI8K8FP2.INIT=16'hF044;
  CFG4 un1_MEMDATAOut_1_sqmuxa_1_RNIH6NV9 (
	.A(un1_MEMDATAOut_1_sqmuxa_i),
	.B(MEMDATAOut156_Z),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24),
	.Y(g2_1)
);
defparam un1_MEMDATAOut_1_sqmuxa_1_RNIH6NV9.INIT=16'h3B7F;
// @5:711
  CFG4 \trans_split_count_RNICOATB1[1]  (
	.A(N_39_0_i_mb_1),
	.B(N_39_0_i_1),
	.C(trans_split_count_Z[1]),
	.D(HaddrReg[1]),
	.Y(N_39_0_i)
);
defparam \trans_split_count_RNICOATB1[1] .INIT=16'h0ACE;
// @5:711
  CFG2 \trans_split_count_RNIBD39F[0]  (
	.A(N_334_i),
	.B(trans_split_count_Z[0]),
	.Y(N_39_0_i_mb_1)
);
defparam \trans_split_count_RNIBD39F[0] .INIT=4'h2;
// @5:711
  CFG3 \MEMDATAOut_3_2[10]  (
	.A(MEMDATAOut_sn_N_5),
	.B(MEMDATAOut_3_2cf1_Z[10]),
	.C(MEMDATAOut_3_2cf0_Z[10]),
	.Y(N_678)
);
defparam \MEMDATAOut_3_2[10] .INIT=8'hD8;
// @5:711
  CFG3 \MEMDATAOut_3_2[11]  (
	.A(MEMDATAOut_sn_N_5),
	.B(MEMDATAOut_3_2cf1_Z[11]),
	.C(MEMDATAOut_3_2cf0_Z[11]),
	.Y(N_679)
);
defparam \MEMDATAOut_3_2[11] .INIT=8'hD8;
  CFG2 g1_0 (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0),
	.B(masterDataInProg_0),
	.Y(g1_0_0_0)
);
defparam g1_0.INIT=4'h8;
// @5:711
  CFG4 un1_MEMDATAOut_1_sqmuxa_1_RNIPB07I (
	.A(MEMDATAOut156_Z),
	.B(un1_MEMDATAOut_1_sqmuxa_i),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[25]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0),
	.Y(N_686)
);
defparam un1_MEMDATAOut_1_sqmuxa_1_RNIPB07I.INIT=16'hA820;
  CFG4 iMEMDATAOEN_RNIO82G33 (
	.A(N_686),
	.B(N_677_0),
	.C(iMEMDATAOEN_1z),
	.D(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut_m_0_0)
);
defparam iMEMDATAOEN_RNIO82G33.INIT=16'h0C0A;
// @5:696
  CFG4 iHready_3 (
	.A(iHready_3_1_Z),
	.B(LoadWSCounter),
	.C(iHready_3_14),
	.D(iHready_3_15_a1_Z),
	.Y(iHready_3_Z)
);
defparam iHready_3.INIT=16'hF010;
// @5:696
  CFG4 iHready_3_1 (
	.A(CurrentWait_Z[0]),
	.B(N_330_i),
	.C(iHready_3_11_Z),
	.D(iHready_3_15_a0_1_Z),
	.Y(iHready_3_1_Z)
);
defparam iHready_3_1.INIT=16'h153F;
// @5:711
  CFG4 SRAMBYTEN28_RNI3EGJK (
	.A(SRAMBYTEN28_Z),
	.B(N_334_i),
	.C(HaddrReg[0]),
	.D(trans_split_count_Z[0]),
	.Y(N_39_0_i_1)
);
defparam SRAMBYTEN28_RNI3EGJK.INIT=16'h01AB;
// @5:1678
  CFG3 \MemCntlState_ns_i_i_1_tz_0[0]  (
	.A(N_96),
	.B(MemCntlState_Z[0]),
	.C(N_168),
	.Y(MemCntlState_ns_i_i_1_tz_0_Z[0])
);
defparam \MemCntlState_ns_i_i_1_tz_0[0] .INIT=8'hC5;
// @5:950
  CFG4 LoadWSCounter_u (
	.A(LoadWSCounter_i_1),
	.B(un1_LoadWSCounter_0_sqmuxa_i),
	.C(NextSRAMCSN34_m),
	.D(LoadWSCounter_sn_N_3),
	.Y(LoadWSCounter)
);
defparam LoadWSCounter_u.INIT=16'hFEAA;
// @5:1340
  CFG2 WSCounterLoadVal_3_sqmuxa_3_0_0 (
	.A(MemCntlState_Z[4]),
	.B(next_transaction_done_Z),
	.Y(WSCounterLoadVal_3_sqmuxa_3_0)
);
defparam WSCounterLoadVal_3_sqmuxa_3_0_0.INIT=4'h8;
// @5:711
  CFG2 MEMDATAOut_sn_m9_e_0 (
	.A(N_39_0_i),
	.B(iFLASHCSN_1z),
	.Y(MEMDATAOut_sn_m9_e_0_Z)
);
defparam MEMDATAOut_sn_m9_e_0.INIT=4'h1;
// @5:623
  CFG2 HoldHreadyLow26_1 (
	.A(CurrentWait_Z[3]),
	.B(CurrentWait_Z[1]),
	.Y(HoldHreadyLow26_1_Z)
);
defparam HoldHreadyLow26_1.INIT=4'h1;
// @5:747
  CFG2 un1_MEMDATAOut_2_sqmuxa_0_a2_0_0 (
	.A(SRAMBYTEN28_Z),
	.B(HaddrReg[0]),
	.Y(un1_MEMDATAOut_2_sqmuxa_0_a2_0_0_Z)
);
defparam un1_MEMDATAOut_2_sqmuxa_0_a2_0_0.INIT=4'h1;
// @5:1678
  CFG2 \MemCntlState_ns_i_o4_0[7]  (
	.A(CurrentWait_Z[1]),
	.B(CurrentWait_Z[4]),
	.Y(MemCntlState_ns_i_o4_0_Z[7])
);
defparam \MemCntlState_ns_i_o4_0[7] .INIT=4'hE;
// @5:1678
  CFG2 \MemCntlState_ns_0_a5_2_0[2]  (
	.A(HselFlash_d_Z),
	.B(HWRITE_d_Z),
	.Y(MemCntlState_ns_0_a5_2_0_Z[2])
);
defparam \MemCntlState_ns_0_a5_2_0[2] .INIT=4'h2;
// @5:1678
  CFG2 \MemCntlState_ns_0_0_a2_1_0[3]  (
	.A(MemCntlState_Z[1]),
	.B(HwriteReg_Z),
	.Y(MemCntlState_ns_0_0_a2_1_0_Z[3])
);
defparam \MemCntlState_ns_0_0_a2_1_0[3] .INIT=4'h4;
// @5:1732
  CFG2 \MemCntlState_RNIEANJ7[6]  (
	.A(pipeline_rd_d1_Z),
	.B(MemCntlState_Z[6]),
	.Y(N_160)
);
defparam \MemCntlState_RNIEANJ7[6] .INIT=4'h4;
// @5:1678
  CFG2 \MemCntlState_ns_0_a5_3_0[2]  (
	.A(MemCntlState_Z[1]),
	.B(MemCntlState_Z[2]),
	.Y(MemCntlState_ns_0_a5_3_0_Z[2])
);
defparam \MemCntlState_ns_0_a5_3_0[2] .INIT=4'h4;
  CFG2 \genblk4.iSRAMCSN_RNI5MD9E[0]  (
	.A(N_334_i),
	.B(SRAMCSN_c_0),
	.Y(N_109)
);
defparam \genblk4.iSRAMCSN_RNI5MD9E[0] .INIT=4'h1;
  CFG2 \HaddrReg_RNI2FO56[0]  (
	.A(HaddrReg[0]),
	.B(HsizeReg[0]),
	.Y(N_105)
);
defparam \HaddrReg_RNI2FO56[0] .INIT=4'h2;
  CFG2 SRAMBYTEN28_RNII3J49 (
	.A(SRAMBYTEN28_Z),
	.B(trans_split_count_Z[0]),
	.Y(HoldHreadyLow12)
);
defparam SRAMBYTEN28_RNII3J49.INIT=4'h2;
// @5:2104
  CFG2 SRAMBYTEN28 (
	.A(HsizeReg[0]),
	.B(HsizeReg_fast_Z[1]),
	.Y(SRAMBYTEN28_Z)
);
defparam SRAMBYTEN28.INIT=4'h2;
// @5:365
  CFG2 \genblk2.un3_HselFlash  (
	.A(masterAddrInProg_0),
	.B(M0GATEDHADDR_0),
	.Y(HselSram)
);
defparam \genblk2.un3_HselFlash .INIT=4'h2;
// @5:401
  CFG2 ACRegEn (
	.A(masterAddrInProg_0),
	.B(popfeedthru_unused),
	.Y(ACRegEn_Z)
);
defparam ACRegEn.INIT=4'h8;
// @5:677
  CFG2 \un2_NextWait_1.CO1_1  (
	.A(CurrentWait_Z[0]),
	.B(CurrentWait_Z[1]),
	.Y(CO1_1)
);
defparam \un2_NextWait_1.CO1_1 .INIT=4'hE;
// @5:1264
  CFG2 WSCounterLoadVal_1_sqmuxa_2_0_a2_1 (
	.A(N_330_i),
	.B(MemCntlState_Z[5]),
	.Y(WSCounterLoadVal_1_sqmuxa_2_i_1)
);
defparam WSCounterLoadVal_1_sqmuxa_2_0_a2_1.INIT=4'h8;
// @5:950
  CFG2 NextSRAMOEN_i_a5 (
	.A(pipeline_rd_d1_Z),
	.B(MemCntlState_Z[6]),
	.Y(pipeline_rd_d1_m)
);
defparam NextSRAMOEN_i_a5.INIT=4'h8;
// @5:677
  CFG2 \un2_NextWait_1.SUM[1]  (
	.A(CurrentWait_Z[0]),
	.B(CurrentWait_Z[1]),
	.Y(N_14)
);
defparam \un2_NextWait_1.SUM[1] .INIT=4'h6;
// @5:623
  CFG2 un1_HoldHreadyLow25 (
	.A(N_330_i),
	.B(HoldHreadyLow26_Z),
	.Y(un1_HoldHreadyLow25_Z)
);
defparam un1_HoldHreadyLow25.INIT=4'hE;
// @5:1468
  CFG2 ssram_split_trans_en_1_sqmuxa_1 (
	.A(N_325_1_i),
	.B(pipeline_rd_d1_Z),
	.Y(ssram_split_trans_en_1_sqmuxa_1_Z)
);
defparam ssram_split_trans_en_1_sqmuxa_1.INIT=4'h2;
// @5:1678
  CFG2 \MemCntlState_RNI7Q6EA[3]  (
	.A(MemCntlState_Z[2]),
	.B(MemCntlState_Z[3]),
	.Y(N_89)
);
defparam \MemCntlState_RNI7Q6EA[3] .INIT=4'hE;
// @5:1678
  CFG2 \MemCntlState_ns_i_o2_3[7]  (
	.A(HsizeReg[0]),
	.B(HsizeReg[1]),
	.Y(N_334)
);
defparam \MemCntlState_ns_i_o2_3[7] .INIT=4'hB;
// @5:1678
  CFG2 \MemCntlState_ns_i_o4_0[0]  (
	.A(MemCntlState_Z[4]),
	.B(MemCntlState_Z[5]),
	.Y(N_341)
);
defparam \MemCntlState_ns_i_o4_0[0] .INIT=4'hE;
// @5:1223
  CFG2 LoadWSCounter_1_sqmuxa_1 (
	.A(NextSRAMCSN34_Z),
	.B(N_330_i),
	.Y(LoadWSCounter_1_sqmuxa_1_Z)
);
defparam LoadWSCounter_1_sqmuxa_1.INIT=4'h4;
// @5:711
  CFG2 MEMDATAOut156 (
	.A(HwriteReg_Z),
	.B(HselReg_Z),
	.Y(MEMDATAOut156_Z)
);
defparam MEMDATAOut156.INIT=4'h8;
// @5:1678
  CFG2 \MemCntlState_ns_i_o4_i_a2[8]  (
	.A(ANC0),
	.B(ANB1),
	.Y(N_338_i_0)
);
defparam \MemCntlState_ns_i_o4_i_a2[8] .INIT=4'h1;
// @5:1139
  CFG2 HoldHreadyLow_3_sqmuxa_0_a2_1 (
	.A(N_330_i),
	.B(MemCntlState_Z[2]),
	.Y(NextMemCntlState_0_sqmuxa)
);
defparam HoldHreadyLow_3_sqmuxa_0_a2_1.INIT=4'h8;
// @5:1072
  CFG2 HoldHreadyLow_3_i_0_o2 (
	.A(HoldHreadyLow21_Z),
	.B(HoldHreadyLow12),
	.Y(N_87)
);
defparam HoldHreadyLow_3_i_0_o2.INIT=4'hE;
// @5:1678
  CFG2 \MemCntlState_ns_0_a2_i_o2[3]  (
	.A(Valid),
	.B(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.Y(N_88)
);
defparam \MemCntlState_ns_0_a2_i_o2[3] .INIT=4'h7;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[15]  (
	.A(MEMDATAInReg[23]),
	.B(MEMDATAInReg[31]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7_i_m2_6)
);
defparam \MEMDATAInReg_7_i_m2[15] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[14]  (
	.A(MEMDATAInReg[22]),
	.B(MEMDATAInReg[30]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7_i_m2_5)
);
defparam \MEMDATAInReg_7_i_m2[14] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[10]  (
	.A(MEMDATAInReg[18]),
	.B(MEMDATAInReg[26]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7_i_m2_1)
);
defparam \MEMDATAInReg_7_i_m2[10] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[9]  (
	.A(MEMDATAInReg[17]),
	.B(MEMDATAInReg[25]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7_i_m2_0)
);
defparam \MEMDATAInReg_7_i_m2[9] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[13]  (
	.A(MEMDATAInReg[21]),
	.B(MEMDATAInReg[29]),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAInReg_7_i_m2_4)
);
defparam \MEMDATAInReg_7_i_m2[13] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[16]  (
	.A(MEMDATAInReg[24]),
	.B(iFLASHCSN_1z),
	.C(net_0[0]),
	.Y(MEMDATAInReg_7_i_m2_Z[16])
);
defparam \MEMDATAInReg_7_i_m2[16] .INIT=8'hE2;
// @5:2610
  CFG3 \HRDATA_2_i_m2[24]  (
	.A(net_0[8]),
	.B(iFLASHCSN_1z),
	.C(net_0[0]),
	.Y(HRDATA_2_i_m2_Z[24])
);
defparam \HRDATA_2_i_m2[24] .INIT=8'hB8;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[17]  (
	.A(MEMDATAInReg[25]),
	.B(iFLASHCSN_1z),
	.C(net_0[1]),
	.Y(MEMDATAInReg_7_i_m2_Z[17])
);
defparam \MEMDATAInReg_7_i_m2[17] .INIT=8'hE2;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[18]  (
	.A(MEMDATAInReg[26]),
	.B(iFLASHCSN_1z),
	.C(net_0[2]),
	.Y(MEMDATAInReg_7_i_m2_Z[18])
);
defparam \MEMDATAInReg_7_i_m2[18] .INIT=8'hE2;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[19]  (
	.A(MEMDATAInReg[27]),
	.B(iFLASHCSN_1z),
	.C(net_0[3]),
	.Y(MEMDATAInReg_7_i_m2_Z[19])
);
defparam \MEMDATAInReg_7_i_m2[19] .INIT=8'hE2;
// @5:2610
  CFG3 \HRDATA_2_i_m2[28]  (
	.A(iFLASHCSN_1z),
	.B(net_0[4]),
	.C(net_0[12]),
	.Y(HRDATA_2_i_m2_Z[28])
);
defparam \HRDATA_2_i_m2[28] .INIT=8'hE4;
// @5:2610
  CFG3 \HRDATA_2_i_m2[29]  (
	.A(iFLASHCSN_1z),
	.B(net_0[5]),
	.C(net_0[13]),
	.Y(HRDATA_2_i_m2_Z[29])
);
defparam \HRDATA_2_i_m2[29] .INIT=8'hE4;
// @5:1894
  CFG3 \genblk9.MEMADDR_18[0]  (
	.A(trans_split_count_Z[0]),
	.B(N_334_i),
	.C(HaddrReg[1]),
	.Y(MEMADDR_18[0])
);
defparam \genblk9.MEMADDR_18[0] .INIT=8'hB8;
// @5:1846
  CFG3 \MEMADDR_3[1]  (
	.A(HaddrReg_Z[27]),
	.B(HaddrReg_Z[3]),
	.C(HaddrReg_Z[2]),
	.Y(N_735)
);
defparam \MEMADDR_3[1] .INIT=8'hD8;
// @5:1846
  CFG3 \MEMADDR_3[2]  (
	.A(HaddrReg_Z[27]),
	.B(HaddrReg_Z[4]),
	.C(HaddrReg_Z[3]),
	.Y(N_736)
);
defparam \MEMADDR_3[2] .INIT=8'hD8;
// @5:1846
  CFG3 \MEMADDR_3[4]  (
	.A(HaddrReg_Z[27]),
	.B(HaddrReg_Z[6]),
	.C(HaddrReg_Z[5]),
	.Y(N_738)
);
defparam \MEMADDR_3[4] .INIT=8'hD8;
// @5:1846
  CFG3 \MEMADDR_3[6]  (
	.A(HaddrReg_Z[27]),
	.B(HaddrReg_Z[8]),
	.C(HaddrReg_Z[7]),
	.Y(N_740)
);
defparam \MEMADDR_3[6] .INIT=8'hD8;
// @5:1846
  CFG3 \MEMADDR_3[7]  (
	.A(HaddrReg_Z[27]),
	.B(HaddrReg_Z[9]),
	.C(HaddrReg_Z[8]),
	.Y(N_741)
);
defparam \MEMADDR_3[7] .INIT=8'hD8;
// @5:1846
  CFG3 \MEMADDR_3[8]  (
	.A(HaddrReg_Z[27]),
	.B(HaddrReg_Z[10]),
	.C(HaddrReg_Z[9]),
	.Y(N_742)
);
defparam \MEMADDR_3[8] .INIT=8'hD8;
// @5:1846
  CFG3 \MEMADDR_3[9]  (
	.A(HaddrReg_Z[27]),
	.B(HaddrReg_Z[11]),
	.C(HaddrReg_Z[10]),
	.Y(N_743)
);
defparam \MEMADDR_3[9] .INIT=8'hD8;
// @5:671
  CFG3 \NextWait_4_0[0]  (
	.A(LoadWSCounter),
	.B(CurrentWait_Z[0]),
	.C(un1_WSCounterLoadVal_1_sqmuxa_i),
	.Y(N_428)
);
defparam \NextWait_4_0[0] .INIT=8'h1B;
// @5:1678
  CFG3 \MemCntlState_ns_i_m5[6]  (
	.A(MemCntlState_Z[5]),
	.B(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.C(MemCntlState_Z[2]),
	.Y(N_354)
);
defparam \MemCntlState_ns_i_m5[6] .INIT=8'hB8;
// @5:2610
  CFG3 \HRDATA_2_i_m2[31]  (
	.A(net_0[7]),
	.B(iFLASHCSN_1z),
	.C(net_0[15]),
	.Y(N_317)
);
defparam \HRDATA_2_i_m2[31] .INIT=8'hE2;
// @5:2610
  CFG3 \HRDATA_2_i_m2[30]  (
	.A(iFLASHCSN_1z),
	.B(net_0[6]),
	.C(net_0[14]),
	.Y(N_316)
);
defparam \HRDATA_2_i_m2[30] .INIT=8'hE4;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[23]  (
	.A(MEMDATAInReg[31]),
	.B(iFLASHCSN_1z),
	.C(net_0[7]),
	.Y(N_311)
);
defparam \MEMDATAInReg_7_i_m2[23] .INIT=8'hE2;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[21]  (
	.A(MEMDATAInReg[29]),
	.B(iFLASHCSN_1z),
	.C(net_0[5]),
	.Y(N_310)
);
defparam \MEMDATAInReg_7_i_m2[21] .INIT=8'hE2;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[20]  (
	.A(MEMDATAInReg[28]),
	.B(iFLASHCSN_1z),
	.C(net_0[4]),
	.Y(N_309)
);
defparam \MEMDATAInReg_7_i_m2[20] .INIT=8'hE2;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[22]  (
	.A(MEMDATAInReg[30]),
	.B(iFLASHCSN_1z),
	.C(net_0[6]),
	.Y(N_299)
);
defparam \MEMDATAInReg_7_i_m2[22] .INIT=8'hE2;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[8]  (
	.A(MEMDATAInReg[16]),
	.B(MEMDATAInReg[24]),
	.C(iFLASHCSN_1z),
	.Y(N_275)
);
defparam \MEMDATAInReg_7_i_m2[8] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[11]  (
	.A(MEMDATAInReg[19]),
	.B(MEMDATAInReg[27]),
	.C(iFLASHCSN_1z),
	.Y(N_271)
);
defparam \MEMDATAInReg_7_i_m2[11] .INIT=8'hCA;
// @5:2258
  CFG3 \MEMDATAInReg_7_i_m2[12]  (
	.A(MEMDATAInReg[20]),
	.B(MEMDATAInReg[28]),
	.C(iFLASHCSN_1z),
	.Y(N_270)
);
defparam \MEMDATAInReg_7_i_m2[12] .INIT=8'hCA;
// @5:950
  CFG4 \WSCounterLoadVal_1_iv_3[1]  (
	.A(WSCounterLoadVal_1_sqmuxa_3),
	.B(WSCounterLoadVal_3_sqmuxa_3_Z),
	.C(NextMemCntlState_5_sqmuxa_1_Z),
	.D(WSCounterLoadVal_2_sqmuxa_2),
	.Y(WSCounterLoadVal_1_iv_3_Z[1])
);
defparam \WSCounterLoadVal_1_iv_3[1] .INIT=16'hFFFE;
// @5:950
  CFG4 NextMEMDATAOEN_1_iv_2 (
	.A(MemCntlState_Z[9]),
	.B(pipeline_rd),
	.C(MemCntlState_Z[4]),
	.D(MemCntlState_Z[2]),
	.Y(NextMEMDATAOEN_1_iv_2_Z)
);
defparam NextMEMDATAOEN_1_iv_2.INIT=16'hFFFE;
// @5:950
  CFG4 trans_split_reset_18_iv_1 (
	.A(MemCntlState_Z[6]),
	.B(MemCntlState_Z[1]),
	.C(MemCntlState_Z[7]),
	.D(MemCntlState_Z[0]),
	.Y(trans_split_reset_18_iv_1_Z)
);
defparam trans_split_reset_18_iv_1.INIT=16'hFFFE;
// @5:1678
  CFG3 \MemCntlState_ns_i_a5_0_1[6]  (
	.A(MemCntlState_Z[2]),
	.B(N_341),
	.C(MemCntlState_Z[7]),
	.Y(MemCntlState_ns_i_a5_0_1_Z[6])
);
defparam \MemCntlState_ns_i_a5_0_1[6] .INIT=8'h01;
// @5:1678
  CFG2 \MemCntlState_RNIBU6EA[5]  (
	.A(MemCntlState_Z[4]),
	.B(MemCntlState_Z[5]),
	.Y(N_341_i)
);
defparam \MemCntlState_RNIBU6EA[5] .INIT=4'h1;
// @5:1732
  CFG3 \genblk4.iSRAMCSN_3_0_iv_4_RNO[0]  (
	.A(HselSramReg_Z),
	.B(HselFlashReg_Z),
	.C(HaddrReg_Z[27]),
	.Y(NextSRAMCSN_30_m_0)
);
defparam \genblk4.iSRAMCSN_3_0_iv_4_RNO[0] .INIT=8'h0D;
  CFG3 SRAMBYTEN28_RNIID2MA (
	.A(SRAMBYTEN28_Z),
	.B(HaddrReg_Z[27]),
	.C(HaddrReg[0]),
	.Y(N_52_0)
);
defparam SRAMBYTEN28_RNIID2MA.INIT=8'h10;
// @5:1223
  CFG3 NextSRAMCSN34 (
	.A(N_334_i),
	.B(trans_split_count_Z[0]),
	.C(HaddrReg_Z[27]),
	.Y(NextSRAMCSN34_Z)
);
defparam NextSRAMCSN34.INIT=8'h02;
  CFG3 SRAMBYTEN28_RNI43U7H (
	.A(SelHaddrReg_Z),
	.B(SRAMBYTEN28_Z),
	.C(N_334_i),
	.Y(MEMADDR_sn_N_9_mux)
);
defparam SRAMBYTEN28_RNI43U7H.INIT=8'h20;
// @5:1732
  CFG4 \genblk4.iSRAMCSN_3_0_iv_4_RNO_0[0]  (
	.A(Valid_d_Z),
	.B(HselFlash_d_Z),
	.C(HaddrReg_Z[27]),
	.D(MemCntlState_Z[1]),
	.Y(NextSRAMCSN_1_m)
);
defparam \genblk4.iSRAMCSN_3_0_iv_4_RNO_0[0] .INIT=16'h0D00;
// @5:950
  CFG3 NextSRAMCSN34_RNIUJQIB1 (
	.A(N_330_i),
	.B(NextSRAMCSN34_Z),
	.C(N_341_i),
	.Y(NextSRAMCSN34_m)
);
defparam NextSRAMCSN34_RNIUJQIB1.INIT=8'h08;
// @5:1678
  CFG4 \MemCntlState_ns_0_0_a2_0[5]  (
	.A(HselFlash_d_Z),
	.B(HWRITE_d_Z),
	.C(MemCntlState_Z[1]),
	.D(Valid_d_Z),
	.Y(transaction_done_0_sqmuxa_1)
);
defparam \MemCntlState_ns_0_0_a2_0[5] .INIT=16'h4000;
// @5:950
  CFG3 next_transaction_done_RNI841UQ (
	.A(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.B(trans_split_reset_2_sqmuxa),
	.C(next_transaction_done_Z),
	.Y(trans_split_reset_7_m)
);
defparam next_transaction_done_RNI841UQ.INIT=8'h04;
// @5:950
  CFG3 trans_split_en_iv_RNO (
	.A(N_330_i),
	.B(NextSRAMCSN34_Z),
	.C(N_205_i),
	.Y(WSCounterLoadVal_0_sqmuxa_1_m)
);
defparam trans_split_en_iv_RNO.INIT=8'h08;
// @5:1130
  CFG3 HoldHreadyLow21 (
	.A(trans_split_count_Z[1]),
	.B(trans_split_count_Z[0]),
	.C(N_334_i),
	.Y(HoldHreadyLow21_Z)
);
defparam HoldHreadyLow21.INIT=8'h70;
// @30:258
  CFG2 \HsizeReg_fast_RNIGUKB9[1]  (
	.A(HsizeReg[0]),
	.B(HsizeReg_fast_Z[1]),
	.Y(N_334_i)
);
defparam \HsizeReg_fast_RNIGUKB9[1] .INIT=4'h4;
// @5:950
  CFG3 NextMEMDATAOEN_1_iv_RNO (
	.A(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.B(NextMemCntlState_2_sqmuxa_1),
	.C(WSCounterLoadVal_1_sqmuxa_2),
	.Y(NextMEMDATAOEN_m)
);
defparam NextMEMDATAOEN_1_iv_RNO.INIT=8'h54;
// @5:677
  CFG2 \un2_NextWait_1.SUM[2]  (
	.A(CO1_1),
	.B(CurrentWait_Z[2]),
	.Y(N_15)
);
defparam \un2_NextWait_1.SUM[2] .INIT=4'h6;
// @5:1678
  CFG4 \MemCntlState_ns_0_0[1]  (
	.A(MemCntlState_Z[1]),
	.B(Valid),
	.C(MemCntlState_Z[0]),
	.D(Valid_d_Z),
	.Y(MemCntlState_ns[1])
);
defparam \MemCntlState_ns_0_0[1] .INIT=16'hC0EA;
// @5:2268
  CFG3 \genblk21.MEMDATAInReg17  (
	.A(SRAMCSN_c_0),
	.B(iFLASHCSN_1z),
	.C(N_330_i),
	.Y(MEMDATAInReg17)
);
defparam \genblk21.MEMDATAInReg17 .INIT=8'h70;
// @5:1554
  CFG3 LoadWSCounter_0_sqmuxa_1_0_a2 (
	.A(HselFlashReg_Z),
	.B(MemCntlState_Z[6]),
	.C(pipeline_rd_d1_Z),
	.Y(LoadWSCounter_0_sqmuxa_1)
);
defparam LoadWSCounter_0_sqmuxa_1_0_a2.INIT=8'h08;
// @5:1678
  CFG2 \MemCntlState_ns_i_i_a2_7[0]  (
	.A(N_341),
	.B(N_89),
	.Y(N_168)
);
defparam \MemCntlState_ns_i_i_a2_7[0] .INIT=4'h1;
// @5:950
  CFG4 un1_LoadWSCounter_0_sqmuxa_0_a2_3 (
	.A(HselFlashReg_Z),
	.B(HselSramReg_Z),
	.C(pipeline_rd_d1_Z),
	.D(MemCntlState_Z[6]),
	.Y(N_165)
);
defparam un1_LoadWSCounter_0_sqmuxa_0_a2_3.INIT=16'h0400;
// @5:1223
  CFG2 NextFLASHCSN_1_sqmuxa (
	.A(LoadWSCounter_1_sqmuxa_1_Z),
	.B(MemCntlState_Z[5]),
	.Y(NextFLASHCSN_1_sqmuxa_Z)
);
defparam NextFLASHCSN_1_sqmuxa.INIT=4'h8;
// @5:1306
  CFG3 NextMemCntlState_1_sqmuxa_2 (
	.A(N_330_i),
	.B(NextSRAMCSN34_Z),
	.C(MemCntlState_Z[4]),
	.Y(NextMemCntlState_1_sqmuxa_2_Z)
);
defparam NextMemCntlState_1_sqmuxa_2.INIT=8'h20;
// @5:1678
  CFG3 \un13_i_a2[2]  (
	.A(MemCntlState_Z[6]),
	.B(N_341_i),
	.C(MemCntlState_Z[7]),
	.Y(N_205_i)
);
defparam \un13_i_a2[2] .INIT=8'h04;
// @5:1223
  CFG3 un2_HselFlash (
	.A(Valid),
	.B(next_transaction_done_Z),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.Y(un2_HselFlash_i)
);
defparam un2_HselFlash.INIT=8'hFD;
// @5:1340
  CFG3 WSCounterLoadVal_2_sqmuxa_1_0_a2 (
	.A(MemCntlState_Z[4]),
	.B(NextSRAMCSN34_Z),
	.C(un2_HselFlash_i),
	.Y(WSCounterLoadVal_2_sqmuxa_1)
);
defparam WSCounterLoadVal_2_sqmuxa_1_0_a2.INIT=8'h02;
// @5:1468
  CFG3 HoldHreadyLow_1_sqmuxa_2_1 (
	.A(ANB1),
	.B(ANC0),
	.C(MemCntlState_Z[9]),
	.Y(ssram_split_trans_en_0_sqmuxa)
);
defparam HoldHreadyLow_1_sqmuxa_2_1.INIT=8'h10;
// @5:1340
  CFG4 WSCounterLoadVal_1_sqmuxa_3_0_a2 (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.B(Valid),
	.C(MemCntlState_Z[4]),
	.D(NextSRAMCSN34_Z),
	.Y(WSCounterLoadVal_1_sqmuxa_3)
);
defparam WSCounterLoadVal_1_sqmuxa_3_0_a2.INIT=16'h0080;
// @5:1139
  CFG4 HoldHreadyLow_3_sqmuxa_0_a2 (
	.A(N_330_i),
	.B(MemCntlState_Z[2]),
	.C(HoldHreadyLow21_Z),
	.D(HoldHreadyLow12),
	.Y(HoldHreadyLow_3_sqmuxa)
);
defparam HoldHreadyLow_3_sqmuxa_0_a2.INIT=16'h0008;
// @5:950
  CFG3 transaction_done_1_iv_RNO_1 (
	.A(NextMemCntlState_1_sqmuxa_2_Z),
	.B(N_80_i),
	.C(next_transaction_done_Z),
	.Y(transaction_done_m_0)
);
defparam transaction_done_1_iv_RNO_1.INIT=8'h0E;
// @5:950
  CFG4 un1_LoadWSCounter_0_sqmuxa_0_a2_1 (
	.A(N_330_i),
	.B(MemCntlState_Z[3]),
	.C(HoldHreadyLow21_Z),
	.D(HoldHreadyLow12),
	.Y(N_140)
);
defparam un1_LoadWSCounter_0_sqmuxa_0_a2_1.INIT=16'h8880;
// @5:950
  CFG2 \MemCntlState_RNIIR6TU[3]  (
	.A(N_330_i),
	.B(MemCntlState_Z[3]),
	.Y(N_103_i)
);
defparam \MemCntlState_RNIIR6TU[3] .INIT=4'h8;
// @5:950
  CFG3 un1_transaction_done_2_sqmuxa_1_0_a2 (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.B(Valid),
	.C(NextMemCntlState_1_sqmuxa_2_Z),
	.Y(N_142)
);
defparam un1_transaction_done_2_sqmuxa_1_0_a2.INIT=8'hB0;
// @5:965
  CFG3 NextMEMDATAOEN_1_sqmuxa_0_a2 (
	.A(MemCntlState_Z[1]),
	.B(HWRITE_d_Z),
	.C(Valid_d_Z),
	.Y(NextMEMDATAOEN_1_sqmuxa)
);
defparam NextMEMDATAOEN_1_sqmuxa_0_a2.INIT=8'h20;
// @5:1072
  CFG4 trans_split_reset_2_sqmuxa_1_0_a2 (
	.A(N_330_i),
	.B(MemCntlState_Z[3]),
	.C(HoldHreadyLow21_Z),
	.D(HoldHreadyLow12),
	.Y(trans_split_reset_2_sqmuxa_1)
);
defparam trans_split_reset_2_sqmuxa_1_0_a2.INIT=16'h0008;
// @5:1678
  CFG3 transaction_done_0_sqmuxa_0_a2 (
	.A(MemCntlState_Z[1]),
	.B(HselFlash_d_Z),
	.C(Valid_d_Z),
	.Y(transaction_done_0_sqmuxa)
);
defparam transaction_done_0_sqmuxa_0_a2.INIT=8'h80;
// @5:950
  CFG4 un1_HoldHreadyLow (
	.A(N_330_i),
	.B(MemCntlState_Z[2]),
	.C(HoldHreadyLow21_Z),
	.D(HoldHreadyLow12),
	.Y(N_139)
);
defparam un1_HoldHreadyLow.INIT=16'h8880;
// @5:1831
  CFG2 \genblk8.iSRAMWEN_RNO  (
	.A(N_330_i),
	.B(MemCntlState_Z[5]),
	.Y(N_417_i)
);
defparam \genblk8.iSRAMWEN_RNO .INIT=4'hB;
// @5:950
  CFG2 trans_split_reset_2_sqmuxa_1_0_a2_RNICVVP2 (
	.A(HoldHreadyLow_3_sqmuxa),
	.B(trans_split_reset_2_sqmuxa_1),
	.Y(N_172_i)
);
defparam trans_split_reset_2_sqmuxa_1_0_a2_RNICVVP2.INIT=4'hE;
  CFG4 m27 (
	.A(regHADDR_0),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[2])
);
defparam m27.INIT=16'hB800;
  CFG4 m3 (
	.A(regHADDR_3),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[5])
);
defparam m3.INIT=16'hB800;
  CFG4 m5 (
	.A(regHADDR_10),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[12])
);
defparam m5.INIT=16'hB800;
// @5:862
  CFG4 MEMDATAOut_0_sqmuxa_2 (
	.A(HaddrReg_Z[27]),
	.B(N_334_i),
	.C(HaddrReg[1]),
	.D(trans_split_count_Z[0]),
	.Y(MEMDATAOut_0_sqmuxa_2_Z)
);
defparam MEMDATAOut_0_sqmuxa_2.INIT=16'h5410;
  CFG4 m29 (
	.A(regHADDR_2),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[4])
);
defparam m29.INIT=16'hB800;
  CFG4 m30 (
	.A(regHADDR_4),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[6])
);
defparam m30.INIT=16'hB800;
  CFG4 m4 (
	.A(regHADDR_5),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[7])
);
defparam m4.INIT=16'hB800;
  CFG4 m28 (
	.A(regHADDR_1),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR[3])
);
defparam m28.INIT=16'hB800;
// @5:671
  CFG4 \NextWait_4[0]  (
	.A(N_330_i),
	.B(CurrentWait_Z[0]),
	.C(LoadWSCounter),
	.D(un1_WSCounterLoadVal_1_sqmuxa_i),
	.Y(NextWait_4_Z[0])
);
defparam \NextWait_4[0] .INIT=16'h01F1;
// @5:711
  CFG3 MEMDATAOut_sn_m4 (
	.A(MEMDATAOut_0_sqmuxa_2_Z),
	.B(N_39_0_i),
	.C(iFLASHCSN_1z),
	.Y(MEMDATAOut_sn_N_5)
);
defparam MEMDATAOut_sn_m4.INIT=8'h5C;
  CFG4 \HaddrReg_RNIOIFEB[4]  (
	.A(iFLASHCSN_1z),
	.B(HaddrReg_Z[27]),
	.C(HaddrReg_Z[5]),
	.D(HaddrReg_Z[4]),
	.Y(N_67_2)
);
defparam \HaddrReg_RNIOIFEB[4] .INIT=16'h082A;
  CFG2 \HaddrReg_RNINJHV3[3]  (
	.A(HaddrReg_Z[3]),
	.B(iFLASHCSN_1z),
	.Y(N_67_1)
);
defparam \HaddrReg_RNINJHV3[3] .INIT=4'h1;
  CFG4 \HaddrReg_RNIKR6VH[12]  (
	.A(iFLASHCSN_1z),
	.B(HaddrReg_Z[27]),
	.C(HaddrReg_Z[12]),
	.D(HaddrReg_Z[11]),
	.Y(N_58_2)
);
defparam \HaddrReg_RNIKR6VH[12] .INIT=16'h082A;
  CFG2 \HaddrReg_RNI58T77[10]  (
	.A(HaddrReg_Z[10]),
	.B(iFLASHCSN_1z),
	.Y(N_58_1)
);
defparam \HaddrReg_RNI58T77[10] .INIT=4'h1;
  CFG4 \HaddrReg_RNISMFEB[6]  (
	.A(iFLASHCSN_1z),
	.B(HaddrReg_Z[27]),
	.C(HaddrReg_Z[7]),
	.D(HaddrReg_Z[6]),
	.Y(N_71_2)
);
defparam \HaddrReg_RNISMFEB[6] .INIT=16'h082A;
  CFG2 \HaddrReg_RNIPLHV3[5]  (
	.A(HaddrReg_Z[5]),
	.B(iFLASHCSN_1z),
	.Y(N_71_1)
);
defparam \HaddrReg_RNIPLHV3[5] .INIT=4'h1;
// @5:1732
  CFG4 \genblk4.iSRAMCSN_3_0_iv_2[0]  (
	.A(HaddrReg_Z[27]),
	.B(N_89),
	.C(MemCntlState_Z[7]),
	.D(MemCntlState_Z[0]),
	.Y(iSRAMCSN_3_0_iv_2[0])
);
defparam \genblk4.iSRAMCSN_3_0_iv_2[0] .INIT=16'hFFFE;
// @5:696
  CFG4 iHready_3_11_5 (
	.A(HoldHreadyLow12),
	.B(NextMemCntlState_0_sqmuxa),
	.C(N_103_i),
	.D(N_87),
	.Y(iHready_3_11_5_Z)
);
defparam iHready_3_11_5.INIT=16'h0777;
// @5:1732
  CFG4 \genblk4.iSRAMCSN_3_0_iv_RNO[0]  (
	.A(HaddrReg_Z[27]),
	.B(N_341_i),
	.C(N_330_i),
	.D(NextSRAMCSN34_Z),
	.Y(NextSRAMCSN_9_m_2)
);
defparam \genblk4.iSRAMCSN_3_0_iv_RNO[0] .INIT=16'h0010;
// @5:950
  CFG3 un1_LoadWSCounter_0_sqmuxa_0_0_0 (
	.A(MemCntlState_Z[1]),
	.B(N_165),
	.C(Valid_d_Z),
	.Y(un1_LoadWSCounter_0_sqmuxa_0_0_0_Z)
);
defparam un1_LoadWSCounter_0_sqmuxa_0_0_0.INIT=8'hEC;
// @5:747
  CFG4 un1_MEMDATAOut_2_sqmuxa_0_0 (
	.A(un1_MEMDATAOut_2_sqmuxa_0_a2_0_0_Z),
	.B(HoldHreadyLow12),
	.C(trans_split_count_Z[0]),
	.D(N_334_i),
	.Y(un1_MEMDATAOut_2_sqmuxa_i)
);
defparam un1_MEMDATAOut_2_sqmuxa_0_0.INIT=16'hCFEE;
// @5:623
  CFG4 HoldHreadyLow26 (
	.A(CurrentWait_Z[0]),
	.B(HoldHreadyLow26_1_Z),
	.C(CurrentWait_Z[4]),
	.D(CurrentWait_Z[2]),
	.Y(HoldHreadyLow26_Z)
);
defparam HoldHreadyLow26.INIT=16'h0008;
// @5:1678
  CFG4 \MemCntlState_ns_i_o4[7]  (
	.A(CurrentWait_Z[0]),
	.B(MemCntlState_ns_i_o4_0_Z[7]),
	.C(CurrentWait_Z[3]),
	.D(CurrentWait_Z[2]),
	.Y(N_330)
);
defparam \MemCntlState_ns_i_o4[7] .INIT=16'hFFFE;
// @5:1340
  CFG4 WSCounterLoadVal_3_sqmuxa_3 (
	.A(NextSRAMCSN34_Z),
	.B(WSCounterLoadVal_3_sqmuxa_3_0),
	.C(Valid),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.Y(WSCounterLoadVal_3_sqmuxa_3_Z)
);
defparam WSCounterLoadVal_3_sqmuxa_3.INIT=16'h0040;
// @5:1678
  CFG4 \MemCntlState_ns_0_a5[9]  (
	.A(N_338_i_0),
	.B(Valid),
	.C(MemCntlState_Z[9]),
	.D(pipeline_rd_d1_Z),
	.Y(N_392)
);
defparam \MemCntlState_ns_0_a5[9] .INIT=16'h7000;
// @5:1678
  CFG4 \MemCntlState_ns_i_i_a2_2[0]  (
	.A(HselFlashReg_Z),
	.B(HselSramReg_Z),
	.C(N_168),
	.D(N_160),
	.Y(N_136)
);
defparam \MemCntlState_ns_i_i_a2_2[0] .INIT=16'h1000;
// @5:1678
  CFG4 \MemCntlState_ns_0_0_a2_2[4]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.B(un2_HselFlash_i),
	.C(MemCntlState_Z[4]),
	.D(MemCntlState_Z[1]),
	.Y(N_126)
);
defparam \MemCntlState_ns_0_0_a2_2[4] .INIT=16'h0010;
// @5:1678
  CFG4 \MemCntlState_ns_0_0_a2_2[5]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.B(un2_HselFlash_i),
	.C(MemCntlState_Z[5]),
	.D(MemCntlState_Z[1]),
	.Y(N_122)
);
defparam \MemCntlState_ns_0_0_a2_2[5] .INIT=16'h0020;
// @5:1264
  CFG4 WSCounterLoadVal_1_sqmuxa_2_0_a2 (
	.A(NextSRAMCSN34_Z),
	.B(WSCounterLoadVal_1_sqmuxa_2_i_1),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.D(Valid),
	.Y(WSCounterLoadVal_1_sqmuxa_2)
);
defparam WSCounterLoadVal_1_sqmuxa_2_0_a2.INIT=16'h4000;
// @5:1678
  CFG4 \MemCntlState_ns_i_a5_3[6]  (
	.A(next_transaction_done_Z),
	.B(MemCntlState_Z[4]),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.D(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.Y(N_391)
);
defparam \MemCntlState_ns_i_a5_3[6] .INIT=16'h0004;
// @5:1139
  CFG4 WSCounterLoadVal_3_sqmuxa_1_0_a2 (
	.A(MemCntlState_Z[2]),
	.B(N_87),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.D(Valid),
	.Y(WSCounterLoadVal_3_sqmuxa_1)
);
defparam WSCounterLoadVal_3_sqmuxa_1_0_a2.INIT=16'h2000;
// @5:950
  CFG4 transaction_done_1_iv (
	.A(transaction_done_0_sqmuxa_1),
	.B(N_76_i),
	.C(N_79_i),
	.D(transaction_done_m_0),
	.Y(transaction_done_1)
);
defparam transaction_done_1_iv.INIT=16'hFFFE;
// @5:1130
  CFG4 NextMemCntlState_3_sqmuxa (
	.A(MemCntlState_Z[3]),
	.B(N_87),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.D(Valid),
	.Y(NextMemCntlState_3_sqmuxa_Z)
);
defparam NextMemCntlState_3_sqmuxa.INIT=16'h0200;
// @5:1139
  CFG3 NextMemCntlState_5_sqmuxa_1 (
	.A(HoldHreadyLow_3_sqmuxa),
	.B(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.C(Valid),
	.Y(NextMemCntlState_5_sqmuxa_1_Z)
);
defparam NextMemCntlState_5_sqmuxa_1.INIT=8'h20;
// @5:747
  CFG4 un1_MEMDATAOut_1_sqmuxa_1 (
	.A(SRAMBYTEN28_Z),
	.B(N_334_i),
	.C(trans_split_count_Z[1]),
	.D(HaddrReg[1]),
	.Y(un1_MEMDATAOut_1_sqmuxa_i)
);
defparam un1_MEMDATAOut_1_sqmuxa_1.INIT=16'h0CBF;
// @5:696
  CFG4 iHready_3_5 (
	.A(HoldHreadyLow26_Z),
	.B(MemCntlState_Z[2]),
	.C(HoldHreadyLow21_Z),
	.D(HoldHreadyLow12),
	.Y(iHready_3_5_Z)
);
defparam iHready_3_5.INIT=16'h777F;
// @5:696
  CFG4 iHready_3_4 (
	.A(HoldHreadyLow26_Z),
	.B(MemCntlState_Z[3]),
	.C(HoldHreadyLow21_Z),
	.D(HoldHreadyLow12),
	.Y(iHready_3_4_Z)
);
defparam iHready_3_4.INIT=16'h777F;
// @5:1678
  CFG4 \MemCntlState_ns_0_o4[2]  (
	.A(HsizeReg[1]),
	.B(trans_split_count_Z[1]),
	.C(trans_split_count_Z[0]),
	.D(HsizeReg[0]),
	.Y(N_347)
);
defparam \MemCntlState_ns_0_o4[2] .INIT=16'hFAD5;
  CFG3 SRAMBYTEN28_RNIO774P (
	.A(SelHaddrReg_Z),
	.B(SRAMBYTEN28_Z),
	.C(MEMADDR_sn_N_9_mux),
	.Y(N_522)
);
defparam SRAMBYTEN28_RNIO774P.INIT=8'h07;
// @5:1846
  CFG3 \MEMADDR_3[0]  (
	.A(MEMADDR_18[0]),
	.B(HaddrReg_Z[27]),
	.C(HaddrReg_Z[2]),
	.Y(N_734)
);
defparam \MEMADDR_3[0] .INIT=8'hE2;
// @5:677
  CFG3 \un2_NextWait_1.SUM[3]  (
	.A(CurrentWait_Z[2]),
	.B(CO1_1),
	.C(CurrentWait_Z[3]),
	.Y(N_16)
);
defparam \un2_NextWait_1.SUM[3] .INIT=8'h1E;
// @5:1715
  CFG3 ssram_split_trans_en_1_sqmuxa_1_RNIVL3DE (
	.A(ANC0),
	.B(pipeline_rd_d1_m),
	.C(ssram_split_trans_en_1_sqmuxa_1_Z),
	.Y(ssram_split_trans_en_1_sqmuxa_1_RNIVL3DE_Z)
);
defparam ssram_split_trans_en_1_sqmuxa_1_RNIVL3DE.INIT=8'h56;
// @5:1474
  CFG3 transaction_done_1_sqmuxa_1 (
	.A(MemCntlState_Z[9]),
	.B(N_338_i_0),
	.C(Valid),
	.Y(transaction_done_1_sqmuxa_1_Z)
);
defparam transaction_done_1_sqmuxa_1.INIT=8'h2A;
// @5:1678
  CFG4 \MemCntlState_ns_i_i_o2[0]  (
	.A(HselFlashReg_Z),
	.B(HselSramReg_Z),
	.C(Valid),
	.D(MemCntlState_Z[6]),
	.Y(N_85)
);
defparam \MemCntlState_ns_i_i_o2[0] .INIT=16'h110F;
// @5:950
  CFG3 un1_LoadWSCounter_0_sqmuxa_0_a2 (
	.A(ssram_split_trans_en_0_sqmuxa),
	.B(Valid),
	.C(pipeline_rd_d1_Z),
	.Y(N_138)
);
defparam un1_LoadWSCounter_0_sqmuxa_0_a2.INIT=8'hA8;
  CFG4 WSCounterLoadVal_1_sqmuxa_2_0_a2_1_RNITBIRF (
	.A(NextSRAMCSN34_Z),
	.B(WSCounterLoadVal_1_sqmuxa_2_i_1),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.D(Valid),
	.Y(trans_split_reset_2_sqmuxa)
);
defparam WSCounterLoadVal_1_sqmuxa_2_0_a2_1_RNITBIRF.INIT=16'h0400;
// @5:950
  CFG4 trans_split_reset_18_iv_RNO (
	.A(NextMemCntlState_1_sqmuxa_2_Z),
	.B(trans_split_reset_2_sqmuxa_1),
	.C(HoldHreadyLow_3_sqmuxa),
	.D(Valid),
	.Y(Valid_m_0)
);
defparam trans_split_reset_18_iv_RNO.INIT=16'hFE00;
// @5:1468
  CFG2 WSCounterLoadVal_1_sqmuxa_1 (
	.A(un2_HselFlash_i),
	.B(ssram_split_trans_en_0_sqmuxa),
	.Y(WSCounterLoadVal_1_sqmuxa_1_Z)
);
defparam WSCounterLoadVal_1_sqmuxa_1.INIT=4'h4;
// @5:1678
  CFG2 NextMEMDATAOEN_4_sqmuxa_0_a2 (
	.A(N_165),
	.B(HwriteReg_Z),
	.Y(NextMEMDATAOEN_4_sqmuxa)
);
defparam NextMEMDATAOEN_4_sqmuxa_0_a2.INIT=4'h2;
// @5:1468
  CFG3 HoldHreadyLow_1_sqmuxa_2 (
	.A(Valid),
	.B(ssram_split_trans_en_0_sqmuxa),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.Y(HoldHreadyLow_1_sqmuxa_2_Z)
);
defparam HoldHreadyLow_1_sqmuxa_2.INIT=8'h08;
// @5:1130
  CFG3 NextMemCntlState_2_sqmuxa_1_0_a2 (
	.A(Valid),
	.B(trans_split_reset_2_sqmuxa_1),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.Y(NextMemCntlState_2_sqmuxa_1)
);
defparam NextMemCntlState_2_sqmuxa_1_0_a2.INIT=8'h80;
// @5:950
  CFG4 NextFLASHCSN_1_iv_i_0_o2 (
	.A(HoldHreadyLow26_Z),
	.B(N_89),
	.C(N_87),
	.D(N_330_i),
	.Y(N_86)
);
defparam NextFLASHCSN_1_iv_i_0_o2.INIT=16'h3733;
// @5:950
  CFG4 NextFLASHCSN_1_iv_i_0_o2_0 (
	.A(HoldHreadyLow_3_sqmuxa),
	.B(trans_split_reset_2_sqmuxa_1),
	.C(N_88),
	.D(NextFLASHCSN_1_sqmuxa_Z),
	.Y(N_104)
);
defparam NextFLASHCSN_1_iv_i_0_o2_0.INIT=16'hF0F1;
// @5:1678
  CFG2 MemCntlState_tr13_0_a2 (
	.A(LoadWSCounter_0_sqmuxa_1),
	.B(HwriteReg_Z),
	.Y(NextMEMDATAOEN_2_sqmuxa)
);
defparam MemCntlState_tr13_0_a2.INIT=4'h2;
// @5:1468
  CFG3 WSCounterLoadVal_0_sqmuxa_3 (
	.A(Valid),
	.B(ssram_split_trans_en_0_sqmuxa),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.Y(WSCounterLoadVal_0_sqmuxa_3_Z)
);
defparam WSCounterLoadVal_0_sqmuxa_3.INIT=8'h80;
// @5:711
  CFG4 MEMDATAOut_sn_m9 (
	.A(MEMDATAOut156_Z),
	.B(un1_MEMDATAOut_1_sqmuxa_i),
	.C(MEMDATAOut_sn_m9_e_0_Z),
	.D(un1_MEMDATAOut_2_sqmuxa_i),
	.Y(MEMDATAOut_sn_N_13_mux)
);
defparam MEMDATAOut_sn_m9.INIT=16'h2A0A;
// @5:950
  CFG3 iHready_3_11_8_RNO_0 (
	.A(HoldHreadyLow26_Z),
	.B(NextSRAMCSN34_Z),
	.C(MemCntlState_Z[5]),
	.Y(N_55_i)
);
defparam iHready_3_11_8_RNO_0.INIT=8'h80;
// @5:950
  CFG3 iHready_3_11_8_RNO (
	.A(HoldHreadyLow26_Z),
	.B(NextSRAMCSN34_Z),
	.C(MemCntlState_Z[4]),
	.Y(N_62_i)
);
defparam iHready_3_11_8_RNO.INIT=8'h80;
// @5:950
  CFG3 \ssram_split_trans_next_RNI78SV8[1]  (
	.A(ANB1),
	.B(ANC0),
	.C(MemCntlState_Z[9]),
	.Y(N_325_1_i)
);
defparam \ssram_split_trans_next_RNI78SV8[1] .INIT=8'hE0;
// @5:1475
  CFG3 NextSRAMCSN_24 (
	.A(ssram_read_buzy_next_d_Z),
	.B(pipeline_rd_d1_Z),
	.C(Valid),
	.Y(N_12)
);
defparam NextSRAMCSN_24.INIT=8'h0E;
// @5:711
  CFG4 \MEMDATAOut_4[7]  (
	.A(un1_MEMDATAOut_1_sqmuxa_i),
	.B(MEMDATAOut156_Z),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[15]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[31]),
	.Y(N_692)
);
defparam \MEMDATAOut_4[7] .INIT=16'hC480;
// @5:711
  CFG4 \MEMDATAOut_4[6]  (
	.A(MEMDATAOut156_Z),
	.B(un1_MEMDATAOut_1_sqmuxa_i),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[14]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[30]),
	.Y(N_691)
);
defparam \MEMDATAOut_4[6] .INIT=16'hA280;
// @5:711
  CFG4 \MEMDATAOut_4[5]  (
	.A(un1_MEMDATAOut_1_sqmuxa_i),
	.B(MEMDATAOut156_Z),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[13]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[29]),
	.Y(N_690)
);
defparam \MEMDATAOut_4[5] .INIT=16'hC480;
// @5:711
  CFG4 \MEMDATAOut_4[4]  (
	.A(MEMDATAOut156_Z),
	.B(un1_MEMDATAOut_1_sqmuxa_i),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[12]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[28]),
	.Y(N_689)
);
defparam \MEMDATAOut_4[4] .INIT=16'hA280;
// @5:711
  CFG4 \MEMDATAOut_4[0]  (
	.A(MEMDATAOut156_Z),
	.B(un1_MEMDATAOut_1_sqmuxa_i),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[8]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[24]),
	.Y(N_685)
);
defparam \MEMDATAOut_4[0] .INIT=16'hA280;
// @5:711
  CFG4 \MEMDATAOut_4[2]  (
	.A(MEMDATAOut156_Z),
	.B(un1_MEMDATAOut_1_sqmuxa_i),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[10]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[26]),
	.Y(N_687)
);
defparam \MEMDATAOut_4[2] .INIT=16'hA280;
// @5:711
  CFG4 \MEMDATAOut_4[3]  (
	.A(un1_MEMDATAOut_1_sqmuxa_i),
	.B(MEMDATAOut156_Z),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[11]),
	.D(teste_sb_0_AMBA_SLAVE_0_HWDATA[27]),
	.Y(N_688)
);
defparam \MEMDATAOut_4[3] .INIT=16'hC480;
// @5:1678
  CFG4 SelHaddrReg_RNO (
	.A(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.B(MemCntlState_Z[0]),
	.C(WSCounterLoadVal_1_sqmuxa_1_Z),
	.D(Valid),
	.Y(N_42_0_i)
);
defparam SelHaddrReg_RNO.INIT=16'hAFA3;
  CFG4 SRAMBYTEN28_RNIO602T (
	.A(N_109),
	.B(N_105),
	.C(SRAMBYTEN28_Z),
	.D(HaddrReg_Z[27]),
	.Y(N_109_mux_2)
);
defparam SRAMBYTEN28_RNIO602T.INIT=16'h00A8;
// @5:950
  CFG4 \WSCounterLoadVal_1_iv_5[1]  (
	.A(NextMemCntlState_3_sqmuxa_Z),
	.B(WSCounterLoadVal_0_sqmuxa_3_Z),
	.C(WSCounterLoadVal_3_sqmuxa_2),
	.D(WSCounterLoadVal_1_iv_3_Z[1]),
	.Y(WSCounterLoadVal_1_iv_5_Z[1])
);
defparam \WSCounterLoadVal_1_iv_5[1] .INIT=16'hFFFE;
// @5:950
  CFG3 NextMEMDATAOEN_1_iv_4 (
	.A(NextMEMDATAOEN_1_iv_2_Z),
	.B(NextMEMDATAOEN_1_sqmuxa),
	.C(NextMEMDATAOEN_4_sqmuxa),
	.Y(NextMEMDATAOEN_1_iv_4_Z)
);
defparam NextMEMDATAOEN_1_iv_4.INIT=8'hFE;
// @5:696
  CFG4 iHready_3_11_2 (
	.A(N_325_1_i),
	.B(pipeline_rd),
	.C(NextSRAMCSN34_m),
	.D(pipeline_rd_d1_m),
	.Y(iHready_3_11_2_Z)
);
defparam iHready_3_11_2.INIT=16'h0001;
// @5:1678
  CFG3 \MemCntlState_ns_0_0_0[5]  (
	.A(MemCntlState_ns_0_0_a2_1_0_Z[3]),
	.B(transaction_done_0_sqmuxa_1),
	.C(N_165),
	.Y(MemCntlState_ns_0_0_0_Z[5])
);
defparam \MemCntlState_ns_0_0_0[5] .INIT=8'hEC;
// @5:1678
  CFG4 \MemCntlState_ns_i_0[6]  (
	.A(next_transaction_done_Z),
	.B(MemCntlState_Z[5]),
	.C(ssram_split_trans_en_0_sqmuxa),
	.D(MemCntlState_ns_i_a5_0_1_Z[6]),
	.Y(MemCntlState_ns_i_0_Z[6])
);
defparam \MemCntlState_ns_i_0[6] .INIT=16'h4F44;
// @5:1678
  CFG4 \MemCntlState_ns_0_0_0[3]  (
	.A(MemCntlState_ns_0_0_a2_1_0_Z[3]),
	.B(LoadWSCounter_0_sqmuxa_1),
	.C(HWRITE_d_Z),
	.D(transaction_done_0_sqmuxa),
	.Y(MemCntlState_ns_0_0_0_Z[3])
);
defparam \MemCntlState_ns_0_0_0[3] .INIT=16'hF888;
// @5:1678
  CFG4 \MemCntlState_ns_i_i_a2_3_2[0]  (
	.A(MemCntlState_Z[6]),
	.B(ssram_read_buzy_next_d_Z),
	.C(N_168),
	.D(ssram_split_trans_en_0_sqmuxa),
	.Y(MemCntlState_ns_i_i_a2_3_2_Z[0])
);
defparam \MemCntlState_ns_i_i_a2_3_2[0] .INIT=16'h1000;
// @5:950
  CFG4 trans_split_en_iv (
	.A(N_103_i),
	.B(WSCounterLoadVal_0_sqmuxa_1_m),
	.C(N_139),
	.D(N_87),
	.Y(trans_split_en)
);
defparam trans_split_en_iv.INIT=16'hFEFC;
// @5:950
  CFG4 LoadWSCounter_1_sqmuxa_1_RNIUFNKQ (
	.A(LoadWSCounter_1_sqmuxa_1_Z),
	.B(N_172_i),
	.C(N_325_1_i),
	.D(N_341_i),
	.Y(LoadWSCounter_sn_N_3)
);
defparam LoadWSCounter_1_sqmuxa_1_RNIUFNKQ.INIT=16'h0301;
// @5:1678
  CFG3 \MemCntlState_ns_0_a5_1[9]  (
	.A(ssram_split_trans_en_0_sqmuxa),
	.B(Valid),
	.C(ssram_read_buzy_next_d_Z),
	.Y(N_394)
);
defparam \MemCntlState_ns_0_a5_1[9] .INIT=8'h20;
  CFG4 ssram_read_buzy_next_d_RNIFBHUH (
	.A(ssram_split_trans_en_0_sqmuxa),
	.B(Valid),
	.C(ssram_read_buzy_next_d_Z),
	.D(pipeline_rd_d1_Z),
	.Y(WSCounterLoadVal_4_sqmuxa)
);
defparam ssram_read_buzy_next_d_RNIFBHUH.INIT=16'h0020;
  CFG4 \WSCounterLoadVal_1_iv_3_RNO[1]  (
	.A(next_transaction_done_Z),
	.B(ssram_split_trans_en_0_sqmuxa),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.D(Valid),
	.Y(WSCounterLoadVal_2_sqmuxa_2)
);
defparam \WSCounterLoadVal_1_iv_3_RNO[1] .INIT=16'h0800;
// @5:1678
  CFG4 \MemCntlState_ns_i_o4_0_RNIUD3MP[7]  (
	.A(CurrentWait_Z[0]),
	.B(MemCntlState_ns_i_o4_0_Z[7]),
	.C(CurrentWait_Z[3]),
	.D(CurrentWait_Z[2]),
	.Y(N_330_i)
);
defparam \MemCntlState_ns_i_o4_0_RNIUD3MP[7] .INIT=16'h0001;
  CFG3 \MEMADDR_RNO[2]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[4]),
	.B(SelHaddrReg_Z),
	.C(HaddrReg_Z[2]),
	.Y(N_521_mux)
);
defparam \MEMADDR_RNO[2] .INIT=8'hE2;
  CFG3 \MEMADDR_RNO[4]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[6]),
	.B(SelHaddrReg_Z),
	.C(HaddrReg_Z[4]),
	.Y(N_520_mux)
);
defparam \MEMADDR_RNO[4] .INIT=8'hE2;
  CFG3 \MEMADDR_RNO[6]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR_8),
	.B(SelHaddrReg_Z),
	.C(HaddrReg_Z[6]),
	.Y(N_519_mux)
);
defparam \MEMADDR_RNO[6] .INIT=8'hE2;
  CFG3 \MEMADDR_RNO[7]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR_9),
	.B(SelHaddrReg_Z),
	.C(HaddrReg_Z[7]),
	.Y(N_518_mux)
);
defparam \MEMADDR_RNO[7] .INIT=8'hE2;
  CFG3 \MEMADDR_RNO[8]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR_10),
	.B(SelHaddrReg_Z),
	.C(HaddrReg_Z[8]),
	.Y(N_517_mux)
);
defparam \MEMADDR_RNO[8] .INIT=8'hE2;
  CFG3 \MEMADDR_RNO[9]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR_11),
	.B(SelHaddrReg_Z),
	.C(HaddrReg_Z[9]),
	.Y(N_516_mux)
);
defparam \MEMADDR_RNO[9] .INIT=8'hE2;
// @5:677
  CFG4 \un2_NextWait_1.SUM[4]  (
	.A(CurrentWait_Z[2]),
	.B(CO1_1),
	.C(CurrentWait_Z[4]),
	.D(CurrentWait_Z[3]),
	.Y(N_13)
);
defparam \un2_NextWait_1.SUM[4] .INIT=16'h0F1E;
// @5:1220
  CFG4 transaction_done_2_sqmuxa (
	.A(MemCntlState_Z[5]),
	.B(un1_HoldHreadyLow25_Z),
	.C(LoadWSCounter_1_sqmuxa_1_Z),
	.D(Valid),
	.Y(transaction_done_2_sqmuxa_Z)
);
defparam transaction_done_2_sqmuxa.INIT=16'h22A2;
// @5:1678
  CFG4 \MemCntlState_ns_0_a2_3_0_a2_0[2]  (
	.A(N_330),
	.B(N_334),
	.C(trans_split_count_Z[0]),
	.D(HaddrReg_Z[27]),
	.Y(N_171)
);
defparam \MemCntlState_ns_0_a2_3_0_a2_0[2] .INIT=16'h5554;
  CFG2 \WSCounterLoadVal_1_iv_5_RNO[1]  (
	.A(trans_split_reset_2_sqmuxa),
	.B(next_transaction_done_Z),
	.Y(WSCounterLoadVal_3_sqmuxa_2)
);
defparam \WSCounterLoadVal_1_iv_5_RNO[1] .INIT=4'h8;
// @5:1678
  CFG2 \MemCntlState_ns_i_o5_i_o2[7]  (
	.A(N_330),
	.B(N_347),
	.Y(N_96)
);
defparam \MemCntlState_ns_i_o5_i_o2[7] .INIT=4'hB;
// @5:1808
  CFG4 iSRAMOEN_RNO (
	.A(MemCntlState_Z[4]),
	.B(pipeline_rd_d1_m),
	.C(pipeline_rd),
	.D(MemCntlState_Z[9]),
	.Y(N_423_i)
);
defparam iSRAMOEN_RNO.INIT=16'h0001;
// @5:1678
  CFG3 \MemCntlState_RNO[8]  (
	.A(N_338_i_0),
	.B(MemCntlState_Z[9]),
	.C(pipeline_rd_d1_Z),
	.Y(N_325_i)
);
defparam \MemCntlState_RNO[8] .INIT=8'h04;
// @5:950
  CFG4 transaction_done_1_iv_RNO (
	.A(N_330_i),
	.B(NextSRAMCSN34_Z),
	.C(MemCntlState_Z[4]),
	.D(HoldHreadyLow26_Z),
	.Y(N_76_i)
);
defparam transaction_done_1_iv_RNO.INIT=16'hF080;
// @5:950
  CFG4 transaction_done_1_iv_RNO_0 (
	.A(N_330_i),
	.B(NextSRAMCSN34_Z),
	.C(MemCntlState_Z[5]),
	.D(HoldHreadyLow26_Z),
	.Y(N_79_i)
);
defparam transaction_done_1_iv_RNO_0.INIT=16'hF080;
// @5:1732
  CFG4 \genblk4.iSRAMCSN_3_0_iv_RNO_0[0]  (
	.A(HaddrReg_Z[27]),
	.B(MemCntlState_Z[9]),
	.C(N_12),
	.D(N_338_i_0),
	.Y(NextSRAMCSN_27_m)
);
defparam \genblk4.iSRAMCSN_3_0_iv_RNO_0[0] .INIT=16'h0400;
// @5:950
  CFG4 WSCounterLoadVal_1_sqmuxa_2_0_a2_1_RNIVJ2BJ (
	.A(WSCounterLoadVal_1_sqmuxa_2_i_1),
	.B(Valid),
	.C(ssram_split_trans_en_0_sqmuxa),
	.D(NextSRAMCSN34_Z),
	.Y(N_80_i)
);
defparam WSCounterLoadVal_1_sqmuxa_2_0_a2_1_RNIVJ2BJ.INIT=16'hC0C8;
  CFG4 SRAMBYTEN28_RNIFR4901 (
	.A(N_109),
	.B(N_52_0),
	.C(SRAMBYTEN28_Z),
	.D(HsizeReg[0]),
	.Y(N_110_mux_2)
);
defparam SRAMBYTEN28_RNIFR4901.INIT=16'hA022;
// @5:1732
  CFG4 \genblk4.iSRAMCSN_3_0_iv_4[0]  (
	.A(NextSRAMCSN_30_m_0),
	.B(NextSRAMCSN_1_m),
	.C(N_160),
	.D(iSRAMCSN_3_0_iv_2[0]),
	.Y(iSRAMCSN_3_0_iv_4[0])
);
defparam \genblk4.iSRAMCSN_3_0_iv_4[0] .INIT=16'hFFEC;
// @5:1678
  CFG4 \MemCntlState_ns_0_0_0[4]  (
	.A(HselFlash_d_Z),
	.B(MemCntlState_Z[1]),
	.C(NextMEMDATAOEN_1_sqmuxa),
	.D(NextMEMDATAOEN_4_sqmuxa),
	.Y(MemCntlState_ns_0_0_0_Z[4])
);
defparam \MemCntlState_ns_0_0_0[4] .INIT=16'h7350;
// @5:1678
  CFG4 \MemCntlState_ns_0_0[2]  (
	.A(MemCntlState_ns_0_a5_2_0_Z[2]),
	.B(NextMEMDATAOEN_2_sqmuxa),
	.C(Valid_d_Z),
	.D(MemCntlState_Z[1]),
	.Y(MemCntlState_ns_0_0_Z[2])
);
defparam \MemCntlState_ns_0_0[2] .INIT=16'hA0CC;
// @5:696
  CFG4 iHready_3_11_8 (
	.A(N_62_i),
	.B(N_55_i),
	.C(iHready_3_11_5_Z),
	.D(iHready_3_4_Z),
	.Y(iHready_3_11_8_Z)
);
defparam iHready_3_11_8.INIT=16'h1000;
// @5:950
  CFG4 un1_transaction_done_2_sqmuxa (
	.A(transaction_done_1_sqmuxa_1_Z),
	.B(transaction_done_2_sqmuxa_Z),
	.C(MemCntlState_Z[4]),
	.D(un1_HoldHreadyLow25_Z),
	.Y(un1_transaction_done_2_sqmuxa_i)
);
defparam un1_transaction_done_2_sqmuxa.INIT=16'hEEFE;
// @5:950
  CFG4 \WSCounterLoadVal_1_iv[1]  (
	.A(WSCounterLoadVal_2_sqmuxa_1),
	.B(WSCounterLoadVal_1_iv_5_Z[1]),
	.C(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.D(WSCounterLoadVal_3_sqmuxa_1),
	.Y(WSCounterLoadVal_1[1])
);
defparam \WSCounterLoadVal_1_iv[1] .INIT=16'hFCEC;
// @5:950
  CFG4 NextFLASHCSN_1_iv_i_0_a2 (
	.A(LoadWSCounter_0_sqmuxa_1),
	.B(transaction_done_0_sqmuxa),
	.C(N_104),
	.D(N_86),
	.Y(NextFLASHCSN_1)
);
defparam NextFLASHCSN_1_iv_i_0_a2.INIT=16'h1000;
// @5:1678
  CFG3 \MemCntlState_ns_i_i_a2_1_1[0]  (
	.A(N_341),
	.B(N_171),
	.C(N_89),
	.Y(MemCntlState_ns_i_i_a2_1_1_Z[0])
);
defparam \MemCntlState_ns_i_i_a2_1_1[0] .INIT=8'h08;
// @5:696
  CFG2 iHready_3_12_RNO (
	.A(N_13),
	.B(N_16),
	.Y(iHready_3_12_RNO_Z)
);
defparam iHready_3_12_RNO.INIT=4'h8;
// @5:1678
  CFG2 \MemCntlState_ns_0_a2_3_0_a2[2]  (
	.A(N_171),
	.B(MemCntlState_Z[5]),
	.Y(N_413)
);
defparam \MemCntlState_ns_0_a2_3_0_a2[2] .INIT=4'h8;
// @5:950
  CFG2 un1_WSCounterLoadVal_1_sqmuxa (
	.A(WSCounterLoadVal_1_sqmuxa_1_Z),
	.B(WSCounterLoadVal_4_sqmuxa),
	.Y(un1_WSCounterLoadVal_1_sqmuxa_i)
);
defparam un1_WSCounterLoadVal_1_sqmuxa.INIT=4'hE;
// @5:1678
  CFG4 next_transaction_done_RNO (
	.A(N_80_i),
	.B(un1_transaction_done_2_sqmuxa_i),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.D(N_142),
	.Y(un1_transaction_done_2_sqmuxa_1_i)
);
defparam next_transaction_done_RNO.INIT=16'h0013;
// @5:711
  CFG4 \MEMDATAOut_2[2]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA[2]),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA[18]),
	.C(MEMDATAOut_sn_N_5),
	.D(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut_2_Z[2])
);
defparam \MEMDATAOut_2[2] .INIT=16'hAC00;
// @5:711
  CFG4 \MEMDATAOut_2_0[1]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA[1]),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA[17]),
	.C(MEMDATAOut_sn_N_13_mux),
	.D(MEMDATAOut_sn_N_5),
	.Y(MEMDATAOut_2[1])
);
defparam \MEMDATAOut_2_0[1] .INIT=16'hA0C0;
  CFG4 \MEMADDR_RNO_0[0]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[2]),
	.B(N_522),
	.C(SelHaddrReg_Z),
	.D(HaddrReg[0]),
	.Y(N_522_mux_2)
);
defparam \MEMADDR_RNO_0[0] .INIT=16'hC808;
// @5:711
  CFG4 \MEMDATAOut_2[3]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA[3]),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA[19]),
	.C(MEMDATAOut_sn_N_5),
	.D(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut_2_Z[3])
);
defparam \MEMDATAOut_2[3] .INIT=16'hAC00;
// @5:1846
  CFG4 \MEMADDR_7_1[1]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[3]),
	.B(SelHaddrReg_Z),
	.C(MEMADDR_sn_N_9_mux),
	.D(HaddrReg[1]),
	.Y(N_775_1)
);
defparam \MEMADDR_7_1[1] .INIT=16'h0E02;
// @5:711
  CFG4 \MEMDATAOut_2[6]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA[6]),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA[22]),
	.C(MEMDATAOut_sn_N_13_mux),
	.D(MEMDATAOut_sn_N_5),
	.Y(MEMDATAOut_2_Z[6])
);
defparam \MEMDATAOut_2[6] .INIT=16'hA0C0;
// @5:711
  CFG4 \MEMDATAOut_2_0[0]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA[0]),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA[16]),
	.C(MEMDATAOut_sn_N_13_mux),
	.D(MEMDATAOut_sn_N_5),
	.Y(MEMDATAOut_2[0])
);
defparam \MEMDATAOut_2_0[0] .INIT=16'hA0C0;
// @5:711
  CFG4 \MEMDATAOut_2[4]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA[4]),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA[20]),
	.C(MEMDATAOut_sn_N_13_mux),
	.D(MEMDATAOut_sn_N_5),
	.Y(MEMDATAOut_2_Z[4])
);
defparam \MEMDATAOut_2[4] .INIT=16'hA0C0;
// @5:711
  CFG4 \MEMDATAOut_2[7]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA[7]),
	.B(MEMDATAOut_sn_N_13_mux),
	.C(teste_sb_0_AMBA_SLAVE_0_HWDATA[23]),
	.D(MEMDATAOut_sn_N_5),
	.Y(MEMDATAOut_2_Z[7])
);
defparam \MEMDATAOut_2[7] .INIT=16'h88C0;
// @5:711
  CFG4 \MEMDATAOut_2[5]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWDATA[5]),
	.B(teste_sb_0_AMBA_SLAVE_0_HWDATA[21]),
	.C(MEMDATAOut_sn_N_5),
	.D(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut_2_Z[5])
);
defparam \MEMDATAOut_2[5] .INIT=16'hAC00;
// @5:1846
  CFG4 \MEMADDR[2]  (
	.A(N_521_mux),
	.B(iFLASHCSN_1z),
	.C(SelHaddrReg_Z),
	.D(N_736),
	.Y(MEMADDR_c[2])
);
defparam \MEMADDR[2] .INIT=16'hEA2A;
// @5:1846
  CFG4 \MEMADDR[4]  (
	.A(N_520_mux),
	.B(iFLASHCSN_1z),
	.C(SelHaddrReg_Z),
	.D(N_738),
	.Y(MEMADDR_c[4])
);
defparam \MEMADDR[4] .INIT=16'hEA2A;
// @5:1846
  CFG4 \MEMADDR[6]  (
	.A(N_519_mux),
	.B(iFLASHCSN_1z),
	.C(SelHaddrReg_Z),
	.D(N_740),
	.Y(MEMADDR_c[6])
);
defparam \MEMADDR[6] .INIT=16'hEA2A;
// @5:1846
  CFG4 \MEMADDR[7]  (
	.A(N_518_mux),
	.B(iFLASHCSN_1z),
	.C(SelHaddrReg_Z),
	.D(N_741),
	.Y(MEMADDR_c[7])
);
defparam \MEMADDR[7] .INIT=16'hEA2A;
// @5:1846
  CFG4 \MEMADDR[8]  (
	.A(N_517_mux),
	.B(iFLASHCSN_1z),
	.C(SelHaddrReg_Z),
	.D(N_742),
	.Y(MEMADDR_c[8])
);
defparam \MEMADDR[8] .INIT=16'hEA2A;
// @5:1846
  CFG4 \MEMADDR[9]  (
	.A(N_516_mux),
	.B(iFLASHCSN_1z),
	.C(SelHaddrReg_Z),
	.D(N_743),
	.Y(MEMADDR_c[9])
);
defparam \MEMADDR[9] .INIT=16'hEA2A;
// @5:950
  CFG4 LoadWSCounter_u_1_0 (
	.A(N_338_i_0),
	.B(N_325_1_i),
	.C(LoadWSCounter_sn_N_3),
	.D(Valid),
	.Y(LoadWSCounter_i_1)
);
defparam LoadWSCounter_u_1_0.INIT=16'h0B08;
  CFG3 \genblk4.iSRAMCSN_RNIIK69G1[0]  (
	.A(SRAMCSN_c_0),
	.B(N_109_mux_2),
	.C(N_109),
	.Y(N_109_mux_i)
);
defparam \genblk4.iSRAMCSN_RNIIK69G1[0] .INIT=8'h32;
// @5:696
  CFG4 iHready_3_11_7 (
	.A(HoldHreadyLow21_Z),
	.B(NextMemCntlState_0_sqmuxa),
	.C(iHready_3_11_2_Z),
	.D(iHready_3_5_Z),
	.Y(iHready_3_11_7_Z)
);
defparam iHready_3_11_7.INIT=16'h7000;
// @5:1678
  CFG4 \MemCntlState_ns_i_i_0[0]  (
	.A(pipeline_rd_d1_Z),
	.B(N_136),
	.C(MemCntlState_ns_i_i_a2_3_2_Z[0]),
	.D(Valid),
	.Y(MemCntlState_ns_i_i_0_Z[0])
);
defparam \MemCntlState_ns_i_i_0[0] .INIT=16'hCCDC;
// @5:950
  CFG4 un1_LoadWSCounter_0_sqmuxa_0_0_3 (
	.A(un1_LoadWSCounter_0_sqmuxa_0_0_0_Z),
	.B(LoadWSCounter_0_sqmuxa_1),
	.C(N_139),
	.D(N_140),
	.Y(un1_LoadWSCounter_0_sqmuxa_0_0_3_Z)
);
defparam un1_LoadWSCounter_0_sqmuxa_0_0_3.INIT=16'hFFFE;
// @5:1678
  CFG4 \MemCntlState_ns_0[9]  (
	.A(pipeline_rd_d1_m),
	.B(pipeline_rd),
	.C(N_392),
	.D(N_394),
	.Y(MemCntlState_ns[9])
);
defparam \MemCntlState_ns_0[9] .INIT=16'hFFFE;
// @5:950
  CFG4 trans_split_reset_18_iv (
	.A(WSCounterLoadVal_1_sqmuxa_2),
	.B(trans_split_reset_7_m),
	.C(trans_split_reset_18_iv_1_Z),
	.D(Valid_m_0),
	.Y(trans_split_reset_18_iv_Z)
);
defparam trans_split_reset_18_iv.INIT=16'hFFFE;
  CFG3 \MemCntlState_ns_0_0_RNO_0[3]  (
	.A(MemCntlState_Z[1]),
	.B(N_413),
	.C(MemCntlState_Z[3]),
	.Y(N_1017_tz_tz)
);
defparam \MemCntlState_ns_0_0_RNO_0[3] .INIT=8'hDC;
// @5:1678
  CFG4 \MemCntlState_ns_0_3_tz[2]  (
	.A(MemCntlState_ns_0_a5_3_0_Z[2]),
	.B(MemCntlState_Z[3]),
	.C(N_330),
	.D(N_347),
	.Y(MemCntlState_ns_0_3_tz_Z[2])
);
defparam \MemCntlState_ns_0_3_tz[2] .INIT=16'hAEAA;
  CFG4 \MEMDATAOut_3_1_0_wmux_0_RNICQ6AI[15]  (
	.A(N_683),
	.B(N_692),
	.C(iMEMDATAOEN_1z),
	.D(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut_m[15])
);
defparam \MEMDATAOut_3_1_0_wmux_0_RNICQ6AI[15] .INIT=16'h0A0C;
  CFG4 \MEMDATAOut_3_1_0_wmux_0_RNIAO6AI[14]  (
	.A(N_691),
	.B(N_682),
	.C(iMEMDATAOEN_1z),
	.D(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut_m[14])
);
defparam \MEMDATAOut_3_1_0_wmux_0_RNIAO6AI[14] .INIT=16'h0C0A;
  CFG4 \MEMDATAOut_3_1_0_wmux_0_RNI8M6AI[13]  (
	.A(N_690),
	.B(N_681),
	.C(iMEMDATAOEN_1z),
	.D(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut_m[13])
);
defparam \MEMDATAOut_3_1_0_wmux_0_RNI8M6AI[13] .INIT=16'h0C0A;
  CFG4 \MEMDATAOut_3_1_0_wmux_0_RNI6K6AI[12]  (
	.A(N_689),
	.B(N_680),
	.C(iMEMDATAOEN_1z),
	.D(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut_m[12])
);
defparam \MEMDATAOut_3_1_0_wmux_0_RNI6K6AI[12] .INIT=16'h0C0A;
  CFG4 \MEMDATAOut_3_2_RNIN9V2J[11]  (
	.A(N_688),
	.B(iMEMDATAOEN_1z),
	.C(N_679),
	.D(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut_m[11])
);
defparam \MEMDATAOut_3_2_RNIN9V2J[11] .INIT=16'h3022;
  CFG4 \MEMDATAOut_3_2_RNIL7V2J[10]  (
	.A(N_687),
	.B(iMEMDATAOEN_1z),
	.C(N_678),
	.D(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut_m[10])
);
defparam \MEMDATAOut_3_2_RNIL7V2J[10] .INIT=16'h3022;
  CFG4 \MEMDATAOut_3_1_0_wmux_0_RNINUBKL[8]  (
	.A(N_685),
	.B(iMEMDATAOEN_1z),
	.C(N_676),
	.D(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut_m[8])
);
defparam \MEMDATAOut_3_1_0_wmux_0_RNINUBKL[8] .INIT=16'h3022;
// @5:1718
  CFG3 \trans_split_count_3[0]  (
	.A(trans_split_en),
	.B(trans_split_reset_18_iv_Z),
	.C(trans_split_count_Z[0]),
	.Y(trans_split_count_3_Z[0])
);
defparam \trans_split_count_3[0] .INIT=8'h12;
// @5:1678
  CFG4 \MemCntlState_ns_0_a5_1[2]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.B(Valid),
	.C(N_413),
	.D(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.Y(N_369)
);
defparam \MemCntlState_ns_0_a5_1[2] .INIT=16'h4000;
// @5:1678
  CFG3 \ssram_split_trans_next_RNO[1]  (
	.A(ANB1),
	.B(ANC0),
	.C(ssram_split_trans_en_1_sqmuxa_1_RNIVL3DE_Z),
	.Y(N_20_i_i)
);
defparam \ssram_split_trans_next_RNO[1] .INIT=8'h9A;
  CFG3 \MEMADDR_RNO[0]  (
	.A(N_522_mux_2),
	.B(N_522),
	.C(trans_split_count_Z[0]),
	.Y(N_522_mux)
);
defparam \MEMADDR_RNO[0] .INIT=8'hBA;
// @5:1846
  CFG3 \MEMADDR_7[1]  (
	.A(trans_split_count_Z[1]),
	.B(N_775_1),
	.C(MEMADDR_sn_N_9_mux),
	.Y(N_775)
);
defparam \MEMADDR_7[1] .INIT=8'hEC;
  CFG4 SelHaddrReg_RNI8RSFK1 (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[5]),
	.B(N_67_2),
	.C(N_67_1),
	.D(SelHaddrReg_Z),
	.Y(N_68_i)
);
defparam SelHaddrReg_RNI8RSFK1.INIT=16'h03AA;
  CFG4 SelHaddrReg_RNIG3TFK1 (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[7]),
	.B(N_71_2),
	.C(N_71_1),
	.D(SelHaddrReg_Z),
	.Y(N_72_i)
);
defparam SelHaddrReg_RNIG3TFK1.INIT=16'h03AA;
  CFG4 SelHaddrReg_RNI0TPJ22 (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR[12]),
	.B(N_58_2),
	.C(N_58_1),
	.D(SelHaddrReg_Z),
	.Y(N_59_i)
);
defparam SelHaddrReg_RNI0TPJ22.INIT=16'h03AA;
  CFG3 \genblk4.iSRAMCSN_RNI99BGJ1[0]  (
	.A(SRAMCSN_c_0),
	.B(N_110_mux_2),
	.C(N_109),
	.Y(N_110_mux_i)
);
defparam \genblk4.iSRAMCSN_RNI99BGJ1[0] .INIT=8'h32;
// @5:1678
  CFG4 \MemCntlState_ns_0_0_2[4]  (
	.A(MemCntlState_ns_0_0_0_Z[4]),
	.B(MemCntlState_Z[4]),
	.C(N_126),
	.D(N_171),
	.Y(MemCntlState_ns_0_0_2_Z[4])
);
defparam \MemCntlState_ns_0_0_2[4] .INIT=16'hFAFE;
// @5:1678
  CFG4 \MemCntlState_ns_0_2[2]  (
	.A(MemCntlState_ns_0_0_Z[2]),
	.B(MemCntlState_Z[2]),
	.C(N_369),
	.D(N_96),
	.Y(MemCntlState_ns_0_2_Z[2])
);
defparam \MemCntlState_ns_0_2[2] .INIT=16'hFEFA;
// @5:1678
  CFG4 \MemCntlState_ns_i_2[6]  (
	.A(N_341),
	.B(MemCntlState_ns_i_0_Z[6]),
	.C(N_171),
	.D(N_354),
	.Y(MemCntlState_ns_i_2_Z[6])
);
defparam \MemCntlState_ns_i_2[6] .INIT=16'hFFCE;
// @5:950
  CFG4 NextMEMDATAOEN_1_iv (
	.A(NextMEMDATAOEN_1_iv_4_Z),
	.B(NextMEMDATAOEN_2_sqmuxa),
	.C(trans_split_reset_7_m),
	.D(NextMEMDATAOEN_m),
	.Y(NextMEMDATAOEN_1)
);
defparam NextMEMDATAOEN_1_iv.INIT=16'hFFFE;
// @5:1732
  CFG4 \genblk4.iSRAMCSN_3_0_iv[0]  (
	.A(NextSRAMCSN_9_m_2),
	.B(iSRAMCSN_3_0_iv_4[0]),
	.C(un2_HselFlash_i),
	.D(NextSRAMCSN_27_m),
	.Y(iSRAMCSN_3[0])
);
defparam \genblk4.iSRAMCSN_3_0_iv[0] .INIT=16'hFFEC;
// @5:1678
  CFG4 \MemCntlState_ns_0_0[5]  (
	.A(MemCntlState_ns_0_0_0_Z[5]),
	.B(MemCntlState_Z[5]),
	.C(N_122),
	.D(N_171),
	.Y(MemCntlState_ns[5])
);
defparam \MemCntlState_ns_0_0[5] .INIT=16'hFAFE;
// @5:1718
  CFG4 \trans_split_count_3[1]  (
	.A(trans_split_en),
	.B(trans_split_reset_18_iv_Z),
	.C(trans_split_count_Z[1]),
	.D(trans_split_count_Z[0]),
	.Y(trans_split_count_3_Z[1])
);
defparam \trans_split_count_3[1] .INIT=16'h1230;
// @5:711
  CFG3 \MEMDATAOut_cZ[2]  (
	.A(N_687),
	.B(MEMDATAOut_sn_N_13_mux),
	.C(MEMDATAOut_2_Z[2]),
	.Y(MEMDATAOut[2])
);
defparam \MEMDATAOut_cZ[2] .INIT=8'hF2;
// @5:711
  CFG3 \MEMDATAOut_cZ[1]  (
	.A(N_686),
	.B(MEMDATAOut_2[1]),
	.C(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut[1])
);
defparam \MEMDATAOut_cZ[1] .INIT=8'hCE;
// @5:711
  CFG3 \MEMDATAOut_cZ[3]  (
	.A(N_688),
	.B(MEMDATAOut_sn_N_13_mux),
	.C(MEMDATAOut_2_Z[3]),
	.Y(MEMDATAOut[3])
);
defparam \MEMDATAOut_cZ[3] .INIT=8'hF2;
// @5:711
  CFG3 \MEMDATAOut_cZ[6]  (
	.A(N_691),
	.B(MEMDATAOut_2_Z[6]),
	.C(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut[6])
);
defparam \MEMDATAOut_cZ[6] .INIT=8'hCE;
// @5:711
  CFG3 \MEMDATAOut_cZ[0]  (
	.A(N_685),
	.B(MEMDATAOut_sn_N_13_mux),
	.C(MEMDATAOut_2[0]),
	.Y(MEMDATAOut[0])
);
defparam \MEMDATAOut_cZ[0] .INIT=8'hF2;
// @5:711
  CFG3 \MEMDATAOut_cZ[4]  (
	.A(N_689),
	.B(MEMDATAOut_2_Z[4]),
	.C(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut[4])
);
defparam \MEMDATAOut_cZ[4] .INIT=8'hCE;
// @5:711
  CFG3 \MEMDATAOut_cZ[7]  (
	.A(MEMDATAOut_2_Z[7]),
	.B(N_692),
	.C(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut[7])
);
defparam \MEMDATAOut_cZ[7] .INIT=8'hAE;
// @5:711
  CFG3 \MEMDATAOut_cZ[5]  (
	.A(N_690),
	.B(MEMDATAOut_2_Z[5]),
	.C(MEMDATAOut_sn_N_13_mux),
	.Y(MEMDATAOut[5])
);
defparam \MEMDATAOut_cZ[5] .INIT=8'hCE;
// @5:696
  CFG4 iHready_3_12 (
	.A(LoadWSCounter),
	.B(WSCounterLoadVal_1[1]),
	.C(N_330_i),
	.D(iHready_3_12_RNO_Z),
	.Y(iHready_3_14)
);
defparam iHready_3_12.INIT=16'h7772;
// @5:671
  CFG4 \NextWait_4[2]  (
	.A(LoadWSCounter),
	.B(WSCounterLoadVal_1[1]),
	.C(N_15),
	.D(N_330_i),
	.Y(NextWait_4_Z[2])
);
defparam \NextWait_4[2] .INIT=16'h888D;
// @5:671
  CFG4 \NextWait_4[3]  (
	.A(LoadWSCounter),
	.B(WSCounterLoadVal_1[1]),
	.C(N_16),
	.D(N_330_i),
	.Y(NextWait_4_Z[3])
);
defparam \NextWait_4[3] .INIT=16'h888D;
// @5:671
  CFG4 \NextWait_4[4]  (
	.A(LoadWSCounter),
	.B(WSCounterLoadVal_1[1]),
	.C(N_13),
	.D(N_330_i),
	.Y(NextWait_4_Z[4])
);
defparam \NextWait_4[4] .INIT=16'h888D;
// @5:671
  CFG4 \NextWait_4[1]  (
	.A(LoadWSCounter),
	.B(WSCounterLoadVal_1[1]),
	.C(N_14),
	.D(N_330_i),
	.Y(NextWait_4_Z[1])
);
defparam \NextWait_4[1] .INIT=16'h888D;
// @5:696
  CFG4 iHready_3_11_10 (
	.A(iHready_3_11_7_Z),
	.B(MemCntlState_Z[0]),
	.C(Valid),
	.D(iHready_3_11_8_Z),
	.Y(iHready_3_11_10_Z)
);
defparam iHready_3_11_10.INIT=16'h2A00;
// @5:1678
  CFG4 \MemCntlState_ns_i_4[6]  (
	.A(MemCntlState_Z[2]),
	.B(N_96),
	.C(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.D(MemCntlState_ns_i_2_Z[6]),
	.Y(MemCntlState_ns_i_4_Z[6])
);
defparam \MemCntlState_ns_i_4[6] .INIT=16'hFF8A;
// @5:1678
  CFG4 \MemCntlState_ns_0_0[4]  (
	.A(N_413),
	.B(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.C(un2_HselFlash_i),
	.D(MemCntlState_ns_0_0_2_Z[4]),
	.Y(MemCntlState_ns[4])
);
defparam \MemCntlState_ns_0_0[4] .INIT=16'hFF02;
// @5:1678
  CFG4 \MemCntlState_ns_0[2]  (
	.A(MemCntlState_ns_0_3_tz_Z[2]),
	.B(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.C(N_88),
	.D(MemCntlState_ns_0_2_Z[2]),
	.Y(MemCntlState_ns[2])
);
defparam \MemCntlState_ns_0[2] .INIT=16'hFF02;
// @5:950
  CFG3 un1_LoadWSCounter_0_sqmuxa_0_0 (
	.A(N_138),
	.B(WSCounterLoadVal_4_sqmuxa),
	.C(un1_LoadWSCounter_0_sqmuxa_0_0_3_Z),
	.Y(un1_LoadWSCounter_0_sqmuxa_i)
);
defparam un1_LoadWSCounter_0_sqmuxa_0_0.INIT=8'hFE;
  CFG4 \MemCntlState_ns_0_0_RNO[3]  (
	.A(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.B(N_1017_tz_tz),
	.C(Valid),
	.D(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.Y(MemCntlState_ns_0_0_RNO_Z[3])
);
defparam \MemCntlState_ns_0_0_RNO[3] .INIT=16'h8000;
// @5:1846
  CFG4 \MEMADDR[0]  (
	.A(N_522_mux),
	.B(iFLASHCSN_1z),
	.C(SelHaddrReg_Z),
	.D(N_734),
	.Y(MEMADDR_c[0])
);
defparam \MEMADDR[0] .INIT=16'hEA2A;
// @5:1846
  CFG4 \MEMADDR[1]  (
	.A(iFLASHCSN_1z),
	.B(SelHaddrReg_Z),
	.C(N_775),
	.D(N_735),
	.Y(MEMADDR_c[1])
);
defparam \MEMADDR[1] .INIT=16'hF870;
// @5:1678
  CFG4 \MemCntlState_RNO[7]  (
	.A(N_89),
	.B(N_96),
	.C(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.D(Valid),
	.Y(N_323_i)
);
defparam \MemCntlState_RNO[7] .INIT=16'h0200;
// @5:2610
  CFG3 \HRDATA_2_i_m2[26]  (
	.A(net_0[2]),
	.B(iFLASHCSN_1z),
	.C(net_0[10]),
	.Y(HRDATA_2_i_m2_Z[26])
);
defparam \HRDATA_2_i_m2[26] .INIT=8'hE2;
// @5:2610
  CFG3 \HRDATA_2_i_m2[25]  (
	.A(net_0[1]),
	.B(iFLASHCSN_1z),
	.C(net_0[9]),
	.Y(HRDATA_2_i_m2_Z[25])
);
defparam \HRDATA_2_i_m2[25] .INIT=8'hE2;
// @5:2610
  CFG3 \HRDATA_2_i_m2[27]  (
	.A(net_0[3]),
	.B(iFLASHCSN_1z),
	.C(net_0[11]),
	.Y(HRDATA_2_i_m2_Z[27])
);
defparam \HRDATA_2_i_m2[27] .INIT=8'hE2;
// @5:1678
  CFG4 \MemCntlState_ns_i_i[0]  (
	.A(N_85),
	.B(MemCntlState_ns_i_i_0_Z[0]),
	.C(MemCntlState_ns_i_i_1_tz_0_Z[0]),
	.D(MemCntlState_ns_i_i_a2_1_1_Z[0]),
	.Y(N_48)
);
defparam \MemCntlState_ns_i_i[0] .INIT=16'hEEEC;
// @5:1678
  CFG4 \MemCntlState_ns_0_0[3]  (
	.A(MemCntlState_Z[3]),
	.B(MemCntlState_ns_0_0_0_Z[3]),
	.C(N_96),
	.D(MemCntlState_ns_0_0_RNO_Z[3]),
	.Y(MemCntlState_ns[3])
);
defparam \MemCntlState_ns_0_0[3] .INIT=16'hFFEC;
// @5:696
  CFG3 iHready_3_11 (
	.A(iHready_3_11_10_Z),
	.B(next_transaction_done_Z),
	.C(HoldHreadyLow_1_sqmuxa_2_Z),
	.Y(iHready_3_11_Z)
);
defparam iHready_3_11.INIT=8'h8A;
// @5:696
  CFG3 iHready_3_15_a0_1 (
	.A(N_15),
	.B(iHready_3_11_Z),
	.C(N_14),
	.Y(iHready_3_15_a0_1_Z)
);
defparam iHready_3_15_a0_1.INIT=8'h80;
// @5:390
  CFG4 Valid_a0 (
	.A(GATEDHTRANS),
	.B(masterAddrInProg_0),
	.C(popfeedthru_unused),
	.D(un1_HTRANS_0),
	.Y(Valid)
);
defparam Valid_a0.INIT=16'h8000;
// @5:1678
  CFG4 \MemCntlState_RNO[6]  (
	.A(N_391),
	.B(MemCntlState_ns_i_4_Z[6]),
	.C(MemCntlState_Z[7]),
	.D(Valid),
	.Y(N_321_i)
);
defparam \MemCntlState_RNO[6] .INIT=16'h1110;
// @5:696
  CFG4 iHready_3_15_a1 (
	.A(N_428),
	.B(WSCounterLoadVal_1[1]),
	.C(iHready_3_11_Z),
	.D(LoadWSCounter),
	.Y(iHready_3_15_a1_Z)
);
defparam iHready_3_15_a1.INIT=16'h1000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreMemCtrl_Z1 */

module CoreMemCtrl_C0 (
  teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0,
  SRAMCSN_c_0,
  masterAddrInProg_0,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_0,
  HsizeReg,
  M0GATEDHSIZE_0,
  HaddrReg,
  teste_sb_0_AMBA_SLAVE_0_HADDR_27,
  teste_sb_0_AMBA_SLAVE_0_HADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_11,
  teste_sb_0_AMBA_SLAVE_0_HADDR_10,
  teste_sb_0_AMBA_SLAVE_0_HADDR_9,
  teste_sb_0_AMBA_SLAVE_0_HADDR_8,
  teste_sb_0_AMBA_SLAVE_0_HADDR_1,
  MEMDATAInReg_7_i_m2_1,
  MEMDATAInReg_7_i_m2_0,
  MEMDATAInReg_7_i_m2_6,
  MEMDATAInReg_7_i_m2_5,
  MEMDATAInReg_7_i_m2_4,
  MEMDATAInReg,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0,
  masterDataInProg_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0,
  MEMDATAOut_m_0_0,
  M0GATEDHADDR_0,
  regHADDR_0,
  regHADDR_3,
  regHADDR_10,
  regHADDR_2,
  regHADDR_4,
  regHADDR_5,
  regHADDR_1,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  teste_sb_0_AMBA_SLAVE_0_HWDATA,
  MEMDATAOut_m,
  MEMDATAOut,
  MEMADDR_c,
  net_0,
  POWER_ON_RESET_N,
  teste_sb_0_FIC_0_CLK,
  teste_sb_0_AMBA_SLAVE_0_HWRITE,
  SRAMWEN_c,
  teste_sb_0_FIC_0_CLK_i,
  SRAMOEN_c,
  popfeedthru_unused,
  iFLASHCSN,
  iMEMDATAOEN,
  N_275,
  N_270,
  N_271,
  g2,
  N_334,
  masterRegAddrSel,
  N_109_mux_i,
  N_68_i,
  N_72_i,
  N_59_i,
  N_110_mux_i,
  GATEDHTRANS,
  un1_HTRANS_0
)
;
input teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0 ;
output SRAMCSN_c_0 ;
input masterAddrInProg_0 ;
input teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
output [1:0] HsizeReg ;
input M0GATEDHSIZE_0 ;
output [1:0] HaddrReg ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_27 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_11 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
input teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
output MEMDATAInReg_7_i_m2_1 ;
output MEMDATAInReg_7_i_m2_0 ;
output MEMDATAInReg_7_i_m2_6 ;
output MEMDATAInReg_7_i_m2_5 ;
output MEMDATAInReg_7_i_m2_4 ;
output [31:8] MEMDATAInReg ;
input teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0 ;
input masterDataInProg_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
output MEMDATAOut_m_0_0 ;
input M0GATEDHADDR_0 ;
input regHADDR_0 ;
input regHADDR_3 ;
input regHADDR_10 ;
input regHADDR_2 ;
input regHADDR_4 ;
input regHADDR_5 ;
input regHADDR_1 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
input [31:0] teste_sb_0_AMBA_SLAVE_0_HWDATA ;
output [15:8] MEMDATAOut_m ;
output [7:0] MEMDATAOut ;
output [9:0] MEMADDR_c ;
input [15:0] net_0 ;
input POWER_ON_RESET_N ;
input teste_sb_0_FIC_0_CLK ;
input teste_sb_0_AMBA_SLAVE_0_HWRITE ;
output SRAMWEN_c ;
input teste_sb_0_FIC_0_CLK_i ;
output SRAMOEN_c ;
output popfeedthru_unused ;
output iFLASHCSN ;
output iMEMDATAOEN ;
output N_275 ;
output N_270 ;
output N_271 ;
output g2 ;
output N_334 ;
input masterRegAddrSel ;
output N_109_mux_i ;
output N_68_i ;
output N_72_i ;
output N_59_i ;
output N_110_mux_i ;
input GATEDHTRANS ;
input un1_HTRANS_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0 ;
wire SRAMCSN_c_0 ;
wire masterAddrInProg_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
wire M0GATEDHSIZE_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_27 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_11 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
wire MEMDATAInReg_7_i_m2_1 ;
wire MEMDATAInReg_7_i_m2_0 ;
wire MEMDATAInReg_7_i_m2_6 ;
wire MEMDATAInReg_7_i_m2_5 ;
wire MEMDATAInReg_7_i_m2_4 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0 ;
wire masterDataInProg_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
wire MEMDATAOut_m_0_0 ;
wire M0GATEDHADDR_0 ;
wire regHADDR_0 ;
wire regHADDR_3 ;
wire regHADDR_10 ;
wire regHADDR_2 ;
wire regHADDR_4 ;
wire regHADDR_5 ;
wire regHADDR_1 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire POWER_ON_RESET_N ;
wire teste_sb_0_FIC_0_CLK ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire SRAMWEN_c ;
wire teste_sb_0_FIC_0_CLK_i ;
wire SRAMOEN_c ;
wire popfeedthru_unused ;
wire iFLASHCSN ;
wire iMEMDATAOEN ;
wire N_275 ;
wire N_270 ;
wire N_271 ;
wire g2 ;
wire N_334 ;
wire masterRegAddrSel ;
wire N_109_mux_i ;
wire N_68_i ;
wire N_72_i ;
wire N_59_i ;
wire N_110_mux_i ;
wire GATEDHTRANS ;
wire un1_HTRANS_0 ;
wire N_1573 ;
wire N_1574 ;
wire N_1575 ;
wire N_1576 ;
wire GND ;
wire VCC ;
// @6:219
  CoreMemCtrl_Z1 CoreMemCtrl_C0_0 (
	.net_0(net_0[15:0]),
	.MEMADDR_c({MEMADDR_c[9:6], N_1574, MEMADDR_c[4], N_1573, MEMADDR_c[2:0]}),
	.MEMDATAOut(MEMDATAOut[7:0]),
	.MEMDATAOut_m({MEMDATAOut_m[15:10], N_1575, MEMDATAOut_m[8]}),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA({teste_sb_0_AMBA_SLAVE_0_HWDATA[31:10], N_1576, teste_sb_0_AMBA_SLAVE_0_HWDATA[8:0]}),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.regHADDR_0(regHADDR_0),
	.regHADDR_3(regHADDR_3),
	.regHADDR_10(regHADDR_10),
	.regHADDR_2(regHADDR_2),
	.regHADDR_4(regHADDR_4),
	.regHADDR_5(regHADDR_5),
	.regHADDR_1(regHADDR_1),
	.M0GATEDHADDR_0(M0GATEDHADDR_0),
	.MEMDATAOut_m_0_0(MEMDATAOut_m_0_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0),
	.masterDataInProg_0(masterDataInProg_0),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0(teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0),
	.MEMDATAInReg(MEMDATAInReg[31:8]),
	.MEMDATAInReg_7_i_m2_1(MEMDATAInReg_7_i_m2_1),
	.MEMDATAInReg_7_i_m2_0(MEMDATAInReg_7_i_m2_0),
	.MEMDATAInReg_7_i_m2_6(MEMDATAInReg_7_i_m2_6),
	.MEMDATAInReg_7_i_m2_5(MEMDATAInReg_7_i_m2_5),
	.MEMDATAInReg_7_i_m2_4(MEMDATAInReg_7_i_m2_4),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_27(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_0(teste_sb_0_AMBA_SLAVE_0_HADDR_0),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_11(teste_sb_0_AMBA_SLAVE_0_HADDR_11),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_10(teste_sb_0_AMBA_SLAVE_0_HADDR_10),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_9(teste_sb_0_AMBA_SLAVE_0_HADDR_9),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_8(teste_sb_0_AMBA_SLAVE_0_HADDR_8),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_1(teste_sb_0_AMBA_SLAVE_0_HADDR_1),
	.HaddrReg(HaddrReg[1:0]),
	.M0GATEDHSIZE_0(M0GATEDHSIZE_0),
	.HsizeReg(HsizeReg[1:0]),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_0),
	.masterAddrInProg_0(masterAddrInProg_0),
	.SRAMCSN_c_0(SRAMCSN_c_0),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0),
	.un1_HTRANS_0(un1_HTRANS_0),
	.GATEDHTRANS(GATEDHTRANS),
	.N_110_mux_i(N_110_mux_i),
	.N_59_i(N_59_i),
	.N_72_i(N_72_i),
	.N_68_i(N_68_i),
	.N_109_mux_i(N_109_mux_i),
	.masterRegAddrSel(masterRegAddrSel),
	.N_334(N_334),
	.g2(g2),
	.N_271(N_271),
	.N_270(N_270),
	.N_275(N_275),
	.iMEMDATAOEN_1z(iMEMDATAOEN),
	.iFLASHCSN_1z(iFLASHCSN),
	.popfeedthru_unused(popfeedthru_unused),
	.SRAMOEN_c(SRAMOEN_c),
	.teste_sb_0_FIC_0_CLK_i(teste_sb_0_FIC_0_CLK_i),
	.SRAMWEN_c(SRAMWEN_c),
	.teste_sb_0_AMBA_SLAVE_0_HWRITE(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.POWER_ON_RESET_N(POWER_ON_RESET_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreMemCtrl_C0 */

module teste_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  LOCK,
  teste_sb_0_FIC_0_CLK_i,
  teste_sb_0_FIC_0_CLK
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output LOCK ;
output teste_sb_0_FIC_0_CLK_i ;
output teste_sb_0_FIC_0_CLK ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire teste_sb_0_FIC_0_CLK_i ;
wire teste_sb_0_FIC_0_CLK ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
  CFG1 GL0_INST_RNISMK43 (
	.A(teste_sb_0_FIC_0_CLK),
	.Y(teste_sb_0_FIC_0_CLK_i)
);
defparam GL0_INST_RNISMK43.INIT=2'h1;
// @21:18
  CLKINT GL0_INST (
	.Y(teste_sb_0_FIC_0_CLK),
	.A(GL0_net)
);
//@33:328
// @21:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000045174000318C6318C1F18C61EC0404040400101;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* teste_sb_CCC_0_FCCC */

module COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0 (
  SDATASELInt,
  defSlaveSMNextState_i_a2_11_1z,
  defSlaveSMNextState_i_a2_12_1z,
  teste_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int,
  defSlaveSMCurrentState_1z
)
;
input [15:1] SDATASELInt ;
output defSlaveSMNextState_i_a2_11_1z ;
output defSlaveSMNextState_i_a2_12_1z ;
input teste_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int ;
output defSlaveSMCurrentState_1z ;
wire defSlaveSMNextState_i_a2_11_1z ;
wire defSlaveSMNextState_i_a2_12_1z ;
wire teste_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int ;
wire defSlaveSMCurrentState_1z ;
wire VCC ;
wire N_241_i ;
wire GND ;
wire defSlaveSMNextState_i_a2_4_Z ;
wire defSlaveSMNextState_i_a2_10_Z ;
wire defSlaveSMNextState_i_a2_8_Z ;
// @28:64
  SLE defSlaveSMCurrentState (
	.Q(defSlaveSMCurrentState_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_241_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:43
  CFG2 defSlaveSMNextState_i_a2_4 (
	.A(SDATASELInt[2]),
	.B(SDATASELInt[11]),
	.Y(defSlaveSMNextState_i_a2_4_Z)
);
defparam defSlaveSMNextState_i_a2_4.INIT=4'h1;
// @28:43
  CFG4 defSlaveSMNextState_i_a2_10 (
	.A(SDATASELInt[14]),
	.B(SDATASELInt[13]),
	.C(SDATASELInt[9]),
	.D(SDATASELInt[7]),
	.Y(defSlaveSMNextState_i_a2_10_Z)
);
defparam defSlaveSMNextState_i_a2_10.INIT=16'h0001;
// @28:43
  CFG4 defSlaveSMNextState_i_a2_8 (
	.A(SDATASELInt[15]),
	.B(SDATASELInt[8]),
	.C(SDATASELInt[6]),
	.D(SDATASELInt[1]),
	.Y(defSlaveSMNextState_i_a2_8_Z)
);
defparam defSlaveSMNextState_i_a2_8.INIT=16'h0001;
// @28:43
  CFG4 defSlaveSMNextState_i_a2_12 (
	.A(SDATASELInt[5]),
	.B(SDATASELInt[12]),
	.C(defSlaveSMNextState_i_a2_10_Z),
	.D(defSlaveSMNextState_i_a2_4_Z),
	.Y(defSlaveSMNextState_i_a2_12_1z)
);
defparam defSlaveSMNextState_i_a2_12.INIT=16'h1000;
// @28:43
  CFG4 defSlaveSMNextState_i_a2_11 (
	.A(SDATASELInt[3]),
	.B(defSlaveSMNextState_i_a2_8_Z),
	.C(SDATASELInt[10]),
	.D(SDATASELInt[4]),
	.Y(defSlaveSMNextState_i_a2_11_1z)
);
defparam defSlaveSMNextState_i_a2_11.INIT=16'h0004;
// @28:64
  CFG3 defSlaveSMCurrentState_RNO (
	.A(defSlaveSMCurrentState_1z),
	.B(defSlaveSMNextState_i_a2_11_1z),
	.C(defSlaveSMNextState_i_a2_12_1z),
	.Y(N_241_i)
);
defparam defSlaveSMCurrentState_RNO.INIT=8'h15;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0 */

module COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0 (
  net_0,
  masterDataInProg_0,
  MEMDATAInReg_7_i_m2_0,
  MEMDATAInReg_7_i_m2_4,
  MEMDATAInReg_7_i_m2_5,
  MEMDATAInReg_7_i_m2_6,
  MEMDATAInReg_7_i_m2_1,
  MEMDATAInReg,
  HaddrReg,
  masterAddrInProg_0,
  HsizeReg,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0,
  M0GATEDHSIZE_0,
  MEMDATAOut_m_0_0,
  MEMDATA_in_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24,
  MDATASEL_0,
  regHADDR,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE,
  regHSIZE_0,
  M0GATEDHADDR_0,
  N_243_i,
  N_244_i,
  N_249_i_0,
  N_236_i,
  N_35_i,
  N_254_i,
  N_240_i,
  N_258_i,
  N_231_i,
  N_245_i,
  N_232_i,
  N_246_i,
  N_247_i,
  N_235_i,
  N_255_i,
  N_256_i,
  N_237_i,
  N_238_i,
  N_239_i,
  N_259_i_0,
  N_260_i_0,
  N_177_i,
  N_261_i_0,
  N_262_i_0,
  HREADY_M_pre_20_iv_i_0_1z,
  N_264_tz,
  popfeedthru_unused,
  m0s0AddrSel,
  N_253_i,
  N_252_i,
  N_234_i,
  N_270,
  N_251_i,
  N_275,
  N_233_i,
  N_248_i,
  N_250_i_0,
  N_271,
  g1_0,
  N_257_i,
  N_242_i,
  N_334,
  iFLASHCSN,
  iMEMDATAOEN,
  g2,
  teste_sb_0_GPIO_0_M2F,
  mcu_fpga_io_1,
  GATEDHTRANS_1z,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  regHWRITE_1z,
  teste_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int,
  masterRegAddrSel_1z
)
;
input [15:0] net_0 ;
input masterDataInProg_0 ;
input MEMDATAInReg_7_i_m2_0 ;
input MEMDATAInReg_7_i_m2_4 ;
input MEMDATAInReg_7_i_m2_5 ;
input MEMDATAInReg_7_i_m2_6 ;
input MEMDATAInReg_7_i_m2_1 ;
input [31:8] MEMDATAInReg ;
input [1:0] HaddrReg ;
input masterAddrInProg_0 ;
input [1:0] HsizeReg ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
output M0GATEDHSIZE_0 ;
input MEMDATAOut_m_0_0 ;
input MEMDATA_in_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
output MDATASEL_0 ;
output [12:0] regHADDR ;
input [1:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE ;
output regHSIZE_0 ;
output M0GATEDHADDR_0 ;
output N_243_i ;
output N_244_i ;
output N_249_i_0 ;
output N_236_i ;
output N_35_i ;
output N_254_i ;
output N_240_i ;
output N_258_i ;
output N_231_i ;
output N_245_i ;
output N_232_i ;
output N_246_i ;
output N_247_i ;
output N_235_i ;
output N_255_i ;
output N_256_i ;
output N_237_i ;
output N_238_i ;
output N_239_i ;
output N_259_i_0 ;
output N_260_i_0 ;
output N_177_i ;
output N_261_i_0 ;
output N_262_i_0 ;
output HREADY_M_pre_20_iv_i_0_1z ;
output N_264_tz ;
input popfeedthru_unused ;
output m0s0AddrSel ;
output N_253_i ;
output N_252_i ;
output N_234_i ;
input N_270 ;
output N_251_i ;
input N_275 ;
output N_233_i ;
output N_248_i ;
output N_250_i_0 ;
input N_271 ;
input g1_0 ;
output N_257_i ;
output N_242_i ;
input N_334 ;
input iFLASHCSN ;
input iMEMDATAOEN ;
input g2 ;
input teste_sb_0_GPIO_0_M2F ;
input mcu_fpga_io_1 ;
output GATEDHTRANS_1z ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
output regHWRITE_1z ;
input teste_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int ;
output masterRegAddrSel_1z ;
wire masterDataInProg_0 ;
wire MEMDATAInReg_7_i_m2_0 ;
wire MEMDATAInReg_7_i_m2_4 ;
wire MEMDATAInReg_7_i_m2_5 ;
wire MEMDATAInReg_7_i_m2_6 ;
wire MEMDATAInReg_7_i_m2_1 ;
wire masterAddrInProg_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
wire M0GATEDHSIZE_0 ;
wire MEMDATAOut_m_0_0 ;
wire MEMDATA_in_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
wire MDATASEL_0 ;
wire regHSIZE_0 ;
wire M0GATEDHADDR_0 ;
wire N_243_i ;
wire N_244_i ;
wire N_249_i_0 ;
wire N_236_i ;
wire N_35_i ;
wire N_254_i ;
wire N_240_i ;
wire N_258_i ;
wire N_231_i ;
wire N_245_i ;
wire N_232_i ;
wire N_246_i ;
wire N_247_i ;
wire N_235_i ;
wire N_255_i ;
wire N_256_i ;
wire N_237_i ;
wire N_238_i ;
wire N_239_i ;
wire N_259_i_0 ;
wire N_260_i_0 ;
wire N_177_i ;
wire N_261_i_0 ;
wire N_262_i_0 ;
wire HREADY_M_pre_20_iv_i_0_1z ;
wire N_264_tz ;
wire popfeedthru_unused ;
wire m0s0AddrSel ;
wire N_253_i ;
wire N_252_i ;
wire N_234_i ;
wire N_270 ;
wire N_251_i ;
wire N_275 ;
wire N_233_i ;
wire N_248_i ;
wire N_250_i_0 ;
wire N_271 ;
wire g1_0 ;
wire N_257_i ;
wire N_242_i ;
wire N_334 ;
wire iFLASHCSN ;
wire iMEMDATAOEN ;
wire g2 ;
wire teste_sb_0_GPIO_0_M2F ;
wire mcu_fpga_io_1 ;
wire GATEDHTRANS_1z ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire regHWRITE_1z ;
wire teste_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int ;
wire masterRegAddrSel_1z ;
wire [26:24] M0GATEDHADDR;
wire [5:5] SADDRSEL_1_Z;
wire [14:0] SADDRSEL_fast_Z;
wire [6:6] SADDRSEL_1;
wire [8:1] SADDRSEL_2_Z;
wire [0:0] regHSIZE_Z;
wire [15:1] SDATASELInt_Z;
wire [15:4] SADDRSEL_Z;
wire [27:24] regHADDR_Z;
wire [0:0] HRDATA_3_i_o3_RNIBVTO7_Z;
wire [0:0] HRDATA_3_i_a4_3_RNI8JL343_Z;
wire [0:0] HRDATA_3_i_o3_RNI9F3SM3_Z;
wire [8:8] HRDATA_3_i_o4_RNIBK5VN_Z;
wire [10:4] SADDRSEL_0_Z;
wire [23:0] HRDATA_3_i_0_Z;
wire [7:0] HRDATA_3_i_2_Z;
wire [10:10] HRDATA_3_i_1_Z;
wire VCC ;
wire d_masterRegAddrSel_Z ;
wire GND ;
wire regHTRANS_Z ;
wire masterAddrClockEnable_Z ;
wire PREVDATASLAVEREADY_20_iv_i ;
wire N_216 ;
wire N_450 ;
wire g0_1_N_4L6_Z ;
wire N_453 ;
wire g0_1_N_7L12_Z ;
wire N_214 ;
wire N_265 ;
wire N_215 ;
wire N_257_i_1_Z ;
wire N_354 ;
wire N_212 ;
wire N_222 ;
wire N_248_i_1 ;
wire N_233_i_1 ;
wire N_251_i_1 ;
wire N_234_i_1 ;
wire N_252_i_1 ;
wire N_253_i_1 ;
wire un1_SDATASELInt_17_i ;
wire un1_SDATASELInt_18_i ;
wire N_443 ;
wire masterAddrClockEnable6_1_0_Z ;
wire addrRegSMNextState ;
wire N_336 ;
wire N_343 ;
wire N_360 ;
wire N_363 ;
wire N_372 ;
wire N_385 ;
wire N_399 ;
wire N_223 ;
wire N_376 ;
wire N_355 ;
wire N_412 ;
wire defSlaveSMNextState_i_a2_12 ;
wire defSlaveSMNextState_i_a2_11 ;
wire defSlaveSMCurrentState ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
// @30:218
  CFG3 \SADDRSEL_fast[5]  (
	.A(M0GATEDHADDR[25]),
	.B(M0GATEDHADDR_0),
	.C(SADDRSEL_1_Z[5]),
	.Y(SADDRSEL_fast_Z[5])
);
defparam \SADDRSEL_fast[5] .INIT=8'h10;
// @30:218
  CFG3 \SADDRSEL_fast[6]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_1[6]),
	.C(M0GATEDHADDR_0),
	.Y(SADDRSEL_fast_Z[6])
);
defparam \SADDRSEL_fast[6] .INIT=8'h04;
// @30:218
  CFG3 \SADDRSEL_fast[8]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[8]),
	.C(M0GATEDHADDR_0),
	.Y(SADDRSEL_fast_Z[8])
);
defparam \SADDRSEL_fast[8] .INIT=8'h40;
// @30:218
  CFG3 \SADDRSEL_fast[9]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[8]),
	.C(M0GATEDHADDR_0),
	.Y(SADDRSEL_fast_Z[9])
);
defparam \SADDRSEL_fast[9] .INIT=8'h80;
// @30:218
  CFG3 \SADDRSEL_fast[13]  (
	.A(M0GATEDHADDR[25]),
	.B(M0GATEDHADDR_0),
	.C(SADDRSEL_1_Z[5]),
	.Y(SADDRSEL_fast_Z[13])
);
defparam \SADDRSEL_fast[13] .INIT=8'h40;
// @30:218
  CFG3 \SADDRSEL_fast[14]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_1[6]),
	.C(M0GATEDHADDR_0),
	.Y(SADDRSEL_fast_Z[14])
);
defparam \SADDRSEL_fast[14] .INIT=8'h40;
// @30:218
  CFG3 \SADDRSEL_fast[0]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[1]),
	.C(M0GATEDHADDR[25]),
	.Y(SADDRSEL_fast_Z[0])
);
defparam \SADDRSEL_fast[0] .INIT=8'h04;
// @30:218
  CFG3 \SADDRSEL_fast[1]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[1]),
	.C(M0GATEDHADDR[25]),
	.Y(SADDRSEL_fast_Z[1])
);
defparam \SADDRSEL_fast[1] .INIT=8'h08;
// @30:218
  CFG3 \SADDRSEL_fast[2]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[1]),
	.C(M0GATEDHADDR[25]),
	.Y(SADDRSEL_fast_Z[2])
);
defparam \SADDRSEL_fast[2] .INIT=8'h40;
// @30:218
  CFG3 \SADDRSEL_fast[3]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_2_Z[1]),
	.C(M0GATEDHADDR[25]),
	.Y(SADDRSEL_fast_Z[3])
);
defparam \SADDRSEL_fast[3] .INIT=8'h80;
// @30:625
  SLE masterRegAddrSel (
	.Q(masterRegAddrSel_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(d_masterRegAddrSel_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE regHTRANS (
	.Q(regHTRANS_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE regHWRITE (
	.Q(regHWRITE_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR_Z[6]  (
	.Q(regHADDR[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR_Z[5]  (
	.Q(regHADDR[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR_Z[4]  (
	.Q(regHADDR[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR_Z[3]  (
	.Q(regHADDR[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR_Z[2]  (
	.Q(regHADDR[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR_Z[1]  (
	.Q(regHADDR[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR_Z[0]  (
	.Q(regHADDR[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHSIZE[1]  (
	.Q(regHSIZE_0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1]),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHSIZE[0]  (
	.Q(regHSIZE_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[0]),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR_Z[12]  (
	.Q(regHADDR[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR_Z[11]  (
	.Q(regHADDR[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR_Z[10]  (
	.Q(regHADDR[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR_Z[9]  (
	.Q(regHADDR[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR_Z[8]  (
	.Q(regHADDR[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR_Z[7]  (
	.Q(regHADDR[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:229
  SLE \SDATASELInt[4]  (
	.Q(SDATASELInt_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_Z[4]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:229
  SLE \SDATASELInt[3]  (
	.Q(SDATASELInt_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[3]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @30:229
  SLE \SDATASELInt[2]  (
	.Q(SDATASELInt_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[2]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @30:229
  SLE \SDATASELInt[1]  (
	.Q(SDATASELInt_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[1]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @30:229
  SLE \SDATASELInt[0]  (
	.Q(MDATASEL_0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[0]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @30:163
  SLE \regHADDR[27]  (
	.Q(regHADDR_Z[27]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR[26]  (
	.Q(regHADDR_Z[26]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR[25]  (
	.Q(regHADDR_Z[25]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:163
  SLE \regHADDR[24]  (
	.Q(regHADDR_Z[24]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24),
	.EN(masterAddrClockEnable_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:229
  SLE \SDATASELInt[15]  (
	.Q(SDATASELInt_Z[15]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_Z[15]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:229
  SLE \SDATASELInt[14]  (
	.Q(SDATASELInt_Z[14]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[14]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @30:229
  SLE \SDATASELInt[13]  (
	.Q(SDATASELInt_Z[13]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[13]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @30:229
  SLE \SDATASELInt[12]  (
	.Q(SDATASELInt_Z[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_Z[12]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:229
  SLE \SDATASELInt[11]  (
	.Q(SDATASELInt_Z[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_Z[11]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:229
  SLE \SDATASELInt[10]  (
	.Q(SDATASELInt_Z[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_Z[10]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:229
  SLE \SDATASELInt[9]  (
	.Q(SDATASELInt_Z[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[9]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @30:229
  SLE \SDATASELInt[8]  (
	.Q(SDATASELInt_Z[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[8]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @30:229
  SLE \SDATASELInt[7]  (
	.Q(SDATASELInt_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_Z[7]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:229
  SLE \SDATASELInt[6]  (
	.Q(SDATASELInt_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[6]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @30:229
  SLE \SDATASELInt[5]  (
	.Q(SDATASELInt_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(SADDRSEL_fast_Z[5]),
	.EN(PREVDATASLAVEREADY_20_iv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(GATEDHTRANS_1z)
);
// @25:263
  CFG3 \HRDATA_3_i_o3_RNIBVTO7[0]  (
	.A(N_216),
	.B(MEMDATAInReg[25]),
	.C(N_450),
	.Y(HRDATA_3_i_o3_RNIBVTO7_Z[0])
);
defparam \HRDATA_3_i_o3_RNIBVTO7[0] .INIT=8'h45;
// @25:263
  CFG2 g0_1_N_4L6 (
	.A(mcu_fpga_io_1),
	.B(teste_sb_0_GPIO_0_M2F),
	.Y(g0_1_N_4L6_Z)
);
defparam g0_1_N_4L6.INIT=4'h1;
// @25:263
  CFG3 \HRDATA_3_i_a4_3_RNI8JL343[0]  (
	.A(N_453),
	.B(g2),
	.C(iMEMDATAOEN),
	.Y(HRDATA_3_i_a4_3_RNI8JL343_Z[0])
);
defparam \HRDATA_3_i_a4_3_RNI8JL343[0] .INIT=8'h5D;
// @25:263
  CFG4 \HRDATA_3_i_o3_RNI9F3SM3[0]  (
	.A(MEMDATA_in_0),
	.B(HRDATA_3_i_o3_RNIBVTO7_Z[0]),
	.C(g0_1_N_4L6_Z),
	.D(HRDATA_3_i_a4_3_RNI8JL343_Z[0]),
	.Y(HRDATA_3_i_o3_RNI9F3SM3_Z[0])
);
defparam \HRDATA_3_i_o3_RNI9F3SM3[0] .INIT=16'h337F;
// @25:263
  CFG4 g0_1_N_7L12 (
	.A(iFLASHCSN),
	.B(N_334),
	.C(MEMDATAInReg[9]),
	.D(MEMDATAInReg[17]),
	.Y(g0_1_N_7L12_Z)
);
defparam g0_1_N_7L12.INIT=16'h0123;
// @25:263
  CFG4 \HRDATA_3_i_o2_RNI25BNI4[0]  (
	.A(HRDATA_3_i_o3_RNI9F3SM3_Z[0]),
	.B(net_0[1]),
	.C(g0_1_N_7L12_Z),
	.D(N_214),
	.Y(N_242_i)
);
defparam \HRDATA_3_i_o2_RNI25BNI4[0] .INIT=16'h0405;
// @25:263
  CFG4 \HRDATA_3_i_o2_0_RNIOD2Q24[24]  (
	.A(N_265),
	.B(N_215),
	.C(N_257_i_1_Z),
	.D(net_0[1]),
	.Y(N_257_i)
);
defparam \HRDATA_3_i_o2_0_RNIOD2Q24[24] .INIT=16'h1302;
// @25:263
  CFG4 N_257_i_1 (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(MEMDATAOut_m_0_0),
	.C(MEMDATA_in_0),
	.D(mcu_fpga_io_1),
	.Y(N_257_i_1_Z)
);
defparam N_257_i_1.INIT=16'h3323;
// @30:258
  CFG4 \HRDATA_3_i_a4_3_RNII2Q6J3[0]  (
	.A(g1_0),
	.B(MEMDATAOut_m_0_0),
	.C(MEMDATA_in_0),
	.D(N_453),
	.Y(N_354)
);
defparam \HRDATA_3_i_a4_3_RNII2Q6J3[0] .INIT=16'h1300;
// @25:263
  CFG4 \HRDATA_3_i_o4_RNIBK5VN[8]  (
	.A(N_334),
	.B(N_271),
	.C(N_212),
	.D(net_0[3]),
	.Y(HRDATA_3_i_o4_RNIBK5VN_Z[8])
);
defparam \HRDATA_3_i_o4_RNIBK5VN[8] .INIT=16'h11F1;
// @25:263
  CFG4 \HRDATA_3_i_o2_RNI6DHGH1[8]  (
	.A(N_216),
	.B(N_222),
	.C(HRDATA_3_i_o4_RNIBK5VN_Z[8]),
	.D(net_0[11]),
	.Y(N_250_i_0)
);
defparam \HRDATA_3_i_o2_RNI6DHGH1[8] .INIT=16'h0501;
// @25:263
  CFG4 \HRDATA_3_i_o2_RNIHCSA84[8]  (
	.A(N_216),
	.B(N_222),
	.C(N_248_i_1),
	.D(net_0[9]),
	.Y(N_248_i)
);
defparam \HRDATA_3_i_o2_RNIHCSA84[8] .INIT=16'h0501;
// @25:263
  CFG4 \HRDATA_3_i_o4_RNIUNSNN[8]  (
	.A(N_334),
	.B(MEMDATAInReg_7_i_m2_0),
	.C(N_212),
	.D(net_0[1]),
	.Y(N_248_i_1)
);
defparam \HRDATA_3_i_o4_RNIUNSNN[8] .INIT=16'h11F1;
// @25:263
  CFG4 \HRDATA_3_i_o4_RNICU5FQ1[8]  (
	.A(N_212),
	.B(N_216),
	.C(net_0[0]),
	.D(N_233_i_1),
	.Y(N_233_i)
);
defparam \HRDATA_3_i_o4_RNICU5FQ1[8] .INIT=16'h0031;
// @25:263
  CFG4 \HRDATA_3_i_o2_RNIMBD6A1[8]  (
	.A(N_334),
	.B(N_275),
	.C(N_222),
	.D(net_0[8]),
	.Y(N_233_i_1)
);
defparam \HRDATA_3_i_o2_RNIMBD6A1[8] .INIT=16'h11F1;
// @25:263
  CFG4 \HRDATA_3_i_o2_RNIPRONG1[8]  (
	.A(N_216),
	.B(N_222),
	.C(N_251_i_1),
	.D(net_0[12]),
	.Y(N_251_i)
);
defparam \HRDATA_3_i_o2_RNIPRONG1[8] .INIT=16'h0501;
// @25:263
  CFG4 \HRDATA_3_i_o4_RNIEN5VN[8]  (
	.A(N_334),
	.B(N_270),
	.C(N_212),
	.D(net_0[4]),
	.Y(N_251_i_1)
);
defparam \HRDATA_3_i_o4_RNIEN5VN[8] .INIT=16'h11F1;
// @25:263
  CFG4 \HRDATA_3_i_o2_RNIV1PNG1[8]  (
	.A(N_216),
	.B(N_222),
	.C(N_234_i_1),
	.D(net_0[13]),
	.Y(N_234_i)
);
defparam \HRDATA_3_i_o2_RNIV1PNG1[8] .INIT=16'h0501;
// @25:263
  CFG4 \HRDATA_3_i_o4_RNIHQ5VN[8]  (
	.A(N_334),
	.B(MEMDATAInReg_7_i_m2_4),
	.C(N_212),
	.D(net_0[5]),
	.Y(N_234_i_1)
);
defparam \HRDATA_3_i_o4_RNIHQ5VN[8] .INIT=16'h11F1;
// @25:263
  CFG4 \HRDATA_3_i_o2_RNI58PNG1[8]  (
	.A(N_216),
	.B(N_222),
	.C(N_252_i_1),
	.D(net_0[14]),
	.Y(N_252_i)
);
defparam \HRDATA_3_i_o2_RNI58PNG1[8] .INIT=16'h0501;
// @25:263
  CFG4 \HRDATA_3_i_o4_RNIKT5VN[8]  (
	.A(N_334),
	.B(MEMDATAInReg_7_i_m2_5),
	.C(N_212),
	.D(net_0[6]),
	.Y(N_252_i_1)
);
defparam \HRDATA_3_i_o4_RNIKT5VN[8] .INIT=16'h11F1;
// @25:263
  CFG4 \HRDATA_3_i_o4_RNIBEPNG1[8]  (
	.A(N_212),
	.B(N_216),
	.C(net_0[7]),
	.D(N_253_i_1),
	.Y(N_253_i)
);
defparam \HRDATA_3_i_o4_RNIBEPNG1[8] .INIT=16'h0031;
// @25:263
  CFG4 \HRDATA_3_i_o2_RNI7D0F01[8]  (
	.A(N_334),
	.B(MEMDATAInReg_7_i_m2_6),
	.C(N_222),
	.D(net_0[15]),
	.Y(N_253_i_1)
);
defparam \HRDATA_3_i_o2_RNI7D0F01[8] .INIT=16'h11F1;
// @30:218
  CFG2 \SADDRSEL_0[10]  (
	.A(GATEDHTRANS_1z),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_0_Z[10])
);
defparam \SADDRSEL_0[10] .INIT=4'h2;
// @30:218
  CFG2 \SADDRSEL_0[4]  (
	.A(GATEDHTRANS_1z),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_0_Z[4])
);
defparam \SADDRSEL_0[4] .INIT=4'h8;
// @30:258
  CFG2 un1_SDATASELInt_18 (
	.A(un1_SDATASELInt_17_i),
	.B(MDATASEL_0),
	.Y(un1_SDATASELInt_18_i)
);
defparam un1_SDATASELInt_18.INIT=4'hE;
// @30:218
  CFG2 \SADDRSEL_2[1]  (
	.A(M0GATEDHADDR_0),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_2_Z[1])
);
defparam \SADDRSEL_2[1] .INIT=4'h1;
// @30:218
  CFG2 \SADDRSEL_2[8]  (
	.A(M0GATEDHADDR[25]),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_2_Z[8])
);
defparam \SADDRSEL_2[8] .INIT=4'h1;
// @30:218
  CFG2 \SADDRSEL_1[5]  (
	.A(M0GATEDHADDR[24]),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_1_Z[5])
);
defparam \SADDRSEL_1[5] .INIT=4'h8;
// @30:218
  CFG2 \SADDRSEL_1[14]  (
	.A(M0GATEDHADDR[25]),
	.B(M0GATEDHADDR[26]),
	.Y(SADDRSEL_1[6])
);
defparam \SADDRSEL_1[14] .INIT=4'h8;
// @30:187
  CFG3 \PREGATEDHADDR[24]  (
	.A(masterRegAddrSel_1z),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24),
	.C(regHADDR_Z[24]),
	.Y(M0GATEDHADDR[24])
);
defparam \PREGATEDHADDR[24] .INIT=8'hE4;
// @30:187
  CFG3 \PREGATEDHADDR[25]  (
	.A(masterRegAddrSel_1z),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25),
	.C(regHADDR_Z[25]),
	.Y(M0GATEDHADDR[25])
);
defparam \PREGATEDHADDR[25] .INIT=8'hE4;
// @30:187
  CFG3 \PREGATEDHADDR[26]  (
	.A(masterRegAddrSel_1z),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26),
	.C(regHADDR_Z[26]),
	.Y(M0GATEDHADDR[26])
);
defparam \PREGATEDHADDR[26] .INIT=8'hE4;
// @30:187
  CFG3 \PREGATEDHADDR[27]  (
	.A(masterRegAddrSel_1z),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27),
	.C(regHADDR_Z[27]),
	.Y(M0GATEDHADDR_0)
);
defparam \PREGATEDHADDR[27] .INIT=8'hE4;
// @30:187
  CFG3 \GATEDHSIZE[0]  (
	.A(masterRegAddrSel_1z),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[0]),
	.C(regHSIZE_Z[0]),
	.Y(M0GATEDHSIZE_0)
);
defparam \GATEDHSIZE[0] .INIT=8'hE4;
// @30:187
  CFG3 GATEDHTRANS (
	.A(masterRegAddrSel_1z),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.C(regHTRANS_Z),
	.Y(GATEDHTRANS_1z)
);
defparam GATEDHTRANS.INIT=8'hE4;
// @30:258
  CFG2 \HRDATA_3_i_a4_0[0]  (
	.A(N_334),
	.B(iFLASHCSN),
	.Y(N_443)
);
defparam \HRDATA_3_i_a4_0[0] .INIT=4'h1;
// @30:258
  CFG3 \HRDATA_3_i_a4_2[0]  (
	.A(HsizeReg[0]),
	.B(iFLASHCSN),
	.C(HsizeReg[1]),
	.Y(N_450)
);
defparam \HRDATA_3_i_a4_2[0] .INIT=8'h02;
// @30:564
  CFG4 masterAddrClockEnable6_1_0 (
	.A(M0GATEDHADDR[24]),
	.B(M0GATEDHADDR[25]),
	.C(m0s0AddrSel),
	.D(SADDRSEL_2_Z[1]),
	.Y(masterAddrClockEnable6_1_0_Z)
);
defparam masterAddrClockEnable6_1_0.INIT=16'h1000;
// @30:218
  CFG4 \SADDRSEL[7]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_0_Z[4]),
	.C(M0GATEDHADDR[25]),
	.D(M0GATEDHADDR_0),
	.Y(SADDRSEL_Z[7])
);
defparam \SADDRSEL[7] .INIT=16'h0080;
// @30:218
  CFG4 \SADDRSEL[11]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_0_Z[10]),
	.C(M0GATEDHADDR[25]),
	.D(M0GATEDHADDR_0),
	.Y(SADDRSEL_Z[11])
);
defparam \SADDRSEL[11] .INIT=16'h8000;
// @30:218
  CFG4 \SADDRSEL[4]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_0_Z[4]),
	.C(M0GATEDHADDR[25]),
	.D(M0GATEDHADDR_0),
	.Y(SADDRSEL_Z[4])
);
defparam \SADDRSEL[4] .INIT=16'h0004;
// @30:258
  CFG4 \HRDATA_3_i_o2_0[24]  (
	.A(HaddrReg[0]),
	.B(HsizeReg[1]),
	.C(iFLASHCSN),
	.D(HsizeReg[0]),
	.Y(N_265)
);
defparam \HRDATA_3_i_o2_0[24] .INIT=16'hFCE0;
// @30:218
  CFG4 \SADDRSEL[10]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_0_Z[10]),
	.C(M0GATEDHADDR[25]),
	.D(M0GATEDHADDR_0),
	.Y(SADDRSEL_Z[10])
);
defparam \SADDRSEL[10] .INIT=16'h4000;
// @30:218
  CFG4 \SADDRSEL[12]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_0_Z[4]),
	.C(M0GATEDHADDR[25]),
	.D(M0GATEDHADDR_0),
	.Y(SADDRSEL_Z[12])
);
defparam \SADDRSEL[12] .INIT=16'h0400;
// @30:218
  CFG4 \SADDRSEL[15]  (
	.A(M0GATEDHADDR[24]),
	.B(SADDRSEL_0_Z[4]),
	.C(M0GATEDHADDR[25]),
	.D(M0GATEDHADDR_0),
	.Y(SADDRSEL_Z[15])
);
defparam \SADDRSEL[15] .INIT=16'h8000;
// @30:218
  CFG4 \SADDRSEL[0]  (
	.A(M0GATEDHADDR[25]),
	.B(GATEDHTRANS_1z),
	.C(M0GATEDHADDR[24]),
	.D(SADDRSEL_2_Z[1]),
	.Y(m0s0AddrSel)
);
defparam \SADDRSEL[0] .INIT=16'h0400;
// @30:258
  CFG4 \HRDATA_3_i_o2[0]  (
	.A(HaddrReg[0]),
	.B(HsizeReg[1]),
	.C(iFLASHCSN),
	.D(HsizeReg[0]),
	.Y(N_214)
);
defparam \HRDATA_3_i_o2[0] .INIT=16'hFC13;
// @30:258
  CFG4 \HRDATA_3_i_o2[8]  (
	.A(HaddrReg[0]),
	.B(HsizeReg[1]),
	.C(iFLASHCSN),
	.D(HsizeReg[0]),
	.Y(N_222)
);
defparam \HRDATA_3_i_o2[8] .INIT=16'hFC20;
// @30:258
  CFG4 \HRDATA_3_i_o4[8]  (
	.A(HaddrReg[0]),
	.B(HsizeReg[1]),
	.C(iFLASHCSN),
	.D(HsizeReg[0]),
	.Y(N_212)
);
defparam \HRDATA_3_i_o4[8] .INIT=16'h0313;
// @30:258
  CFG4 \HRDATA_3_i_a4_3[0]  (
	.A(HaddrReg[0]),
	.B(HsizeReg[1]),
	.C(iFLASHCSN),
	.D(HsizeReg[0]),
	.Y(N_453)
);
defparam \HRDATA_3_i_a4_3[0] .INIT=16'h0020;
// @30:258
  CFG4 \HRDATA_3_i_0[0]  (
	.A(iFLASHCSN),
	.B(N_334),
	.C(MEMDATAInReg[8]),
	.D(MEMDATAInReg[16]),
	.Y(HRDATA_3_i_0_Z[0])
);
defparam \HRDATA_3_i_0[0] .INIT=16'h0123;
// @30:258
  CFG4 \HRDATA_3_i_0[2]  (
	.A(iFLASHCSN),
	.B(N_334),
	.C(MEMDATAInReg[10]),
	.D(MEMDATAInReg[18]),
	.Y(HRDATA_3_i_0_Z[2])
);
defparam \HRDATA_3_i_0[2] .INIT=16'h0123;
// @30:258
  CFG4 \HRDATA_3_i_0[3]  (
	.A(iFLASHCSN),
	.B(N_334),
	.C(MEMDATAInReg[11]),
	.D(MEMDATAInReg[19]),
	.Y(HRDATA_3_i_0_Z[3])
);
defparam \HRDATA_3_i_0[3] .INIT=16'h0123;
// @30:258
  CFG4 \HRDATA_3_i_0[7]  (
	.A(iFLASHCSN),
	.B(N_334),
	.C(MEMDATAInReg[15]),
	.D(MEMDATAInReg[23]),
	.Y(HRDATA_3_i_0_Z[7])
);
defparam \HRDATA_3_i_0[7] .INIT=16'h0123;
// @30:258
  CFG4 \HRDATA_3_i_0[6]  (
	.A(iFLASHCSN),
	.B(N_334),
	.C(MEMDATAInReg[14]),
	.D(MEMDATAInReg[22]),
	.Y(HRDATA_3_i_0_Z[6])
);
defparam \HRDATA_3_i_0[6] .INIT=16'h0123;
// @30:258
  CFG4 \HRDATA_3_i_0[4]  (
	.A(iFLASHCSN),
	.B(N_334),
	.C(MEMDATAInReg[12]),
	.D(MEMDATAInReg[20]),
	.Y(HRDATA_3_i_0_Z[4])
);
defparam \HRDATA_3_i_0[4] .INIT=16'h0123;
// @30:258
  CFG4 \HRDATA_3_i_0[5]  (
	.A(iFLASHCSN),
	.B(N_334),
	.C(MEMDATAInReg[13]),
	.D(MEMDATAInReg[21]),
	.Y(HRDATA_3_i_0_Z[5])
);
defparam \HRDATA_3_i_0[5] .INIT=16'h0123;
// @30:564
  CFG3 masterAddrClockEnable6_1 (
	.A(popfeedthru_unused),
	.B(masterAddrClockEnable6_1_0_Z),
	.C(masterAddrInProg_0),
	.Y(addrRegSMNextState)
);
defparam masterAddrClockEnable6_1.INIT=8'h4C;
// @30:258
  CFG2 \HRDATA_3_i_a3_1[0]  (
	.A(net_0[8]),
	.B(N_453),
	.Y(N_336)
);
defparam \HRDATA_3_i_a3_1[0] .INIT=4'h4;
// @30:258
  CFG2 \HRDATA_3_i_a3_3[5]  (
	.A(net_0[13]),
	.B(N_453),
	.Y(N_343)
);
defparam \HRDATA_3_i_a3_3[5] .INIT=4'h4;
// @30:258
  CFG2 \HRDATA_3_i_a3_1[22]  (
	.A(net_0[14]),
	.B(N_453),
	.Y(N_360)
);
defparam \HRDATA_3_i_a3_1[22] .INIT=4'h4;
// @30:258
  CFG2 \HRDATA_3_i_a3_1[23]  (
	.A(net_0[15]),
	.B(N_453),
	.Y(N_363)
);
defparam \HRDATA_3_i_a3_1[23] .INIT=4'h4;
// @30:258
  CFG2 \HRDATA_3_i_a3[2]  (
	.A(net_0[2]),
	.B(N_214),
	.Y(N_372)
);
defparam \HRDATA_3_i_a3[2] .INIT=4'h4;
// @30:258
  CFG2 \HRDATA_3_i_a3_3[4]  (
	.A(net_0[12]),
	.B(N_453),
	.Y(N_385)
);
defparam \HRDATA_3_i_a3_3[4] .INIT=4'h4;
// @30:258
  CFG2 \HRDATA_3_i_a3_1[10]  (
	.A(net_0[2]),
	.B(N_212),
	.Y(N_399)
);
defparam \HRDATA_3_i_a3_1[10] .INIT=4'h4;
// @30:258
  CFG3 \HRDATA_3_i_o2_0[16]  (
	.A(HsizeReg[1]),
	.B(iFLASHCSN),
	.C(N_214),
	.Y(N_223)
);
defparam \HRDATA_3_i_o2_0[16] .INIT=8'hF8;
// @30:258
  CFG3 \HRDATA_3_i_o3[0]  (
	.A(N_450),
	.B(MDATASEL_0),
	.C(HaddrReg[1]),
	.Y(N_216)
);
defparam \HRDATA_3_i_o3[0] .INIT=8'hB3;
// @30:258
  CFG3 \HRDATA_3_i_o3[16]  (
	.A(N_450),
	.B(MDATASEL_0),
	.C(HaddrReg[1]),
	.Y(N_215)
);
defparam \HRDATA_3_i_o3[16] .INIT=8'h3B;
// @30:258
  CFG2 \HRDATA_3_i_a3[3]  (
	.A(net_0[3]),
	.B(N_214),
	.Y(N_376)
);
defparam \HRDATA_3_i_a3[3] .INIT=4'h4;
// @30:258
  CFG4 \HRDATA_3_i_0[17]  (
	.A(N_443),
	.B(N_215),
	.C(MEMDATAInReg[25]),
	.D(N_450),
	.Y(HRDATA_3_i_0_Z[17])
);
defparam \HRDATA_3_i_0[17] .INIT=16'hCFCE;
// @30:258
  CFG4 \HRDATA_3_i_0[18]  (
	.A(N_443),
	.B(N_215),
	.C(MEMDATAInReg[26]),
	.D(N_450),
	.Y(HRDATA_3_i_0_Z[18])
);
defparam \HRDATA_3_i_0[18] .INIT=16'hCFCE;
// @30:258
  CFG4 \HRDATA_3_i_0[19]  (
	.A(N_443),
	.B(N_215),
	.C(MEMDATAInReg[27]),
	.D(N_450),
	.Y(HRDATA_3_i_0_Z[19])
);
defparam \HRDATA_3_i_0[19] .INIT=16'hCFCE;
// @30:258
  CFG4 \HRDATA_3_i_0[16]  (
	.A(N_443),
	.B(N_215),
	.C(MEMDATAInReg[24]),
	.D(N_450),
	.Y(HRDATA_3_i_0_Z[16])
);
defparam \HRDATA_3_i_0[16] .INIT=16'hCFCE;
// @30:258
  CFG4 \HRDATA_3_i_0[23]  (
	.A(N_443),
	.B(N_215),
	.C(MEMDATAInReg[31]),
	.D(N_450),
	.Y(HRDATA_3_i_0_Z[23])
);
defparam \HRDATA_3_i_0[23] .INIT=16'hCFCE;
// @30:258
  CFG4 \HRDATA_3_i_0[21]  (
	.A(N_443),
	.B(N_215),
	.C(MEMDATAInReg[29]),
	.D(N_450),
	.Y(HRDATA_3_i_0_Z[21])
);
defparam \HRDATA_3_i_0[21] .INIT=16'hCFCE;
// @30:258
  CFG4 \HRDATA_3_i_0[20]  (
	.A(N_443),
	.B(N_215),
	.C(MEMDATAInReg[28]),
	.D(N_450),
	.Y(HRDATA_3_i_0_Z[20])
);
defparam \HRDATA_3_i_0[20] .INIT=16'hCFCE;
// @30:258
  CFG4 \HRDATA_3_i_0[22]  (
	.A(N_443),
	.B(N_215),
	.C(MEMDATAInReg[30]),
	.D(N_450),
	.Y(HRDATA_3_i_0_Z[22])
);
defparam \HRDATA_3_i_0[22] .INIT=16'hCFCE;
// @30:258
  CFG2 \HRDATA_3_i_a3[18]  (
	.A(net_0[2]),
	.B(N_223),
	.Y(N_355)
);
defparam \HRDATA_3_i_a3[18] .INIT=4'h4;
// @30:258
  CFG2 \HRDATA_3_i_a3[19]  (
	.A(net_0[3]),
	.B(N_223),
	.Y(N_412)
);
defparam \HRDATA_3_i_a3[19] .INIT=4'h4;
// @30:9
  CFG3 un1_SDATASELInt_17_0_a3 (
	.A(defSlaveSMNextState_i_a2_12),
	.B(MDATASEL_0),
	.C(defSlaveSMNextState_i_a2_11),
	.Y(un1_SDATASELInt_17_i)
);
defparam un1_SDATASELInt_17_0_a3.INIT=8'h20;
// @30:258
  CFG4 \HRDATA_3_i_2[0]  (
	.A(N_450),
	.B(N_216),
	.C(MEMDATAInReg[24]),
	.D(HRDATA_3_i_0_Z[0]),
	.Y(HRDATA_3_i_2_Z[0])
);
defparam \HRDATA_3_i_2[0] .INIT=16'hFFCE;
// @30:258
  CFG4 \HRDATA_3_i_2[2]  (
	.A(N_450),
	.B(N_216),
	.C(MEMDATAInReg[26]),
	.D(HRDATA_3_i_0_Z[2]),
	.Y(HRDATA_3_i_2_Z[2])
);
defparam \HRDATA_3_i_2[2] .INIT=16'hFFCE;
// @30:258
  CFG4 \HRDATA_3_i_2[3]  (
	.A(N_450),
	.B(N_216),
	.C(MEMDATAInReg[27]),
	.D(HRDATA_3_i_0_Z[3]),
	.Y(HRDATA_3_i_2_Z[3])
);
defparam \HRDATA_3_i_2[3] .INIT=16'hFFCE;
// @30:258
  CFG4 \HRDATA_3_i_1[10]  (
	.A(N_334),
	.B(MEMDATAInReg_7_i_m2_1),
	.C(N_216),
	.D(N_399),
	.Y(HRDATA_3_i_1_Z[10])
);
defparam \HRDATA_3_i_1[10] .INIT=16'hFFF1;
// @30:258
  CFG4 \HRDATA_3_i_2[7]  (
	.A(N_450),
	.B(N_216),
	.C(MEMDATAInReg[31]),
	.D(HRDATA_3_i_0_Z[7]),
	.Y(HRDATA_3_i_2_Z[7])
);
defparam \HRDATA_3_i_2[7] .INIT=16'hFFCE;
// @30:258
  CFG4 \HRDATA_3_i_2[6]  (
	.A(N_450),
	.B(N_216),
	.C(MEMDATAInReg[30]),
	.D(HRDATA_3_i_0_Z[6]),
	.Y(HRDATA_3_i_2_Z[6])
);
defparam \HRDATA_3_i_2[6] .INIT=16'hFFCE;
// @30:258
  CFG4 \HRDATA_3_i_2[4]  (
	.A(N_450),
	.B(N_216),
	.C(MEMDATAInReg[28]),
	.D(HRDATA_3_i_0_Z[4]),
	.Y(HRDATA_3_i_2_Z[4])
);
defparam \HRDATA_3_i_2[4] .INIT=16'hFFCE;
// @30:258
  CFG4 \HRDATA_3_i_2[5]  (
	.A(N_450),
	.B(N_216),
	.C(MEMDATAInReg[29]),
	.D(HRDATA_3_i_0_Z[5]),
	.Y(HRDATA_3_i_2_Z[5])
);
defparam \HRDATA_3_i_2[5] .INIT=16'hFFCE;
// @30:258
  CFG4 HREADY_M_pre_20_iv_i_0_tz (
	.A(defSlaveSMCurrentState),
	.B(defSlaveSMNextState_i_a2_11),
	.C(defSlaveSMNextState_i_a2_12),
	.D(un1_SDATASELInt_18_i),
	.Y(N_264_tz)
);
defparam HREADY_M_pre_20_iv_i_0_tz.INIT=16'hFFEA;
// @30:258
  CFG4 HREADY_M_pre_20_iv_i_0 (
	.A(masterDataInProg_0),
	.B(N_264_tz),
	.C(MDATASEL_0),
	.D(popfeedthru_unused),
	.Y(HREADY_M_pre_20_iv_i_0_1z)
);
defparam HREADY_M_pre_20_iv_i_0.INIT=16'h8C0C;
// @25:263
  CFG4 un1_SDATASELInt_18_RNIKHLDN (
	.A(defSlaveSMCurrentState),
	.B(defSlaveSMNextState_i_a2_11),
	.C(defSlaveSMNextState_i_a2_12),
	.D(un1_SDATASELInt_18_i),
	.Y(N_262_i_0)
);
defparam un1_SDATASELInt_18_RNIKHLDN.INIT=16'h00BF;
// @25:263
  CFG4 \HRDATA_3_i_o2_0_RNI5JMVA1[24]  (
	.A(N_265),
	.B(N_215),
	.C(net_0[15]),
	.D(net_0[7]),
	.Y(N_261_i_0)
);
defparam \HRDATA_3_i_o2_0_RNI5JMVA1[24] .INIT=16'h3120;
// @25:263
  CFG4 \HRDATA_3_i_o2_0_RNI0EMVA1[24]  (
	.A(N_215),
	.B(N_265),
	.C(net_0[14]),
	.D(net_0[6]),
	.Y(N_177_i)
);
defparam \HRDATA_3_i_o2_0_RNI0EMVA1[24] .INIT=16'h5140;
// @25:263
  CFG4 \HRDATA_3_i_o2_0_RNIR8MVA1[24]  (
	.A(N_215),
	.B(N_265),
	.C(net_0[13]),
	.D(net_0[5]),
	.Y(N_260_i_0)
);
defparam \HRDATA_3_i_o2_0_RNIR8MVA1[24] .INIT=16'h5140;
// @25:263
  CFG4 \HRDATA_3_i_o2_0_RNIM3MVA1[24]  (
	.A(N_215),
	.B(N_265),
	.C(net_0[12]),
	.D(net_0[4]),
	.Y(N_259_i_0)
);
defparam \HRDATA_3_i_o2_0_RNIM3MVA1[24] .INIT=16'h5140;
// @25:263
  CFG4 \HRDATA_3_i_o2_0_RNIK0CUK1[24]  (
	.A(N_265),
	.B(N_215),
	.C(net_0[0]),
	.D(net_0[8]),
	.Y(N_239_i)
);
defparam \HRDATA_3_i_o2_0_RNIK0CUK1[24] .INIT=16'h3210;
// @27:155
  CFG3 HREADY_M_pre_20_iv_i_0_tz_RNI4CQQF (
	.A(MDATASEL_0),
	.B(popfeedthru_unused),
	.C(N_264_tz),
	.Y(PREVDATASLAVEREADY_20_iv_i)
);
defparam HREADY_M_pre_20_iv_i_0_tz_RNI4CQQF.INIT=8'hD0;
// @25:263
  CFG4 \HRDATA_3_i_0_RNIPI37M[23]  (
	.A(net_0[7]),
	.B(N_363),
	.C(N_223),
	.D(HRDATA_3_i_0_Z[23]),
	.Y(N_238_i)
);
defparam \HRDATA_3_i_0_RNIPI37M[23] .INIT=16'h0023;
// @25:263
  CFG4 \HRDATA_3_i_0_RNILE37M[22]  (
	.A(net_0[6]),
	.B(N_360),
	.C(N_223),
	.D(HRDATA_3_i_0_Z[22]),
	.Y(N_237_i)
);
defparam \HRDATA_3_i_0_RNILE37M[22] .INIT=16'h0023;
// @25:263
  CFG4 \HRDATA_3_i_0_RNI5RMHR[21]  (
	.A(net_0[5]),
	.B(N_343),
	.C(N_223),
	.D(HRDATA_3_i_0_Z[21]),
	.Y(N_256_i)
);
defparam \HRDATA_3_i_0_RNI5RMHR[21] .INIT=16'h0023;
// @25:263
  CFG4 \HRDATA_3_i_0_RNI1NMHR[20]  (
	.A(net_0[4]),
	.B(N_385),
	.C(N_223),
	.D(HRDATA_3_i_0_Z[20]),
	.Y(N_255_i)
);
defparam \HRDATA_3_i_0_RNI1NMHR[20] .INIT=16'h0023;
// @25:263
  CFG4 \HRDATA_3_i_0_RNIO8FFR[16]  (
	.A(net_0[0]),
	.B(N_336),
	.C(N_223),
	.D(HRDATA_3_i_0_Z[16]),
	.Y(N_235_i)
);
defparam \HRDATA_3_i_0_RNIO8FFR[16] .INIT=16'h0023;
// @25:263
  CFG4 \HRDATA_3_i_2_RNI7H9VL[7]  (
	.A(net_0[7]),
	.B(N_363),
	.C(N_214),
	.D(HRDATA_3_i_2_Z[7]),
	.Y(N_247_i)
);
defparam \HRDATA_3_i_2_RNI7H9VL[7] .INIT=16'h0023;
// @25:263
  CFG4 \HRDATA_3_i_2_RNI3D9VL[6]  (
	.A(net_0[6]),
	.B(N_360),
	.C(N_214),
	.D(HRDATA_3_i_2_Z[6]),
	.Y(N_246_i)
);
defparam \HRDATA_3_i_2_RNI3D9VL[6] .INIT=16'h0023;
// @25:263
  CFG4 \HRDATA_3_i_2_RNIJPS9R[5]  (
	.A(net_0[5]),
	.B(N_343),
	.C(N_214),
	.D(HRDATA_3_i_2_Z[5]),
	.Y(N_232_i)
);
defparam \HRDATA_3_i_2_RNIJPS9R[5] .INIT=16'h0023;
// @25:263
  CFG4 \HRDATA_3_i_2_RNIFLS9R[4]  (
	.A(net_0[4]),
	.B(N_385),
	.C(N_214),
	.D(HRDATA_3_i_2_Z[4]),
	.Y(N_245_i)
);
defparam \HRDATA_3_i_2_RNIFLS9R[4] .INIT=16'h0023;
// @25:263
  CFG4 \HRDATA_3_i_2_RNITUL7R[0]  (
	.A(net_0[0]),
	.B(N_336),
	.C(N_214),
	.D(HRDATA_3_i_2_Z[0]),
	.Y(N_231_i)
);
defparam \HRDATA_3_i_2_RNITUL7R[0] .INIT=16'h0023;
// @30:561
  CFG4 masterAddrClockEnable (
	.A(masterRegAddrSel_1z),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.C(HREADY_M_pre_20_iv_i_0_1z),
	.D(addrRegSMNextState),
	.Y(masterAddrClockEnable_Z)
);
defparam masterAddrClockEnable.INIT=16'h4000;
// @25:263
  CFG4 \HRDATA_3_i_o2_0_RNI4MEOB1[24]  (
	.A(N_265),
	.B(N_215),
	.C(net_0[11]),
	.D(net_0[3]),
	.Y(N_258_i)
);
defparam \HRDATA_3_i_o2_0_RNI4MEOB1[24] .INIT=16'h3120;
// @25:263
  CFG4 \HRDATA_3_i_o2_0_RNIVGEOB1[24]  (
	.A(N_265),
	.B(N_215),
	.C(net_0[10]),
	.D(net_0[2]),
	.Y(N_240_i)
);
defparam \HRDATA_3_i_o2_0_RNIVGEOB1[24] .INIT=16'h3120;
// @25:263
  CFG4 \HRDATA_3_i_a3_RNICOQ301[19]  (
	.A(HRDATA_3_i_0_Z[19]),
	.B(N_453),
	.C(N_412),
	.D(net_0[11]),
	.Y(N_254_i)
);
defparam \HRDATA_3_i_a3_RNICOQ301[19] .INIT=16'h0501;
// @25:263
  CFG4 \HRDATA_3_i_a3_RNI7JQ301[18]  (
	.A(HRDATA_3_i_0_Z[18]),
	.B(N_453),
	.C(N_355),
	.D(net_0[10]),
	.Y(N_35_i)
);
defparam \HRDATA_3_i_a3_RNI7JQ301[18] .INIT=16'h0501;
// @25:263
  CFG4 \HRDATA_3_i_0_RNICSHB74[17]  (
	.A(N_354),
	.B(net_0[1]),
	.C(N_223),
	.D(HRDATA_3_i_0_Z[17]),
	.Y(N_236_i)
);
defparam \HRDATA_3_i_0_RNICSHB74[17] .INIT=16'h0045;
// @25:263
  CFG3 \HRDATA_3_i_1_RNIOVUNS[10]  (
	.A(N_222),
	.B(net_0[10]),
	.C(HRDATA_3_i_1_Z[10]),
	.Y(N_249_i_0)
);
defparam \HRDATA_3_i_1_RNIOVUNS[10] .INIT=8'h0D;
// @25:263
  CFG4 \HRDATA_3_i_a3_RNI07D521[3]  (
	.A(HRDATA_3_i_2_Z[3]),
	.B(N_453),
	.C(N_376),
	.D(net_0[11]),
	.Y(N_244_i)
);
defparam \HRDATA_3_i_a3_RNI07D521[3] .INIT=16'h0501;
// @25:263
  CFG4 \HRDATA_3_i_a3_RNIR1D521[2]  (
	.A(HRDATA_3_i_2_Z[2]),
	.B(N_453),
	.C(N_372),
	.D(net_0[10]),
	.Y(N_243_i)
);
defparam \HRDATA_3_i_a3_RNIR1D521[2] .INIT=16'h0501;
// @30:561
  CFG4 d_masterRegAddrSel (
	.A(masterRegAddrSel_1z),
	.B(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.C(HREADY_M_pre_20_iv_i_0_1z),
	.D(addrRegSMNextState),
	.Y(d_masterRegAddrSel_Z)
);
defparam d_masterRegAddrSel.INIT=16'hEA00;
// @30:639
  COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0 default_slave_sm (
	.SDATASELInt(SDATASELInt_Z[15:1]),
	.defSlaveSMNextState_i_a2_11_1z(defSlaveSMNextState_i_a2_11),
	.defSlaveSMNextState_i_a2_12_1z(defSlaveSMNextState_i_a2_12),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.defSlaveSMCurrentState_1z(defSlaveSMCurrentState)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0 */

module COREAHBLITE_SLAVEARBITER_Z4_0 (
  masterAddrInProg_0,
  popfeedthru_unused,
  m0s0AddrSel,
  teste_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int
)
;
output masterAddrInProg_0 ;
input popfeedthru_unused ;
input m0s0AddrSel ;
input teste_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int ;
wire masterAddrInProg_0 ;
wire popfeedthru_unused ;
wire m0s0AddrSel ;
wire teste_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int ;
wire [13:0] arbRegSMCurrentState_Z;
wire GND ;
wire VCC ;
wire N_90_i ;
wire N_88_i ;
wire N_142 ;
wire N_1042 ;
wire N_564 ;
wire N_563 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
// @26:449
  SLE \arbRegSMCurrentState[13]  (
	.Q(arbRegSMCurrentState_Z[13]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(GND),
	.EN(m0s0AddrSel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:449
  SLE \arbRegSMCurrentState[1]  (
	.Q(arbRegSMCurrentState_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_90_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:449
  SLE \arbRegSMCurrentState[0]  (
	.Q(arbRegSMCurrentState_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_88_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @26:449
  CFG4 \arbRegSMCurrentState_ns_i_a2[0]  (
	.A(arbRegSMCurrentState_Z[13]),
	.B(arbRegSMCurrentState_Z[0]),
	.C(arbRegSMCurrentState_Z[1]),
	.D(m0s0AddrSel),
	.Y(N_142)
);
defparam \arbRegSMCurrentState_ns_i_a2[0] .INIT=16'h0133;
// @27:216
  CFG4 \arbRegSMCurrentState_RNICVHJN[13]  (
	.A(arbRegSMCurrentState_Z[13]),
	.B(arbRegSMCurrentState_Z[0]),
	.C(arbRegSMCurrentState_Z[1]),
	.D(m0s0AddrSel),
	.Y(masterAddrInProg_0)
);
defparam \arbRegSMCurrentState_RNICVHJN[13] .INIT=16'hFECC;
// @26:449
  CFG2 \arbRegSMCurrentState_RNO[0]  (
	.A(N_142),
	.B(popfeedthru_unused),
	.Y(N_88_i)
);
defparam \arbRegSMCurrentState_RNO[0] .INIT=4'h1;
// @26:449
  CFG4 \arbRegSMCurrentState_RNO[1]  (
	.A(m0s0AddrSel),
	.B(N_142),
	.C(arbRegSMCurrentState_Z[1]),
	.D(popfeedthru_unused),
	.Y(N_90_i)
);
defparam \arbRegSMCurrentState_RNO[1] .INIT=16'hF350;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_SLAVEARBITER_Z4_0 */

module COREAHBLITE_SLAVESTAGE_0s_0_0_1 (
  MDATASEL_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_27,
  teste_sb_0_AMBA_SLAVE_0_HADDR_1,
  teste_sb_0_AMBA_SLAVE_0_HADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_11,
  teste_sb_0_AMBA_SLAVE_0_HADDR_10,
  teste_sb_0_AMBA_SLAVE_0_HADDR_9,
  teste_sb_0_AMBA_SLAVE_0_HADDR_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8,
  regHADDR_1,
  regHADDR_0,
  regHADDR_11,
  regHADDR_10,
  regHADDR_9,
  regHADDR_8,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA,
  M0GATEDHADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0,
  regHSIZE_0,
  masterAddrInProg_0,
  masterDataInProg_0,
  m0s0AddrSel,
  un1_HTRANS_0_1z,
  N_264_tz,
  teste_sb_0_AMBA_SLAVE_0_HWRITE,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  regHWRITE,
  masterRegAddrSel,
  popfeedthru_unused,
  teste_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int
)
;
input MDATASEL_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_27 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_11 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
input regHADDR_1 ;
input regHADDR_0 ;
input regHADDR_11 ;
input regHADDR_10 ;
input regHADDR_9 ;
input regHADDR_8 ;
output teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
output [31:0] teste_sb_0_AMBA_SLAVE_0_HWDATA ;
input [31:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA ;
input M0GATEDHADDR_0 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0 ;
output teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0 ;
input regHSIZE_0 ;
output masterAddrInProg_0 ;
output masterDataInProg_0 ;
input m0s0AddrSel ;
output un1_HTRANS_0_1z ;
input N_264_tz ;
output teste_sb_0_AMBA_SLAVE_0_HWRITE ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
input regHWRITE ;
input masterRegAddrSel ;
input popfeedthru_unused ;
input teste_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int ;
wire MDATASEL_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_27 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_11 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
wire regHADDR_1 ;
wire regHADDR_0 ;
wire regHADDR_11 ;
wire regHADDR_10 ;
wire regHADDR_9 ;
wire regHADDR_8 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
wire M0GATEDHADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0 ;
wire regHSIZE_0 ;
wire masterAddrInProg_0 ;
wire masterDataInProg_0 ;
wire m0s0AddrSel ;
wire un1_HTRANS_0_1z ;
wire N_264_tz ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire regHWRITE ;
wire masterRegAddrSel ;
wire popfeedthru_unused ;
wire teste_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int ;
wire VCC ;
wire GND ;
wire N_457 ;
wire N_456 ;
wire N_455 ;
// @27:79
  SLE \masterDataInProg[0]  (
	.Q(masterDataInProg_0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(masterAddrInProg_0),
	.EN(popfeedthru_unused),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:101
  CFG4 \HSIZE_fast[1]  (
	.A(regHSIZE_0),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0)
);
defparam \HSIZE_fast[1] .INIT=16'hB800;
// @27:159
  CFG2 \masterDataInProg_RNITDI17[0]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[9]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0)
);
defparam \masterDataInProg_RNITDI17[0] .INIT=4'h8;
// @27:159
  CFG2 \masterDataInProg_RNITDI17_1[0]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[25]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[25])
);
defparam \masterDataInProg_RNITDI17_1[0] .INIT=4'h8;
// @27:159
  CFG2 \masterDataInProg_RNITDI17_0[0]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[1]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[1])
);
defparam \masterDataInProg_RNITDI17_0[0] .INIT=4'h8;
// @27:101
  CFG2 \HADDR[27]  (
	.A(masterAddrInProg_0),
	.B(M0GATEDHADDR_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR_27)
);
defparam \HADDR[27] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[4]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[4]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[4])
);
defparam \HWDATA[4] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[5]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[5]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[5])
);
defparam \HWDATA[5] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[6]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[6]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[6])
);
defparam \HWDATA[6] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[7]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[7]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[7])
);
defparam \HWDATA[7] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[12]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[12]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[12])
);
defparam \HWDATA[12] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[13]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[13]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[13])
);
defparam \HWDATA[13] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[14]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[14]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[14])
);
defparam \HWDATA[14] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[15]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[15]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[15])
);
defparam \HWDATA[15] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[20]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[20]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[20])
);
defparam \HWDATA[20] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[21]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[21]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[21])
);
defparam \HWDATA[21] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[22]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[22]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[22])
);
defparam \HWDATA[22] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[23]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[23]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[23])
);
defparam \HWDATA[23] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[28]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[28]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[28])
);
defparam \HWDATA[28] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[29]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[29]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[29])
);
defparam \HWDATA[29] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[30]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[30]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[30])
);
defparam \HWDATA[30] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[31]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[31])
);
defparam \HWDATA[31] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[27]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[27]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[27])
);
defparam \HWDATA[27] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[26]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[26]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[26])
);
defparam \HWDATA[26] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[24]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[24]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[24])
);
defparam \HWDATA[24] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[19]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[19]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[19])
);
defparam \HWDATA[19] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[18]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[18]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[18])
);
defparam \HWDATA[18] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[17]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[17]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[17])
);
defparam \HWDATA[17] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[3]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[3]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[3])
);
defparam \HWDATA[3] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[2]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[2]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[2])
);
defparam \HWDATA[2] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[16]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[16]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[16])
);
defparam \HWDATA[16] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[0]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[0]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[0])
);
defparam \HWDATA[0] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[11]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[11]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[11])
);
defparam \HWDATA[11] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[10]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[10]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[10])
);
defparam \HWDATA[10] .INIT=4'h8;
// @27:159
  CFG2 \HWDATA[8]  (
	.A(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[8]),
	.B(masterDataInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWDATA[8])
);
defparam \HWDATA[8] .INIT=4'h8;
// @27:101
  CFG4 HWRITE (
	.A(regHWRITE),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HWRITE)
);
defparam HWRITE.INIT=16'hB800;
// @27:101
  CFG4 \HSIZE[1]  (
	.A(regHSIZE_0),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HSIZE_0)
);
defparam \HSIZE[1] .INIT=16'hB800;
// @27:101
  CFG4 \HADDR[1]  (
	.A(regHADDR_1),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR_1)
);
defparam \HADDR[1] .INIT=16'hB800;
// @27:101
  CFG4 \HADDR[0]  (
	.A(regHADDR_0),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR_0)
);
defparam \HADDR[0] .INIT=16'hB800;
// @27:101
  CFG4 \HADDR[11]  (
	.A(regHADDR_11),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR_11)
);
defparam \HADDR[11] .INIT=16'hB800;
// @27:101
  CFG4 \HADDR[10]  (
	.A(regHADDR_10),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR_10)
);
defparam \HADDR[10] .INIT=16'hB800;
// @27:101
  CFG4 \HADDR[9]  (
	.A(regHADDR_9),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR_9)
);
defparam \HADDR[9] .INIT=16'hB800;
// @27:101
  CFG4 \HADDR[8]  (
	.A(regHADDR_8),
	.B(masterRegAddrSel),
	.C(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8),
	.D(masterAddrInProg_0),
	.Y(teste_sb_0_AMBA_SLAVE_0_HADDR_8)
);
defparam \HADDR[8] .INIT=16'hB800;
// @27:155
  CFG2 un1_HTRANS_0 (
	.A(N_264_tz),
	.B(MDATASEL_0),
	.Y(un1_HTRANS_0_1z)
);
defparam un1_HTRANS_0.INIT=4'hE;
// @27:87
  COREAHBLITE_SLAVEARBITER_Z4_0 slave_arbiter (
	.masterAddrInProg_0(masterAddrInProg_0),
	.popfeedthru_unused(popfeedthru_unused),
	.m0s0AddrSel(m0s0AddrSel),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_SLAVESTAGE_0s_0_0_1 */

module COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s (
  teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA,
  teste_sb_0_AMBA_SLAVE_0_HWDATA,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_27,
  teste_sb_0_AMBA_SLAVE_0_HADDR_1,
  teste_sb_0_AMBA_SLAVE_0_HADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_11,
  teste_sb_0_AMBA_SLAVE_0_HADDR_10,
  teste_sb_0_AMBA_SLAVE_0_HADDR_9,
  teste_sb_0_AMBA_SLAVE_0_HADDR_8,
  M0GATEDHADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE,
  regHADDR_0,
  regHADDR_1,
  regHADDR_2,
  regHADDR_3,
  regHADDR_4,
  regHADDR_5,
  regHADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24,
  MEMDATA_in_0,
  MEMDATAOut_m_0_0,
  M0GATEDHSIZE_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0,
  HsizeReg,
  masterAddrInProg_0,
  HaddrReg,
  MEMDATAInReg,
  MEMDATAInReg_7_i_m2_0,
  MEMDATAInReg_7_i_m2_4,
  MEMDATAInReg_7_i_m2_5,
  MEMDATAInReg_7_i_m2_6,
  MEMDATAInReg_7_i_m2_1,
  masterDataInProg_0,
  net_0,
  teste_sb_0_AMBA_SLAVE_0_HWRITE,
  un1_HTRANS_0,
  masterRegAddrSel,
  MSS_HPMS_READY_int,
  teste_sb_0_FIC_0_CLK,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  GATEDHTRANS,
  mcu_fpga_io_1,
  teste_sb_0_GPIO_0_M2F,
  g2,
  iMEMDATAOEN,
  iFLASHCSN,
  N_334,
  N_242_i,
  N_257_i,
  g1_0,
  N_271,
  N_250_i_0,
  N_248_i,
  N_233_i,
  N_275,
  N_251_i,
  N_270,
  N_234_i,
  N_252_i,
  N_253_i,
  popfeedthru_unused,
  HREADY_M_pre_20_iv_i_0,
  N_262_i_0,
  N_261_i_0,
  N_177_i,
  N_260_i_0,
  N_259_i_0,
  N_239_i,
  N_238_i,
  N_237_i,
  N_256_i,
  N_255_i,
  N_235_i,
  N_247_i,
  N_246_i,
  N_232_i,
  N_245_i,
  N_231_i,
  N_258_i,
  N_240_i,
  N_254_i,
  N_35_i,
  N_236_i,
  N_249_i_0,
  N_244_i,
  N_243_i
)
;
output teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0 ;
input [31:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA ;
output [31:0] teste_sb_0_AMBA_SLAVE_0_HWDATA ;
output teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_27 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_11 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
output M0GATEDHADDR_0 ;
input [1:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE ;
output regHADDR_0 ;
output regHADDR_1 ;
output regHADDR_2 ;
output regHADDR_3 ;
output regHADDR_4 ;
output regHADDR_5 ;
output regHADDR_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
input MEMDATA_in_0 ;
input MEMDATAOut_m_0_0 ;
output M0GATEDHSIZE_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
input [1:0] HsizeReg ;
output masterAddrInProg_0 ;
input [1:0] HaddrReg ;
input [31:8] MEMDATAInReg ;
input MEMDATAInReg_7_i_m2_0 ;
input MEMDATAInReg_7_i_m2_4 ;
input MEMDATAInReg_7_i_m2_5 ;
input MEMDATAInReg_7_i_m2_6 ;
input MEMDATAInReg_7_i_m2_1 ;
output masterDataInProg_0 ;
input [15:0] net_0 ;
output teste_sb_0_AMBA_SLAVE_0_HWRITE ;
output un1_HTRANS_0 ;
output masterRegAddrSel ;
input MSS_HPMS_READY_int ;
input teste_sb_0_FIC_0_CLK ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
output GATEDHTRANS ;
input mcu_fpga_io_1 ;
input teste_sb_0_GPIO_0_M2F ;
input g2 ;
input iMEMDATAOEN ;
input iFLASHCSN ;
input N_334 ;
output N_242_i ;
output N_257_i ;
input g1_0 ;
input N_271 ;
output N_250_i_0 ;
output N_248_i ;
output N_233_i ;
input N_275 ;
output N_251_i ;
input N_270 ;
output N_234_i ;
output N_252_i ;
output N_253_i ;
input popfeedthru_unused ;
output HREADY_M_pre_20_iv_i_0 ;
output N_262_i_0 ;
output N_261_i_0 ;
output N_177_i ;
output N_260_i_0 ;
output N_259_i_0 ;
output N_239_i ;
output N_238_i ;
output N_237_i ;
output N_256_i ;
output N_255_i ;
output N_235_i ;
output N_247_i ;
output N_246_i ;
output N_232_i ;
output N_245_i ;
output N_231_i ;
output N_258_i ;
output N_240_i ;
output N_254_i ;
output N_35_i ;
output N_236_i ;
output N_249_i_0 ;
output N_244_i ;
output N_243_i ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_27 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_11 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
wire M0GATEDHADDR_0 ;
wire regHADDR_0 ;
wire regHADDR_1 ;
wire regHADDR_2 ;
wire regHADDR_3 ;
wire regHADDR_4 ;
wire regHADDR_5 ;
wire regHADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
wire MEMDATA_in_0 ;
wire MEMDATAOut_m_0_0 ;
wire M0GATEDHSIZE_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
wire masterAddrInProg_0 ;
wire MEMDATAInReg_7_i_m2_0 ;
wire MEMDATAInReg_7_i_m2_4 ;
wire MEMDATAInReg_7_i_m2_5 ;
wire MEMDATAInReg_7_i_m2_6 ;
wire MEMDATAInReg_7_i_m2_1 ;
wire masterDataInProg_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire un1_HTRANS_0 ;
wire masterRegAddrSel ;
wire MSS_HPMS_READY_int ;
wire teste_sb_0_FIC_0_CLK ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire GATEDHTRANS ;
wire mcu_fpga_io_1 ;
wire teste_sb_0_GPIO_0_M2F ;
wire g2 ;
wire iMEMDATAOEN ;
wire iFLASHCSN ;
wire N_334 ;
wire N_242_i ;
wire N_257_i ;
wire g1_0 ;
wire N_271 ;
wire N_250_i_0 ;
wire N_248_i ;
wire N_233_i ;
wire N_275 ;
wire N_251_i ;
wire N_270 ;
wire N_234_i ;
wire N_252_i ;
wire N_253_i ;
wire popfeedthru_unused ;
wire HREADY_M_pre_20_iv_i_0 ;
wire N_262_i_0 ;
wire N_261_i_0 ;
wire N_177_i ;
wire N_260_i_0 ;
wire N_259_i_0 ;
wire N_239_i ;
wire N_238_i ;
wire N_237_i ;
wire N_256_i ;
wire N_255_i ;
wire N_235_i ;
wire N_247_i ;
wire N_246_i ;
wire N_232_i ;
wire N_245_i ;
wire N_231_i ;
wire N_258_i ;
wire N_240_i ;
wire N_254_i ;
wire N_35_i ;
wire N_236_i ;
wire N_249_i_0 ;
wire N_244_i ;
wire N_243_i ;
wire [0:0] MDATASEL;
wire [11:0] regHADDR;
wire [1:1] regHSIZE;
wire N_264_tz ;
wire m0s0AddrSel ;
wire regHWRITE ;
wire N_1581 ;
wire GND ;
wire VCC ;
// @31:2639
  COREAHBLITE_MASTERSTAGE_2_1_0_1_0s_0_1_0 masterstage_0 (
	.net_0(net_0[15:0]),
	.masterDataInProg_0(masterDataInProg_0),
	.MEMDATAInReg_7_i_m2_0(MEMDATAInReg_7_i_m2_0),
	.MEMDATAInReg_7_i_m2_4(MEMDATAInReg_7_i_m2_4),
	.MEMDATAInReg_7_i_m2_5(MEMDATAInReg_7_i_m2_5),
	.MEMDATAInReg_7_i_m2_6(MEMDATAInReg_7_i_m2_6),
	.MEMDATAInReg_7_i_m2_1(MEMDATAInReg_7_i_m2_1),
	.MEMDATAInReg(MEMDATAInReg[31:8]),
	.HaddrReg(HaddrReg[1:0]),
	.masterAddrInProg_0(masterAddrInProg_0),
	.HsizeReg(HsizeReg[1:0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.M0GATEDHSIZE_0(M0GATEDHSIZE_0),
	.MEMDATAOut_m_0_0(MEMDATAOut_m_0_0),
	.MEMDATA_in_0(MEMDATA_in_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24),
	.MDATASEL_0(MDATASEL[0]),
	.regHADDR({regHADDR_10, regHADDR[11:8], regHADDR_5, regHADDR_4, regHADDR_3, regHADDR_2, regHADDR_1, regHADDR_0, regHADDR[1:0]}),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.regHSIZE_0(regHSIZE[1]),
	.M0GATEDHADDR_0(M0GATEDHADDR_0),
	.N_243_i(N_243_i),
	.N_244_i(N_244_i),
	.N_249_i_0(N_249_i_0),
	.N_236_i(N_236_i),
	.N_35_i(N_35_i),
	.N_254_i(N_254_i),
	.N_240_i(N_240_i),
	.N_258_i(N_258_i),
	.N_231_i(N_231_i),
	.N_245_i(N_245_i),
	.N_232_i(N_232_i),
	.N_246_i(N_246_i),
	.N_247_i(N_247_i),
	.N_235_i(N_235_i),
	.N_255_i(N_255_i),
	.N_256_i(N_256_i),
	.N_237_i(N_237_i),
	.N_238_i(N_238_i),
	.N_239_i(N_239_i),
	.N_259_i_0(N_259_i_0),
	.N_260_i_0(N_260_i_0),
	.N_177_i(N_177_i),
	.N_261_i_0(N_261_i_0),
	.N_262_i_0(N_262_i_0),
	.HREADY_M_pre_20_iv_i_0_1z(HREADY_M_pre_20_iv_i_0),
	.N_264_tz(N_264_tz),
	.popfeedthru_unused(popfeedthru_unused),
	.m0s0AddrSel(m0s0AddrSel),
	.N_253_i(N_253_i),
	.N_252_i(N_252_i),
	.N_234_i(N_234_i),
	.N_270(N_270),
	.N_251_i(N_251_i),
	.N_275(N_275),
	.N_233_i(N_233_i),
	.N_248_i(N_248_i),
	.N_250_i_0(N_250_i_0),
	.N_271(N_271),
	.g1_0(g1_0),
	.N_257_i(N_257_i),
	.N_242_i(N_242_i),
	.N_334(N_334),
	.iFLASHCSN(iFLASHCSN),
	.iMEMDATAOEN(iMEMDATAOEN),
	.g2(g2),
	.teste_sb_0_GPIO_0_M2F(teste_sb_0_GPIO_0_M2F),
	.mcu_fpga_io_1(mcu_fpga_io_1),
	.GATEDHTRANS_1z(GATEDHTRANS),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.regHWRITE_1z(regHWRITE),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.masterRegAddrSel_1z(masterRegAddrSel)
);
// @31:2890
  COREAHBLITE_SLAVESTAGE_0s_0_0_1 slavestage_0 (
	.MDATASEL_0(MDATASEL[0]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_27(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_1(teste_sb_0_AMBA_SLAVE_0_HADDR_1),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_0(teste_sb_0_AMBA_SLAVE_0_HADDR_0),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_11(teste_sb_0_AMBA_SLAVE_0_HADDR_11),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_10(teste_sb_0_AMBA_SLAVE_0_HADDR_10),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_9(teste_sb_0_AMBA_SLAVE_0_HADDR_9),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_8(teste_sb_0_AMBA_SLAVE_0_HADDR_8),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8),
	.regHADDR_1(regHADDR[1]),
	.regHADDR_0(regHADDR[0]),
	.regHADDR_11(regHADDR[11]),
	.regHADDR_10(regHADDR[10]),
	.regHADDR_9(regHADDR[9]),
	.regHADDR_8(regHADDR[8]),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_0),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA({teste_sb_0_AMBA_SLAVE_0_HWDATA[31:10], N_1581, teste_sb_0_AMBA_SLAVE_0_HWDATA[8:0]}),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31:0]),
	.M0GATEDHADDR_0(M0GATEDHADDR_0),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0(teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1]),
	.regHSIZE_0(regHSIZE[1]),
	.masterAddrInProg_0(masterAddrInProg_0),
	.masterDataInProg_0(masterDataInProg_0),
	.m0s0AddrSel(m0s0AddrSel),
	.un1_HTRANS_0_1z(un1_HTRANS_0),
	.N_264_tz(N_264_tz),
	.teste_sb_0_AMBA_SLAVE_0_HWRITE(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.regHWRITE(regHWRITE),
	.masterRegAddrSel(masterRegAddrSel),
	.popfeedthru_unused(popfeedthru_unused),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s */

module CoreAHBLite_Z5 (
  net_0,
  masterDataInProg_0,
  MEMDATAInReg_7_i_m2_0,
  MEMDATAInReg_7_i_m2_4,
  MEMDATAInReg_7_i_m2_5,
  MEMDATAInReg_7_i_m2_6,
  MEMDATAInReg_7_i_m2_1,
  MEMDATAInReg,
  HaddrReg,
  masterAddrInProg_0,
  HsizeReg,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0,
  M0GATEDHSIZE_0,
  MEMDATAOut_m_0_0,
  MEMDATA_in_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24,
  regHADDR_0,
  regHADDR_1,
  regHADDR_2,
  regHADDR_3,
  regHADDR_4,
  regHADDR_5,
  regHADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE,
  M0GATEDHADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_27,
  teste_sb_0_AMBA_SLAVE_0_HADDR_1,
  teste_sb_0_AMBA_SLAVE_0_HADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_11,
  teste_sb_0_AMBA_SLAVE_0_HADDR_10,
  teste_sb_0_AMBA_SLAVE_0_HADDR_9,
  teste_sb_0_AMBA_SLAVE_0_HADDR_8,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0,
  N_243_i,
  N_244_i,
  N_249_i_0,
  N_236_i,
  N_35_i,
  N_254_i,
  N_240_i,
  N_258_i,
  N_231_i,
  N_245_i,
  N_232_i,
  N_246_i,
  N_247_i,
  N_235_i,
  N_255_i,
  N_256_i,
  N_237_i,
  N_238_i,
  N_239_i,
  N_259_i_0,
  N_260_i_0,
  N_177_i,
  N_261_i_0,
  N_262_i_0,
  HREADY_M_pre_20_iv_i_0,
  popfeedthru_unused,
  N_253_i,
  N_252_i,
  N_234_i,
  N_270,
  N_251_i,
  N_275,
  N_233_i,
  N_248_i,
  N_250_i_0,
  N_271,
  g1_0,
  N_257_i,
  N_242_i,
  N_334,
  iFLASHCSN,
  iMEMDATAOEN,
  g2,
  teste_sb_0_GPIO_0_M2F,
  mcu_fpga_io_1,
  GATEDHTRANS,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  teste_sb_0_FIC_0_CLK,
  MSS_HPMS_READY_int,
  masterRegAddrSel,
  un1_HTRANS_0,
  teste_sb_0_AMBA_SLAVE_0_HWRITE
)
;
input [15:0] net_0 ;
output masterDataInProg_0 ;
input MEMDATAInReg_7_i_m2_0 ;
input MEMDATAInReg_7_i_m2_4 ;
input MEMDATAInReg_7_i_m2_5 ;
input MEMDATAInReg_7_i_m2_6 ;
input MEMDATAInReg_7_i_m2_1 ;
input [31:8] MEMDATAInReg ;
input [1:0] HaddrReg ;
output masterAddrInProg_0 ;
input [1:0] HsizeReg ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
output M0GATEDHSIZE_0 ;
input MEMDATAOut_m_0_0 ;
input MEMDATA_in_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
output regHADDR_0 ;
output regHADDR_1 ;
output regHADDR_2 ;
output regHADDR_3 ;
output regHADDR_4 ;
output regHADDR_5 ;
output regHADDR_10 ;
input [1:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE ;
output M0GATEDHADDR_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_27 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_11 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
output teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
output [31:0] teste_sb_0_AMBA_SLAVE_0_HWDATA ;
input [31:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0 ;
output teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0 ;
output N_243_i ;
output N_244_i ;
output N_249_i_0 ;
output N_236_i ;
output N_35_i ;
output N_254_i ;
output N_240_i ;
output N_258_i ;
output N_231_i ;
output N_245_i ;
output N_232_i ;
output N_246_i ;
output N_247_i ;
output N_235_i ;
output N_255_i ;
output N_256_i ;
output N_237_i ;
output N_238_i ;
output N_239_i ;
output N_259_i_0 ;
output N_260_i_0 ;
output N_177_i ;
output N_261_i_0 ;
output N_262_i_0 ;
output HREADY_M_pre_20_iv_i_0 ;
input popfeedthru_unused ;
output N_253_i ;
output N_252_i ;
output N_234_i ;
input N_270 ;
output N_251_i ;
input N_275 ;
output N_233_i ;
output N_248_i ;
output N_250_i_0 ;
input N_271 ;
input g1_0 ;
output N_257_i ;
output N_242_i ;
input N_334 ;
input iFLASHCSN ;
input iMEMDATAOEN ;
input g2 ;
input teste_sb_0_GPIO_0_M2F ;
input mcu_fpga_io_1 ;
output GATEDHTRANS ;
input teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
input teste_sb_0_FIC_0_CLK ;
input MSS_HPMS_READY_int ;
output masterRegAddrSel ;
output un1_HTRANS_0 ;
output teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire masterDataInProg_0 ;
wire MEMDATAInReg_7_i_m2_0 ;
wire MEMDATAInReg_7_i_m2_4 ;
wire MEMDATAInReg_7_i_m2_5 ;
wire MEMDATAInReg_7_i_m2_6 ;
wire MEMDATAInReg_7_i_m2_1 ;
wire masterAddrInProg_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
wire M0GATEDHSIZE_0 ;
wire MEMDATAOut_m_0_0 ;
wire MEMDATA_in_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
wire regHADDR_0 ;
wire regHADDR_1 ;
wire regHADDR_2 ;
wire regHADDR_3 ;
wire regHADDR_4 ;
wire regHADDR_5 ;
wire regHADDR_10 ;
wire M0GATEDHADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_27 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_11 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0 ;
wire N_243_i ;
wire N_244_i ;
wire N_249_i_0 ;
wire N_236_i ;
wire N_35_i ;
wire N_254_i ;
wire N_240_i ;
wire N_258_i ;
wire N_231_i ;
wire N_245_i ;
wire N_232_i ;
wire N_246_i ;
wire N_247_i ;
wire N_235_i ;
wire N_255_i ;
wire N_256_i ;
wire N_237_i ;
wire N_238_i ;
wire N_239_i ;
wire N_259_i_0 ;
wire N_260_i_0 ;
wire N_177_i ;
wire N_261_i_0 ;
wire N_262_i_0 ;
wire HREADY_M_pre_20_iv_i_0 ;
wire popfeedthru_unused ;
wire N_253_i ;
wire N_252_i ;
wire N_234_i ;
wire N_270 ;
wire N_251_i ;
wire N_275 ;
wire N_233_i ;
wire N_248_i ;
wire N_250_i_0 ;
wire N_271 ;
wire g1_0 ;
wire N_257_i ;
wire N_242_i ;
wire N_334 ;
wire iFLASHCSN ;
wire iMEMDATAOEN ;
wire g2 ;
wire teste_sb_0_GPIO_0_M2F ;
wire mcu_fpga_io_1 ;
wire GATEDHTRANS ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire teste_sb_0_FIC_0_CLK ;
wire MSS_HPMS_READY_int ;
wire masterRegAddrSel ;
wire un1_HTRANS_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire N_1582 ;
wire GND ;
wire VCC ;
// @32:541
  COREAHBLITE_MATRIX4X16_2_1_0_1_0_0_0_0s matrix4x16 (
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0(teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31:0]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA({teste_sb_0_AMBA_SLAVE_0_HWDATA[31:10], N_1582, teste_sb_0_AMBA_SLAVE_0_HWDATA[8:0]}),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_0),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_27(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_1(teste_sb_0_AMBA_SLAVE_0_HADDR_1),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_0(teste_sb_0_AMBA_SLAVE_0_HADDR_0),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_11(teste_sb_0_AMBA_SLAVE_0_HADDR_11),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_10(teste_sb_0_AMBA_SLAVE_0_HADDR_10),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_9(teste_sb_0_AMBA_SLAVE_0_HADDR_9),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_8(teste_sb_0_AMBA_SLAVE_0_HADDR_8),
	.M0GATEDHADDR_0(M0GATEDHADDR_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.regHADDR_0(regHADDR_0),
	.regHADDR_1(regHADDR_1),
	.regHADDR_2(regHADDR_2),
	.regHADDR_3(regHADDR_3),
	.regHADDR_4(regHADDR_4),
	.regHADDR_5(regHADDR_5),
	.regHADDR_10(regHADDR_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24),
	.MEMDATA_in_0(MEMDATA_in_0),
	.MEMDATAOut_m_0_0(MEMDATAOut_m_0_0),
	.M0GATEDHSIZE_0(M0GATEDHSIZE_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.HsizeReg(HsizeReg[1:0]),
	.masterAddrInProg_0(masterAddrInProg_0),
	.HaddrReg(HaddrReg[1:0]),
	.MEMDATAInReg(MEMDATAInReg[31:8]),
	.MEMDATAInReg_7_i_m2_0(MEMDATAInReg_7_i_m2_0),
	.MEMDATAInReg_7_i_m2_4(MEMDATAInReg_7_i_m2_4),
	.MEMDATAInReg_7_i_m2_5(MEMDATAInReg_7_i_m2_5),
	.MEMDATAInReg_7_i_m2_6(MEMDATAInReg_7_i_m2_6),
	.MEMDATAInReg_7_i_m2_1(MEMDATAInReg_7_i_m2_1),
	.masterDataInProg_0(masterDataInProg_0),
	.net_0(net_0[15:0]),
	.teste_sb_0_AMBA_SLAVE_0_HWRITE(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.un1_HTRANS_0(un1_HTRANS_0),
	.masterRegAddrSel(masterRegAddrSel),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.GATEDHTRANS(GATEDHTRANS),
	.mcu_fpga_io_1(mcu_fpga_io_1),
	.teste_sb_0_GPIO_0_M2F(teste_sb_0_GPIO_0_M2F),
	.g2(g2),
	.iMEMDATAOEN(iMEMDATAOEN),
	.iFLASHCSN(iFLASHCSN),
	.N_334(N_334),
	.N_242_i(N_242_i),
	.N_257_i(N_257_i),
	.g1_0(g1_0),
	.N_271(N_271),
	.N_250_i_0(N_250_i_0),
	.N_248_i(N_248_i),
	.N_233_i(N_233_i),
	.N_275(N_275),
	.N_251_i(N_251_i),
	.N_270(N_270),
	.N_234_i(N_234_i),
	.N_252_i(N_252_i),
	.N_253_i(N_253_i),
	.popfeedthru_unused(popfeedthru_unused),
	.HREADY_M_pre_20_iv_i_0(HREADY_M_pre_20_iv_i_0),
	.N_262_i_0(N_262_i_0),
	.N_261_i_0(N_261_i_0),
	.N_177_i(N_177_i),
	.N_260_i_0(N_260_i_0),
	.N_259_i_0(N_259_i_0),
	.N_239_i(N_239_i),
	.N_238_i(N_238_i),
	.N_237_i(N_237_i),
	.N_256_i(N_256_i),
	.N_255_i(N_255_i),
	.N_235_i(N_235_i),
	.N_247_i(N_247_i),
	.N_246_i(N_246_i),
	.N_232_i(N_232_i),
	.N_245_i(N_245_i),
	.N_231_i(N_231_i),
	.N_258_i(N_258_i),
	.N_240_i(N_240_i),
	.N_254_i(N_254_i),
	.N_35_i(N_35_i),
	.N_236_i(N_236_i),
	.N_249_i_0(N_249_i_0),
	.N_244_i(N_244_i),
	.N_243_i(N_243_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAHBLite_Z5 */

module CoreResetP_Z6 (
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  teste_sb_0_FIC_0_CLK,
  FIC_2_APB_M_PRESET_N,
  MSS_HPMS_READY_int_1z
)
;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input teste_sb_0_FIC_0_CLK ;
input FIC_2_APB_M_PRESET_N ;
output MSS_HPMS_READY_int_1z ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire teste_sb_0_FIC_0_CLK ;
wire FIC_2_APB_M_PRESET_N ;
wire MSS_HPMS_READY_int_1z ;
wire MSS_HPMS_READY_int_0 ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire VCC ;
wire GND ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire MSS_HPMS_READY_int_4_Z ;
wire mss_ready_select_Z ;
wire mss_ready_select6_Z ;
wire mss_ready_state_Z ;
wire N_1135 ;
wire N_1134 ;
wire N_1133 ;
wire N_1132 ;
wire N_1131 ;
wire N_1130 ;
wire N_1129 ;
wire N_1128 ;
wire N_1127 ;
wire N_1126 ;
wire N_1125 ;
wire N_1124 ;
wire N_1123 ;
wire N_1122 ;
wire N_1121 ;
wire N_1120 ;
wire N_1119 ;
wire N_1118 ;
wire N_1117 ;
wire N_1116 ;
wire N_1115 ;
wire N_1114 ;
wire N_1113 ;
wire N_1112 ;
wire N_1111 ;
wire N_1110 ;
wire N_1109 ;
wire N_1108 ;
wire N_1107 ;
wire N_1106 ;
wire N_1105 ;
wire N_1104 ;
wire N_1103 ;
wire N_1102 ;
wire N_1101 ;
wire N_19 ;
wire N_18 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19_0 ;
wire N_18_0 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CLKINT MSS_HPMS_READY_int_RNINO5F3 (
	.Y(MSS_HPMS_READY_int_1z),
	.A(MSS_HPMS_READY_int_0)
);
// @20:526
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:511
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:496
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:526
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:511
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:496
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:565
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_0),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:545
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(mss_ready_select6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:545
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @20:558
  CFG2 mss_ready_select6 (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(mss_ready_select6_Z)
);
defparam mss_ready_select6.INIT=4'h8;
// @20:573
  CFG3 MSS_HPMS_READY_int_4 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_4_Z)
);
defparam MSS_HPMS_READY_int_4.INIT=8'hE0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP_Z6 */

module teste_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
//@33:794
// @23:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* teste_sb_FABOSC_0_OSC */

module teste_sb_MSS (
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27,
  teste_sb_0_FIC_0_CLK,
  MMUART_0_RXD_F2M_c,
  LOCK,
  N_262_i_0,
  HREADY_M_pre_20_iv_i_0,
  N_261_i_0,
  N_177_i,
  N_260_i_0,
  N_259_i_0,
  N_258_i,
  N_240_i,
  N_257_i,
  N_239_i,
  N_238_i,
  N_237_i,
  N_256_i,
  N_255_i,
  N_254_i,
  N_35_i,
  N_236_i,
  N_235_i,
  N_253_i,
  N_252_i,
  N_234_i,
  N_251_i,
  N_250_i_0,
  N_249_i_0,
  N_248_i,
  N_233_i,
  N_247_i,
  N_246_i,
  N_232_i,
  N_245_i,
  N_244_i,
  N_243_i,
  N_242_i,
  N_231_i,
  MMUART_0_TXD_M2F_c,
  teste_sb_0_GPIO_0_M2F,
  MSS_RESET_N_M2F,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE,
  FIC_2_APB_M_PRESET_N,
  SPI_0_CLK,
  SPI_0_DI,
  SPI_0_DO,
  SPI_0_SS0
)
;
output [31:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
output [1:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
input teste_sb_0_FIC_0_CLK ;
input MMUART_0_RXD_F2M_c ;
input LOCK ;
input N_262_i_0 ;
input HREADY_M_pre_20_iv_i_0 ;
input N_261_i_0 ;
input N_177_i ;
input N_260_i_0 ;
input N_259_i_0 ;
input N_258_i ;
input N_240_i ;
input N_257_i ;
input N_239_i ;
input N_238_i ;
input N_237_i ;
input N_256_i ;
input N_255_i ;
input N_254_i ;
input N_35_i ;
input N_236_i ;
input N_235_i ;
input N_253_i ;
input N_252_i ;
input N_234_i ;
input N_251_i ;
input N_250_i_0 ;
input N_249_i_0 ;
input N_248_i ;
input N_233_i ;
input N_247_i ;
input N_246_i ;
input N_232_i ;
input N_245_i ;
input N_244_i ;
input N_243_i ;
input N_242_i ;
input N_231_i ;
output MMUART_0_TXD_M2F_c ;
output teste_sb_0_GPIO_0_M2F ;
output MSS_RESET_N_M2F ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
output FIC_2_APB_M_PRESET_N ;
inout SPI_0_CLK /* synthesis syn_tristate = 1 */ ;
input SPI_0_DI ;
output SPI_0_DO ;
inout SPI_0_SS0 /* synthesis syn_tristate = 1 */ ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27 ;
wire teste_sb_0_FIC_0_CLK ;
wire MMUART_0_RXD_F2M_c ;
wire LOCK ;
wire N_262_i_0 ;
wire HREADY_M_pre_20_iv_i_0 ;
wire N_261_i_0 ;
wire N_177_i ;
wire N_260_i_0 ;
wire N_259_i_0 ;
wire N_258_i ;
wire N_240_i ;
wire N_257_i ;
wire N_239_i ;
wire N_238_i ;
wire N_237_i ;
wire N_256_i ;
wire N_255_i ;
wire N_254_i ;
wire N_35_i ;
wire N_236_i ;
wire N_235_i ;
wire N_253_i ;
wire N_252_i ;
wire N_234_i ;
wire N_251_i ;
wire N_250_i_0 ;
wire N_249_i_0 ;
wire N_248_i ;
wire N_233_i ;
wire N_247_i ;
wire N_246_i ;
wire N_232_i ;
wire N_245_i ;
wire N_244_i ;
wire N_243_i ;
wire N_242_i ;
wire N_231_i ;
wire MMUART_0_TXD_M2F_c ;
wire teste_sb_0_GPIO_0_M2F ;
wire MSS_RESET_N_M2F ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire FIC_2_APB_M_PRESET_N ;
wire SPI_0_CLK ;
wire SPI_0_DI ;
wire SPI_0_DO ;
wire SPI_0_SS0 ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:13] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire SPI_0_SS0_PAD_Y ;
wire MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI_0_DI_PAD_Y ;
wire SPI_0_CLK_PAD_Y ;
wire MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT ;
wire MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_ENABLE ;
wire F_HM0_SEL ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire USBC_XCLK_OE ;
// @25:726
  BIBUF SPI_0_SS0_PAD (
	.Y(SPI_0_SS0_PAD_Y),
	.PAD(SPI_0_SS0),
	.D(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.E(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE)
);
// @25:717
  TRIBUFF SPI_0_DO_PAD (
	.PAD(SPI_0_DO),
	.D(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.E(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE)
);
// @25:709
  INBUF SPI_0_DI_PAD (
	.Y(SPI_0_DI_PAD_Y),
	.PAD(SPI_0_DI)
);
// @25:698
  BIBUF SPI_0_CLK_PAD (
	.Y(SPI_0_CLK_PAD_Y),
	.PAD(SPI_0_CLK),
	.D(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT),
	.E(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE)
);
// @25:263
  MSS_005 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[31:28], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[23:13], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0}),
	.F_HM0_ENABLE(F_HM0_ENABLE),
	.F_HM0_SEL(F_HM0_SEL),
	.F_HM0_SIZE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.F_HM0_TRANS1(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0),
	.F_HM0_WDATA(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31:0]),
	.F_HM0_WRITE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(teste_sb_0_GPIO_0_M2F),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART_0_TXD_M2F_c),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({N_261_i_0, N_177_i, N_260_i_0, N_259_i_0, N_258_i, N_240_i, N_257_i, N_239_i, N_238_i, N_237_i, N_256_i, N_255_i, N_254_i, N_35_i, N_236_i, N_235_i, N_253_i, N_252_i, N_234_i, N_251_i, N_250_i_0, N_249_i_0, N_248_i, N_233_i, N_247_i, N_246_i, N_232_i, N_245_i, N_244_i, N_243_i, N_242_i, N_231_i}),
	.F_HM0_READY(HREADY_M_pre_20_iv_i_0),
	.F_HM0_RESP(N_262_i_0),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(MMUART_0_RXD_F2M_c),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(teste_sb_0_FIC_0_CLK),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(SPI_0_CLK_PAD_Y),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(SPI_0_DI_PAD_Y),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(SPI_0_SS0_PAD_Y),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000001203610000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C00000000609300000003FFFFE4000000000000100000000F0F11C000001825F44010842108421000001FE34001FF8000000400000000020051007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* teste_sb_MSS */

module teste_sb (
  teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0,
  teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24,
  teste_sb_0_AMBA_SLAVE_0_HWDATA,
  teste_sb_0_AMBA_SLAVE_0_HSIZE_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_27,
  teste_sb_0_AMBA_SLAVE_0_HADDR_1,
  teste_sb_0_AMBA_SLAVE_0_HADDR_0,
  teste_sb_0_AMBA_SLAVE_0_HADDR_11,
  teste_sb_0_AMBA_SLAVE_0_HADDR_10,
  teste_sb_0_AMBA_SLAVE_0_HADDR_9,
  teste_sb_0_AMBA_SLAVE_0_HADDR_8,
  M0GATEDHADDR_0,
  regHADDR_0,
  regHADDR_1,
  regHADDR_2,
  regHADDR_3,
  regHADDR_4,
  regHADDR_5,
  regHADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10,
  teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5,
  MEMDATA_in_0,
  MEMDATAOut_m_0_0,
  M0GATEDHSIZE_0,
  HsizeReg,
  masterAddrInProg_0,
  HaddrReg,
  MEMDATAInReg,
  MEMDATAInReg_7_i_m2_0,
  MEMDATAInReg_7_i_m2_4,
  MEMDATAInReg_7_i_m2_5,
  MEMDATAInReg_7_i_m2_6,
  MEMDATAInReg_7_i_m2_1,
  masterDataInProg_0,
  net_0,
  SPI_0_SS0,
  SPI_0_DO,
  SPI_0_DI,
  SPI_0_CLK,
  MMUART_0_TXD_M2F_c,
  MMUART_0_RXD_F2M_c,
  teste_sb_0_AMBA_SLAVE_0_HWRITE,
  un1_HTRANS_0,
  masterRegAddrSel,
  GATEDHTRANS,
  mcu_fpga_io_1,
  teste_sb_0_GPIO_0_M2F,
  g2,
  iMEMDATAOEN,
  iFLASHCSN,
  N_334,
  g1_0,
  N_271,
  N_275,
  N_270,
  popfeedthru_unused,
  teste_sb_0_FIC_0_CLK,
  teste_sb_0_FIC_0_CLK_i,
  DEVRST_N,
  POWER_ON_RESET_N
)
;
output teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0 ;
output teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
output [31:0] teste_sb_0_AMBA_SLAVE_0_HWDATA ;
output teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_27 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_11 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
output teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
output M0GATEDHADDR_0 ;
output regHADDR_0 ;
output regHADDR_1 ;
output regHADDR_2 ;
output regHADDR_3 ;
output regHADDR_4 ;
output regHADDR_5 ;
output regHADDR_10 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
output teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
input MEMDATA_in_0 ;
input MEMDATAOut_m_0_0 ;
output M0GATEDHSIZE_0 ;
input [1:0] HsizeReg ;
output masterAddrInProg_0 ;
input [1:0] HaddrReg ;
input [31:8] MEMDATAInReg ;
input MEMDATAInReg_7_i_m2_0 ;
input MEMDATAInReg_7_i_m2_4 ;
input MEMDATAInReg_7_i_m2_5 ;
input MEMDATAInReg_7_i_m2_6 ;
input MEMDATAInReg_7_i_m2_1 ;
output masterDataInProg_0 ;
input [15:0] net_0 ;
inout SPI_0_SS0 /* synthesis syn_tristate = 1 */ ;
output SPI_0_DO ;
input SPI_0_DI ;
inout SPI_0_CLK /* synthesis syn_tristate = 1 */ ;
output MMUART_0_TXD_M2F_c ;
input MMUART_0_RXD_F2M_c ;
output teste_sb_0_AMBA_SLAVE_0_HWRITE ;
output un1_HTRANS_0 ;
output masterRegAddrSel ;
output GATEDHTRANS ;
input mcu_fpga_io_1 ;
output teste_sb_0_GPIO_0_M2F ;
input g2 ;
input iMEMDATAOEN ;
input iFLASHCSN ;
input N_334 ;
input g1_0 ;
input N_271 ;
input N_275 ;
input N_270 ;
input popfeedthru_unused ;
output teste_sb_0_FIC_0_CLK ;
output teste_sb_0_FIC_0_CLK_i ;
input DEVRST_N ;
output POWER_ON_RESET_N ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24 ;
wire teste_sb_0_AMBA_SLAVE_0_HSIZE_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_27 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_1 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_0 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_11 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_10 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_9 ;
wire teste_sb_0_AMBA_SLAVE_0_HADDR_8 ;
wire M0GATEDHADDR_0 ;
wire regHADDR_0 ;
wire regHADDR_1 ;
wire regHADDR_2 ;
wire regHADDR_3 ;
wire regHADDR_4 ;
wire regHADDR_5 ;
wire regHADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10 ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5 ;
wire MEMDATA_in_0 ;
wire MEMDATAOut_m_0_0 ;
wire M0GATEDHSIZE_0 ;
wire masterAddrInProg_0 ;
wire MEMDATAInReg_7_i_m2_0 ;
wire MEMDATAInReg_7_i_m2_4 ;
wire MEMDATAInReg_7_i_m2_5 ;
wire MEMDATAInReg_7_i_m2_6 ;
wire MEMDATAInReg_7_i_m2_1 ;
wire masterDataInProg_0 ;
wire SPI_0_SS0 ;
wire SPI_0_DO ;
wire SPI_0_DI ;
wire SPI_0_CLK ;
wire MMUART_0_TXD_M2F_c ;
wire MMUART_0_RXD_F2M_c ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire un1_HTRANS_0 ;
wire masterRegAddrSel ;
wire GATEDHTRANS ;
wire mcu_fpga_io_1 ;
wire teste_sb_0_GPIO_0_M2F ;
wire g2 ;
wire iMEMDATAOEN ;
wire iFLASHCSN ;
wire N_334 ;
wire g1_0 ;
wire N_271 ;
wire N_275 ;
wire N_270 ;
wire popfeedthru_unused ;
wire teste_sb_0_FIC_0_CLK ;
wire teste_sb_0_FIC_0_CLK_i ;
wire DEVRST_N ;
wire POWER_ON_RESET_N ;
wire [1:1] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS;
wire [27:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR;
wire [1:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE;
wire [31:0] teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA;
wire SYSRESET_POR_Z ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire N_1583 ;
wire N_243_i ;
wire N_244_i ;
wire N_249_i_0 ;
wire N_236_i ;
wire N_35_i ;
wire N_254_i ;
wire N_240_i ;
wire N_258_i ;
wire N_231_i ;
wire N_245_i ;
wire N_232_i ;
wire N_246_i ;
wire N_247_i ;
wire N_235_i ;
wire N_255_i ;
wire N_256_i ;
wire N_237_i ;
wire N_238_i ;
wire N_239_i ;
wire N_259_i_0 ;
wire N_260_i_0 ;
wire N_177_i ;
wire N_261_i_0 ;
wire N_262_i_0 ;
wire HREADY_M_pre_20_iv_i_0 ;
wire N_253_i ;
wire N_252_i ;
wire N_234_i ;
wire N_251_i ;
wire N_233_i ;
wire N_248_i ;
wire N_250_i_0 ;
wire N_257_i ;
wire N_242_i ;
wire teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE ;
wire MSS_HPMS_READY_int ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N ;
wire GND ;
wire VCC ;
  CLKINT SYSRESET_POR_RNI89HK7 (
	.Y(POWER_ON_RESET_N),
	.A(SYSRESET_POR_Z)
);
// @33:807
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(SYSRESET_POR_Z),
	.DEVRST_N(DEVRST_N)
);
// @33:328
  teste_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.LOCK(LOCK),
	.teste_sb_0_FIC_0_CLK_i(teste_sb_0_FIC_0_CLK_i),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK)
);
// @33:425
  CoreAHBLite_Z5 CoreAHBLite_0 (
	.net_0(net_0[15:0]),
	.masterDataInProg_0(masterDataInProg_0),
	.MEMDATAInReg_7_i_m2_0(MEMDATAInReg_7_i_m2_0),
	.MEMDATAInReg_7_i_m2_4(MEMDATAInReg_7_i_m2_4),
	.MEMDATAInReg_7_i_m2_5(MEMDATAInReg_7_i_m2_5),
	.MEMDATAInReg_7_i_m2_6(MEMDATAInReg_7_i_m2_6),
	.MEMDATAInReg_7_i_m2_1(MEMDATAInReg_7_i_m2_1),
	.MEMDATAInReg(MEMDATAInReg[31:8]),
	.HaddrReg(HaddrReg[1:0]),
	.masterAddrInProg_0(masterAddrInProg_0),
	.HsizeReg(HsizeReg[1:0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]),
	.M0GATEDHSIZE_0(M0GATEDHSIZE_0),
	.MEMDATAOut_m_0_0(MEMDATAOut_m_0_0),
	.MEMDATA_in_0(MEMDATA_in_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[1]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[11]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[10]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[9]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[8]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]),
	.regHADDR_0(regHADDR_0),
	.regHADDR_1(regHADDR_1),
	.regHADDR_2(regHADDR_2),
	.regHADDR_3(regHADDR_3),
	.regHADDR_4(regHADDR_4),
	.regHADDR_5(regHADDR_5),
	.regHADDR_10(regHADDR_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.M0GATEDHADDR_0(M0GATEDHADDR_0),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_27(teste_sb_0_AMBA_SLAVE_0_HADDR_27),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_1(teste_sb_0_AMBA_SLAVE_0_HADDR_1),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_0(teste_sb_0_AMBA_SLAVE_0_HADDR_0),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_11(teste_sb_0_AMBA_SLAVE_0_HADDR_11),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_10(teste_sb_0_AMBA_SLAVE_0_HADDR_10),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_9(teste_sb_0_AMBA_SLAVE_0_HADDR_9),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_8(teste_sb_0_AMBA_SLAVE_0_HADDR_8),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_0),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA({teste_sb_0_AMBA_SLAVE_0_HWDATA[31:10], N_1583, teste_sb_0_AMBA_SLAVE_0_HWDATA[8:0]}),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA({teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31:26], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[24:20], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[17:12], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[8:2], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[0]}),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0(teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0),
	.N_243_i(N_243_i),
	.N_244_i(N_244_i),
	.N_249_i_0(N_249_i_0),
	.N_236_i(N_236_i),
	.N_35_i(N_35_i),
	.N_254_i(N_254_i),
	.N_240_i(N_240_i),
	.N_258_i(N_258_i),
	.N_231_i(N_231_i),
	.N_245_i(N_245_i),
	.N_232_i(N_232_i),
	.N_246_i(N_246_i),
	.N_247_i(N_247_i),
	.N_235_i(N_235_i),
	.N_255_i(N_255_i),
	.N_256_i(N_256_i),
	.N_237_i(N_237_i),
	.N_238_i(N_238_i),
	.N_239_i(N_239_i),
	.N_259_i_0(N_259_i_0),
	.N_260_i_0(N_260_i_0),
	.N_177_i(N_177_i),
	.N_261_i_0(N_261_i_0),
	.N_262_i_0(N_262_i_0),
	.HREADY_M_pre_20_iv_i_0(HREADY_M_pre_20_iv_i_0),
	.popfeedthru_unused(popfeedthru_unused),
	.N_253_i(N_253_i),
	.N_252_i(N_252_i),
	.N_234_i(N_234_i),
	.N_270(N_270),
	.N_251_i(N_251_i),
	.N_275(N_275),
	.N_233_i(N_233_i),
	.N_248_i(N_248_i),
	.N_250_i_0(N_250_i_0),
	.N_271(N_271),
	.g1_0(g1_0),
	.N_257_i(N_257_i),
	.N_242_i(N_242_i),
	.N_334(N_334),
	.iFLASHCSN(iFLASHCSN),
	.iMEMDATAOEN(iMEMDATAOEN),
	.g2(g2),
	.teste_sb_0_GPIO_0_M2F(teste_sb_0_GPIO_0_M2F),
	.mcu_fpga_io_1(mcu_fpga_io_1),
	.GATEDHTRANS(GATEDHTRANS),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.masterRegAddrSel(masterRegAddrSel),
	.un1_HTRANS_0(un1_HTRANS_0),
	.teste_sb_0_AMBA_SLAVE_0_HWRITE(teste_sb_0_AMBA_SLAVE_0_HWRITE)
);
// @33:723
  CoreResetP_Z6 CORERESETP_0 (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.MSS_HPMS_READY_int_1z(MSS_HPMS_READY_int)
);
// @33:794
  teste_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @33:815
  teste_sb_MSS teste_sb_MSS_0 (
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA({teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[31:26], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[24:20], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[17:12], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[8:2], teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0, teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[0]}),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HSIZE[1:0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[1]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_6(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_7(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_8(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[8]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_9(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[9]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[10]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_11(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[11]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_12(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_24(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_25(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_26(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_27(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.MMUART_0_RXD_F2M_c(MMUART_0_RXD_F2M_c),
	.LOCK(LOCK),
	.N_262_i_0(N_262_i_0),
	.HREADY_M_pre_20_iv_i_0(HREADY_M_pre_20_iv_i_0),
	.N_261_i_0(N_261_i_0),
	.N_177_i(N_177_i),
	.N_260_i_0(N_260_i_0),
	.N_259_i_0(N_259_i_0),
	.N_258_i(N_258_i),
	.N_240_i(N_240_i),
	.N_257_i(N_257_i),
	.N_239_i(N_239_i),
	.N_238_i(N_238_i),
	.N_237_i(N_237_i),
	.N_256_i(N_256_i),
	.N_255_i(N_255_i),
	.N_254_i(N_254_i),
	.N_35_i(N_35_i),
	.N_236_i(N_236_i),
	.N_235_i(N_235_i),
	.N_253_i(N_253_i),
	.N_252_i(N_252_i),
	.N_234_i(N_234_i),
	.N_251_i(N_251_i),
	.N_250_i_0(N_250_i_0),
	.N_249_i_0(N_249_i_0),
	.N_248_i(N_248_i),
	.N_233_i(N_233_i),
	.N_247_i(N_247_i),
	.N_246_i(N_246_i),
	.N_232_i(N_232_i),
	.N_245_i(N_245_i),
	.N_244_i(N_244_i),
	.N_243_i(N_243_i),
	.N_242_i(N_242_i),
	.N_231_i(N_231_i),
	.MMUART_0_TXD_M2F_c(MMUART_0_TXD_M2F_c),
	.teste_sb_0_GPIO_0_M2F(teste_sb_0_GPIO_0_M2F),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE(teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.SPI_0_CLK(SPI_0_CLK),
	.SPI_0_DI(SPI_0_DI),
	.SPI_0_DO(SPI_0_DO),
	.SPI_0_SS0(SPI_0_SS0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* teste_sb */

module hamming_encoder (
  encoder_output,
  net_0,
  parity_bits_4_1_0,
  encoded_data_9_1_0
)
;
output [1:0] encoder_output ;
input [6:0] net_0 ;
output parity_bits_4_1_0 ;
output encoded_data_9_1_0 ;
wire parity_bits_4_1_0 ;
wire encoded_data_9_1_0 ;
wire N_250_i ;
wire GND ;
wire VCC ;
// @16:14
  CFG2 \encoded_data_9_1[7]  (
	.A(net_0[4]),
	.B(net_0[5]),
	.Y(encoded_data_9_1_0)
);
defparam \encoded_data_9_1[7] .INIT=4'h6;
// @16:13
  CFG2 \parity_bits_4_1[2]  (
	.A(net_0[1]),
	.B(net_0[2]),
	.Y(parity_bits_4_1_0)
);
defparam \parity_bits_4_1[2] .INIT=4'h6;
// @16:12
  CFG2 \parity_bits_3_1_0_x4[1]  (
	.A(net_0[3]),
	.B(net_0[0]),
	.Y(N_250_i)
);
defparam \parity_bits_3_1_0_x4[1] .INIT=4'h6;
// @16:12
  CFG4 \parity_bits_3[1]  (
	.A(net_0[2]),
	.B(net_0[5]),
	.C(net_0[6]),
	.D(N_250_i),
	.Y(encoder_output[1])
);
defparam \parity_bits_3[1] .INIT=16'h6996;
// @16:11
  CFG4 \encoded_data_3[0]  (
	.A(net_0[6]),
	.B(net_0[1]),
	.C(net_0[4]),
	.D(N_250_i),
	.Y(encoder_output[0])
);
defparam \encoded_data_3[0] .INIT=16'h6996;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* hamming_encoder */

module hamming_decoder (
  MEMDATA_in,
  ANB3,
  ANB2,
  ANB1,
  CO0
)
;
input [11:0] MEMDATA_in ;
output ANB3 ;
output ANB2 ;
output ANB1 ;
output CO0 ;
wire ANB3 ;
wire ANB2 ;
wire ANB1 ;
wire CO0 ;
wire [0:0] verify_bit_2_3_Z;
wire ANB3_i_2 ;
wire N_249_i ;
wire GND ;
wire VCC ;
// @17:15
  CFG2 \verify_bit_1_2[3]  (
	.A(MEMDATA_in[9]),
	.B(MEMDATA_in[10]),
	.Y(ANB3_i_2)
);
defparam \verify_bit_1_2[3] .INIT=4'h6;
// @17:13
  CFG2 \verify_bit_3_2_0_x4_0_x4[1]  (
	.A(MEMDATA_in[5]),
	.B(MEMDATA_in[6]),
	.Y(N_249_i)
);
defparam \verify_bit_3_2_0_x4_0_x4[1] .INIT=4'h6;
// @17:12
  CFG4 \verify_bit_2_3[0]  (
	.A(MEMDATA_in[8]),
	.B(MEMDATA_in[10]),
	.C(MEMDATA_in[2]),
	.D(MEMDATA_in[0]),
	.Y(verify_bit_2_3_Z[0])
);
defparam \verify_bit_2_3[0] .INIT=16'h6996;
// @17:12
  CFG3 \verify_bit_2[0]  (
	.A(verify_bit_2_3_Z[0]),
	.B(MEMDATA_in[4]),
	.C(MEMDATA_in[6]),
	.Y(CO0)
);
defparam \verify_bit_2[0] .INIT=8'h96;
// @17:13
  CFG4 \verify_bit_3[1]  (
	.A(ANB3_i_2),
	.B(MEMDATA_in[2]),
	.C(N_249_i),
	.D(MEMDATA_in[1]),
	.Y(ANB1)
);
defparam \verify_bit_3[1] .INIT=16'h6996;
// @17:14
  CFG4 \verify_bit_4[2]  (
	.A(MEMDATA_in[4]),
	.B(MEMDATA_in[11]),
	.C(N_249_i),
	.D(MEMDATA_in[3]),
	.Y(ANB2)
);
defparam \verify_bit_4[2] .INIT=16'h6996;
// @17:15
  CFG4 \verify_bit_1[3]  (
	.A(ANB3_i_2),
	.B(MEMDATA_in[8]),
	.C(MEMDATA_in[11]),
	.D(MEMDATA_in[7]),
	.Y(ANB3)
);
defparam \verify_bit_1[3] .INIT=16'h6996;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* hamming_decoder */

module hamming_top_design (
  MEMDATAOut,
  data_out_right_i_m2,
  net_0,
  MEMDATA_in,
  data_out_right_i_m2_mb_0,
  MEMDATAOut_m_0_0,
  iMEMDATAOEN,
  encoder_output15,
  encoder_output14,
  encoder_output13,
  encoder_output12,
  teste_sb_0_GPIO_0_M2F,
  mcu_fpga_io_1
)
;
input [7:0] MEMDATAOut ;
output [11:0] data_out_right_i_m2 ;
inout [15:0] net_0 /* synthesis syn_tristate = 1 */ ;
input [11:0] MEMDATA_in ;
output data_out_right_i_m2_mb_0 ;
input MEMDATAOut_m_0_0 ;
input iMEMDATAOEN ;
output encoder_output15 ;
output encoder_output14 ;
output encoder_output13 ;
output encoder_output12 ;
input teste_sb_0_GPIO_0_M2F ;
input mcu_fpga_io_1 ;
wire data_out_right_i_m2_mb_0 ;
wire MEMDATAOut_m_0_0 ;
wire iMEMDATAOEN ;
wire encoder_output15 ;
wire encoder_output14 ;
wire encoder_output13 ;
wire encoder_output12 ;
wire teste_sb_0_GPIO_0_M2F ;
wire mcu_fpga_io_1 ;
wire [2:2] parity_bits_4_1;
wire [7:7] encoded_data_9_1;
wire [1:0] encoder_output;
wire [7:0] data_out_left_i_m2_i_m2_Z;
wire data_out_right_i_m2_mb_N_2L1_Z ;
wire CO0 ;
wire ANB1 ;
wire ANB2 ;
wire ANB3 ;
wire N_282 ;
wire N_281 ;
wire N_288 ;
wire N_287 ;
wire N_286 ;
wire N_285 ;
wire N_284 ;
wire N_283 ;
wire GND ;
wire VCC ;
// @15:21
  CFG2 data_out_right_i_m2_mb_N_2L1 (
	.A(MEMDATA_in[9]),
	.B(mcu_fpga_io_1),
	.Y(data_out_right_i_m2_mb_N_2L1_Z)
);
defparam data_out_right_i_m2_mb_N_2L1.INIT=4'h2;
// @15:21
  CFG4 \data_out_right_i_m2_mb[9]  (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(data_out_right_i_m2_mb_N_2L1_Z),
	.C(net_0[5]),
	.D(MEMDATAOut_m_0_0),
	.Y(data_out_right_i_m2_mb_0)
);
defparam \data_out_right_i_m2_mb[9] .INIT=16'hF5E4;
// @15:21
  CFG2 \data_out_right_0_a3[12]  (
	.A(net_0[12]),
	.B(teste_sb_0_GPIO_0_M2F),
	.Y(encoder_output12)
);
defparam \data_out_right_0_a3[12] .INIT=4'h2;
// @15:21
  CFG2 \data_out_right_0_a3[13]  (
	.A(net_0[13]),
	.B(teste_sb_0_GPIO_0_M2F),
	.Y(encoder_output13)
);
defparam \data_out_right_0_a3[13] .INIT=4'h2;
// @15:21
  CFG2 \data_out_right_0_a3[14]  (
	.A(net_0[14]),
	.B(teste_sb_0_GPIO_0_M2F),
	.Y(encoder_output14)
);
defparam \data_out_right_0_a3[14] .INIT=4'h2;
// @15:21
  CFG2 \data_out_right_0_a3[15]  (
	.A(net_0[15]),
	.B(teste_sb_0_GPIO_0_M2F),
	.Y(encoder_output15)
);
defparam \data_out_right_0_a3[15] .INIT=4'h2;
// @15:21
  CFG3 \data_out_right_i_m2_cZ[8]  (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(net_0[4]),
	.C(net_0[8]),
	.Y(data_out_right_i_m2[8])
);
defparam \data_out_right_i_m2_cZ[8] .INIT=8'hD8;
// @15:21
  CFG3 \data_out_right_i_m2_cZ[6]  (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(net_0[3]),
	.C(net_0[6]),
	.Y(data_out_right_i_m2[6])
);
defparam \data_out_right_i_m2_cZ[6] .INIT=8'hD8;
// @15:21
  CFG3 \data_out_right_i_m2_cZ[4]  (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(net_0[1]),
	.C(net_0[4]),
	.Y(data_out_right_i_m2[4])
);
defparam \data_out_right_i_m2_cZ[4] .INIT=8'hD8;
// @15:21
  CFG3 \data_out_right_i_m2_cZ[5]  (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(net_0[2]),
	.C(net_0[5]),
	.Y(data_out_right_i_m2[5])
);
defparam \data_out_right_i_m2_cZ[5] .INIT=8'hD8;
// @15:21
  CFG3 \data_out_right_i_m2_cZ[2]  (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(net_0[0]),
	.C(net_0[2]),
	.Y(data_out_right_i_m2[2])
);
defparam \data_out_right_i_m2_cZ[2] .INIT=8'hD8;
// @15:22
  CFG4 \data_out_left_i_m2_i_o4[7]  (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(ANB3),
	.Y(N_282)
);
defparam \data_out_left_i_m2_i_o4[7] .INIT=16'hEFFF;
// @15:22
  CFG4 \data_out_left_i_m2_i_o4[0]  (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(ANB3),
	.Y(N_281)
);
defparam \data_out_left_i_m2_i_o4[0] .INIT=16'hFFF7;
// @15:22
  CFG4 \data_out_left_i_m2_i_o4[3]  (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(ANB3),
	.Y(N_288)
);
defparam \data_out_left_i_m2_i_o4[3] .INIT=16'hFF7F;
// @15:22
  CFG4 \data_out_left_i_m2_i_o4[6]  (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(ANB3),
	.Y(N_287)
);
defparam \data_out_left_i_m2_i_o4[6] .INIT=16'hF7FF;
// @15:22
  CFG4 \data_out_left_i_m2_i_o4[5]  (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(ANB3),
	.Y(N_286)
);
defparam \data_out_left_i_m2_i_o4[5] .INIT=16'hFBFF;
// @15:22
  CFG4 \data_out_left_i_m2_i_o4[2]  (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(ANB3),
	.Y(N_285)
);
defparam \data_out_left_i_m2_i_o4[2] .INIT=16'hFFBF;
// @15:22
  CFG4 \data_out_left_i_m2_i_o4[4]  (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(ANB3),
	.Y(N_284)
);
defparam \data_out_left_i_m2_i_o4[4] .INIT=16'hFDFF;
// @15:22
  CFG4 \data_out_left_i_m2_i_o4[1]  (
	.A(CO0),
	.B(ANB1),
	.C(ANB2),
	.D(ANB3),
	.Y(N_283)
);
defparam \data_out_left_i_m2_i_o4[1] .INIT=16'hFFDF;
// @15:21
  CFG4 \data_out_right_i_m2_cZ[3]  (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(parity_bits_4_1[2]),
	.C(net_0[7]),
	.D(net_0[3]),
	.Y(data_out_right_i_m2[3])
);
defparam \data_out_right_i_m2_cZ[3] .INIT=16'hD728;
// @15:21
  CFG4 \data_out_right_i_m2_cZ[7]  (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(encoded_data_9_1[7]),
	.C(net_0[7]),
	.D(net_0[6]),
	.Y(data_out_right_i_m2[7])
);
defparam \data_out_right_i_m2_cZ[7] .INIT=16'hD278;
// @15:21
  CFG3 \data_out_right_i_m2_cZ[0]  (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(encoder_output[0]),
	.C(net_0[0]),
	.Y(data_out_right_i_m2[0])
);
defparam \data_out_right_i_m2_cZ[0] .INIT=8'hD8;
// @15:21
  CFG3 \data_out_right_i_m2_cZ[1]  (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(encoder_output[1]),
	.C(net_0[1]),
	.Y(data_out_right_i_m2[1])
);
defparam \data_out_right_i_m2_cZ[1] .INIT=8'hD8;
// @15:22
  CFG4 \data_out_left_i_m2_i_m2[3]  (
	.A(MEMDATA_in[3]),
	.B(teste_sb_0_GPIO_0_M2F),
	.C(MEMDATA_in[6]),
	.D(N_288),
	.Y(data_out_left_i_m2_i_m2_Z[3])
);
defparam \data_out_left_i_m2_i_m2[3] .INIT=16'hE22E;
// @15:22
  CFG4 \data_out_left_i_m2_i_m2[6]  (
	.A(N_287),
	.B(teste_sb_0_GPIO_0_M2F),
	.C(MEMDATA_in[10]),
	.D(MEMDATA_in[6]),
	.Y(data_out_left_i_m2_i_m2_Z[6])
);
defparam \data_out_left_i_m2_i_m2[6] .INIT=16'hB784;
// @15:22
  CFG4 \data_out_left_i_m2_i_m2[5]  (
	.A(N_286),
	.B(teste_sb_0_GPIO_0_M2F),
	.C(MEMDATA_in[9]),
	.D(MEMDATA_in[5]),
	.Y(data_out_left_i_m2_i_m2_Z[5])
);
defparam \data_out_left_i_m2_i_m2[5] .INIT=16'hB784;
// @15:22
  CFG4 \data_out_left_i_m2_i_m2[2]  (
	.A(N_285),
	.B(teste_sb_0_GPIO_0_M2F),
	.C(MEMDATA_in[5]),
	.D(MEMDATA_in[2]),
	.Y(data_out_left_i_m2_i_m2_Z[2])
);
defparam \data_out_left_i_m2_i_m2[2] .INIT=16'hB784;
// @15:22
  CFG4 \data_out_left_i_m2_i_m2[4]  (
	.A(N_284),
	.B(teste_sb_0_GPIO_0_M2F),
	.C(MEMDATA_in[8]),
	.D(MEMDATA_in[4]),
	.Y(data_out_left_i_m2_i_m2_Z[4])
);
defparam \data_out_left_i_m2_i_m2[4] .INIT=16'hB784;
// @15:22
  CFG4 \data_out_left_i_m2_i_m2[1]  (
	.A(MEMDATA_in[1]),
	.B(teste_sb_0_GPIO_0_M2F),
	.C(MEMDATA_in[4]),
	.D(N_283),
	.Y(data_out_left_i_m2_i_m2_Z[1])
);
defparam \data_out_left_i_m2_i_m2[1] .INIT=16'hE22E;
// @15:22
  CFG4 \data_out_left_i_m2_i_m2[7]  (
	.A(MEMDATA_in[7]),
	.B(teste_sb_0_GPIO_0_M2F),
	.C(MEMDATA_in[11]),
	.D(N_282),
	.Y(data_out_left_i_m2_i_m2_Z[7])
);
defparam \data_out_left_i_m2_i_m2[7] .INIT=16'hE22E;
// @15:22
  CFG4 \data_out_left_i_m2_i_m2[0]  (
	.A(MEMDATA_in[0]),
	.B(teste_sb_0_GPIO_0_M2F),
	.C(MEMDATA_in[2]),
	.D(N_281),
	.Y(data_out_left_i_m2_i_m2_Z[0])
);
defparam \data_out_left_i_m2_i_m2[0] .INIT=16'hE22E;
// @15:21
  CFG3 \data_out_right_i_m2_cZ[10]  (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(net_0[10]),
	.C(net_0[6]),
	.Y(data_out_right_i_m2[10])
);
defparam \data_out_right_i_m2_cZ[10] .INIT=8'hE4;
// @15:21
  CFG3 \data_out_right_i_m2_cZ[11]  (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(net_0[11]),
	.C(net_0[7]),
	.Y(data_out_right_i_m2[11])
);
defparam \data_out_right_i_m2_cZ[11] .INIT=8'hE4;
  CFG4 \data_out_left_i_m2_i_m2_RNITB53E[7]  (
	.A(mcu_fpga_io_1),
	.B(iMEMDATAOEN),
	.C(MEMDATAOut[7]),
	.D(data_out_left_i_m2_i_m2_Z[7]),
	.Y(net_0[7])
);
defparam \data_out_left_i_m2_i_m2_RNITB53E[7] .INIT=16'h7530;
  CFG4 \data_out_left_i_m2_i_m2_RNIR953E[6]  (
	.A(mcu_fpga_io_1),
	.B(iMEMDATAOEN),
	.C(MEMDATAOut[6]),
	.D(data_out_left_i_m2_i_m2_Z[6]),
	.Y(net_0[6])
);
defparam \data_out_left_i_m2_i_m2_RNIR953E[6] .INIT=16'h7530;
  CFG4 \data_out_left_i_m2_i_m2_RNIP753E[5]  (
	.A(mcu_fpga_io_1),
	.B(iMEMDATAOEN),
	.C(MEMDATAOut[5]),
	.D(data_out_left_i_m2_i_m2_Z[5]),
	.Y(net_0[5])
);
defparam \data_out_left_i_m2_i_m2_RNIP753E[5] .INIT=16'h7530;
  CFG4 \data_out_left_i_m2_i_m2_RNIN553E[4]  (
	.A(mcu_fpga_io_1),
	.B(iMEMDATAOEN),
	.C(MEMDATAOut[4]),
	.D(data_out_left_i_m2_i_m2_Z[4]),
	.Y(net_0[4])
);
defparam \data_out_left_i_m2_i_m2_RNIN553E[4] .INIT=16'h7530;
  CFG4 \data_out_left_i_m2_i_m2_RNIL353E[3]  (
	.A(mcu_fpga_io_1),
	.B(iMEMDATAOEN),
	.C(MEMDATAOut[3]),
	.D(data_out_left_i_m2_i_m2_Z[3]),
	.Y(net_0[3])
);
defparam \data_out_left_i_m2_i_m2_RNIL353E[3] .INIT=16'h7530;
  CFG4 \data_out_left_i_m2_i_m2_RNIJ153E[2]  (
	.A(mcu_fpga_io_1),
	.B(iMEMDATAOEN),
	.C(MEMDATAOut[2]),
	.D(data_out_left_i_m2_i_m2_Z[2]),
	.Y(net_0[2])
);
defparam \data_out_left_i_m2_i_m2_RNIJ153E[2] .INIT=16'h7530;
  CFG4 \data_out_left_i_m2_i_m2_RNIHV43E[1]  (
	.A(mcu_fpga_io_1),
	.B(iMEMDATAOEN),
	.C(MEMDATAOut[1]),
	.D(data_out_left_i_m2_i_m2_Z[1]),
	.Y(net_0[1])
);
defparam \data_out_left_i_m2_i_m2_RNIHV43E[1] .INIT=16'h7530;
  CFG4 \data_out_left_i_m2_i_m2_RNIFT43E[0]  (
	.A(mcu_fpga_io_1),
	.B(iMEMDATAOEN),
	.C(MEMDATAOut[0]),
	.D(data_out_left_i_m2_i_m2_Z[0]),
	.Y(net_0[0])
);
defparam \data_out_left_i_m2_i_m2_RNIFT43E[0] .INIT=16'h7530;
// @15:18
  hamming_encoder codificador (
	.encoder_output(encoder_output[1:0]),
	.net_0(net_0[6:0]),
	.parity_bits_4_1_0(parity_bits_4_1[2]),
	.encoded_data_9_1_0(encoded_data_9_1[7])
);
// @15:19
  hamming_decoder decodificador (
	.MEMDATA_in(MEMDATA_in[11:0]),
	.ANB3(ANB3),
	.ANB2(ANB2),
	.ANB1(ANB1),
	.CO0(CO0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* hamming_top_design */

module fpga_top_design (
  data_out_right_i_m2_mb_0,
  MEMDATA_in,
  net_0,
  data_out_right_i_m2,
  MEMDATAOut,
  MEMDATAOut_m,
  SRAMCSN_c_0,
  MEMDATAOut_m_0_0,
  encoder_output12,
  encoder_output13,
  encoder_output14,
  encoder_output15,
  iMEMDATAOEN,
  SRAMWEN_c,
  g1_0,
  mcu_fpga_io_1_1z,
  teste_sb_0_GPIO_0_M2F
)
;
output data_out_right_i_m2_mb_0 ;
input [15:0] MEMDATA_in ;
output [15:0] net_0 /* synthesis syn_tristate = 1 */ ;
output [11:0] data_out_right_i_m2 ;
input [7:0] MEMDATAOut ;
input [15:8] MEMDATAOut_m ;
input SRAMCSN_c_0 ;
input MEMDATAOut_m_0_0 ;
output encoder_output12 ;
output encoder_output13 ;
output encoder_output14 ;
output encoder_output15 ;
input iMEMDATAOEN ;
input SRAMWEN_c ;
output g1_0 ;
output mcu_fpga_io_1_1z ;
input teste_sb_0_GPIO_0_M2F ;
wire data_out_right_i_m2_mb_0 ;
wire SRAMCSN_c_0 ;
wire MEMDATAOut_m_0_0 ;
wire encoder_output12 ;
wire encoder_output13 ;
wire encoder_output14 ;
wire encoder_output15 ;
wire iMEMDATAOEN ;
wire SRAMWEN_c ;
wire g1_0 ;
wire mcu_fpga_io_1_1z ;
wire teste_sb_0_GPIO_0_M2F ;
wire N_1585 ;
wire N_1586 ;
wire GND ;
wire VCC ;
  CFG4 mcu_fpga_io_1_RNIE5IFE3 (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(MEMDATAOut_m_0_0),
	.C(MEMDATA_in[9]),
	.D(mcu_fpga_io_1_1z),
	.Y(net_0[9])
);
defparam mcu_fpga_io_1_RNIE5IFE3.INIT=16'hCCDC;
  CFG2 mcu_fpga_io_1_RNIO34E3 (
	.A(mcu_fpga_io_1_1z),
	.B(teste_sb_0_GPIO_0_M2F),
	.Y(g1_0)
);
defparam mcu_fpga_io_1_RNIO34E3.INIT=4'h1;
// @14:17
  CFG2 mcu_fpga_io_1 (
	.A(SRAMWEN_c),
	.B(SRAMCSN_c_0),
	.Y(mcu_fpga_io_1_1z)
);
defparam mcu_fpga_io_1.INIT=4'h1;
  CFG4 mcu_fpga_io_1_RNIFU5LM (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(MEMDATAOut_m[15]),
	.C(MEMDATA_in[15]),
	.D(mcu_fpga_io_1_1z),
	.Y(net_0[15])
);
defparam mcu_fpga_io_1_RNIFU5LM.INIT=16'hCCDC;
  CFG4 mcu_fpga_io_1_RNICR5LM (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(MEMDATAOut_m[14]),
	.C(MEMDATA_in[14]),
	.D(mcu_fpga_io_1_1z),
	.Y(net_0[14])
);
defparam mcu_fpga_io_1_RNICR5LM.INIT=16'hCCDC;
  CFG4 mcu_fpga_io_1_RNI9O5LM (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(MEMDATAOut_m[13]),
	.C(MEMDATA_in[13]),
	.D(mcu_fpga_io_1_1z),
	.Y(net_0[13])
);
defparam mcu_fpga_io_1_RNI9O5LM.INIT=16'hCCDC;
  CFG4 mcu_fpga_io_1_RNI6L5LM (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(MEMDATAOut_m[12]),
	.C(MEMDATA_in[12]),
	.D(mcu_fpga_io_1_1z),
	.Y(net_0[12])
);
defparam mcu_fpga_io_1_RNI6L5LM.INIT=16'hCCDC;
  CFG4 mcu_fpga_io_1_RNIM9UDN (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(MEMDATAOut_m[11]),
	.C(MEMDATA_in[11]),
	.D(mcu_fpga_io_1_1z),
	.Y(net_0[11])
);
defparam mcu_fpga_io_1_RNIM9UDN.INIT=16'hCCDC;
  CFG4 mcu_fpga_io_1_RNIJ6UDN (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(MEMDATAOut_m[10]),
	.C(MEMDATA_in[10]),
	.D(mcu_fpga_io_1_1z),
	.Y(net_0[10])
);
defparam mcu_fpga_io_1_RNIJ6UDN.INIT=16'hCCDC;
  CFG4 mcu_fpga_io_1_RNICQRJ01 (
	.A(teste_sb_0_GPIO_0_M2F),
	.B(MEMDATAOut_m[8]),
	.C(MEMDATA_in[8]),
	.D(mcu_fpga_io_1_1z),
	.Y(net_0[8])
);
defparam mcu_fpga_io_1_RNICQRJ01.INIT=16'hCCDC;
// @14:25
  hamming_top_design modulo_hamming (
	.MEMDATAOut(MEMDATAOut[7:0]),
	.data_out_right_i_m2({data_out_right_i_m2[11:10], N_1585, data_out_right_i_m2[8:0]}),
	.net_0({net_0[15:10], N_1586, net_0[8:0]}),
	.MEMDATA_in(MEMDATA_in[11:0]),
	.data_out_right_i_m2_mb_0(data_out_right_i_m2_mb_0),
	.MEMDATAOut_m_0_0(MEMDATAOut_m_0_0),
	.iMEMDATAOEN(iMEMDATAOEN),
	.encoder_output15(encoder_output15),
	.encoder_output14(encoder_output14),
	.encoder_output13(encoder_output13),
	.encoder_output12(encoder_output12),
	.teste_sb_0_GPIO_0_M2F(teste_sb_0_GPIO_0_M2F),
	.mcu_fpga_io_1(mcu_fpga_io_1_1z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fpga_top_design */

module led_blink (
  john_counter_i,
  teste_sb_0_FIC_0_CLK,
  POWER_ON_RESET_N
)
;
output [3:0] john_counter_i ;
input teste_sb_0_FIC_0_CLK ;
input POWER_ON_RESET_N ;
wire teste_sb_0_FIC_0_CLK ;
wire POWER_ON_RESET_N ;
wire [20:0] reg_counter_Z;
wire [20:20] reg_counter_0;
wire [3:0] john_counter_Z;
wire [0:0] reg_counter_i;
wire [20:20] un1_reg_counter_0;
wire VCC ;
wire un1_reg_counter_cry_10_S ;
wire GND ;
wire un1_reg_counter_cry_9_S ;
wire un1_reg_counter_cry_8_S ;
wire un1_reg_counter_cry_7_S ;
wire un1_reg_counter_cry_6_S ;
wire un1_reg_counter_cry_5_S ;
wire un1_reg_counter_cry_4_S ;
wire un1_reg_counter_cry_3_S ;
wire un1_reg_counter_cry_2_S ;
wire un1_reg_counter_0_cry_1_S ;
wire un1_reg_counter_s_19_S ;
wire un1_reg_counter_cry_18_S ;
wire un1_reg_counter_cry_17_S ;
wire un1_reg_counter_cry_16_S ;
wire un1_reg_counter_cry_15_S ;
wire un1_reg_counter_cry_14_S ;
wire un1_reg_counter_cry_13_S ;
wire un1_reg_counter_cry_12_S ;
wire un1_reg_counter_cry_11_S ;
wire un1_reg_counter_cry_1_Z ;
wire un1_reg_counter_cry_1_S ;
wire un1_reg_counter_cry_1_Y ;
wire un1_reg_counter_cry_2_Z ;
wire un1_reg_counter_cry_2_Y ;
wire un1_reg_counter_cry_3_Z ;
wire un1_reg_counter_cry_3_Y ;
wire un1_reg_counter_cry_4_Z ;
wire un1_reg_counter_cry_4_Y ;
wire un1_reg_counter_cry_5_Z ;
wire un1_reg_counter_cry_5_Y ;
wire un1_reg_counter_cry_6_Z ;
wire un1_reg_counter_cry_6_Y ;
wire un1_reg_counter_cry_7_Z ;
wire un1_reg_counter_cry_7_Y ;
wire un1_reg_counter_cry_8_Z ;
wire un1_reg_counter_cry_8_Y ;
wire un1_reg_counter_cry_9_Z ;
wire un1_reg_counter_cry_9_Y ;
wire un1_reg_counter_cry_10_Z ;
wire un1_reg_counter_cry_10_Y ;
wire un1_reg_counter_cry_11_Z ;
wire un1_reg_counter_cry_11_Y ;
wire un1_reg_counter_cry_12_Z ;
wire un1_reg_counter_cry_12_Y ;
wire un1_reg_counter_cry_13_Z ;
wire un1_reg_counter_cry_13_Y ;
wire un1_reg_counter_cry_14_Z ;
wire un1_reg_counter_cry_14_Y ;
wire un1_reg_counter_cry_15_Z ;
wire un1_reg_counter_cry_15_Y ;
wire un1_reg_counter_cry_16_Z ;
wire un1_reg_counter_cry_16_Y ;
wire un1_reg_counter_cry_17_Z ;
wire un1_reg_counter_cry_17_Y ;
wire un1_reg_counter_s_19_FCO ;
wire un1_reg_counter_s_19_Y ;
wire un1_reg_counter_cry_18_Z ;
wire un1_reg_counter_cry_18_Y ;
wire un1_reg_counter_s_1_520_FCO ;
wire un1_reg_counter_s_1_520_S ;
wire un1_reg_counter_s_1_520_Y ;
wire un1_reg_counter_0_cry_1_Z ;
wire un1_reg_counter_0_cry_1_Y ;
wire un1_reg_counter_0_cry_2_Z ;
wire un1_reg_counter_0_cry_2_S ;
wire un1_reg_counter_0_cry_2_Y ;
wire un1_reg_counter_0_cry_3_Z ;
wire un1_reg_counter_0_cry_3_S ;
wire un1_reg_counter_0_cry_3_Y ;
wire un1_reg_counter_0_cry_4_Z ;
wire un1_reg_counter_0_cry_4_S ;
wire un1_reg_counter_0_cry_4_Y ;
wire un1_reg_counter_0_cry_5_Z ;
wire un1_reg_counter_0_cry_5_S ;
wire un1_reg_counter_0_cry_5_Y ;
wire un1_reg_counter_0_cry_6_Z ;
wire un1_reg_counter_0_cry_6_S ;
wire un1_reg_counter_0_cry_6_Y ;
wire un1_reg_counter_0_cry_7_Z ;
wire un1_reg_counter_0_cry_7_S ;
wire un1_reg_counter_0_cry_7_Y ;
wire un1_reg_counter_0_cry_8_Z ;
wire un1_reg_counter_0_cry_8_S ;
wire un1_reg_counter_0_cry_8_Y ;
wire un1_reg_counter_0_cry_9_Z ;
wire un1_reg_counter_0_cry_9_S ;
wire un1_reg_counter_0_cry_9_Y ;
wire un1_reg_counter_0_cry_10_Z ;
wire un1_reg_counter_0_cry_10_S ;
wire un1_reg_counter_0_cry_10_Y ;
wire un1_reg_counter_0_cry_11_Z ;
wire un1_reg_counter_0_cry_11_S ;
wire un1_reg_counter_0_cry_11_Y ;
wire un1_reg_counter_0_cry_12_Z ;
wire un1_reg_counter_0_cry_12_S ;
wire un1_reg_counter_0_cry_12_Y ;
wire un1_reg_counter_0_cry_13_Z ;
wire un1_reg_counter_0_cry_13_S ;
wire un1_reg_counter_0_cry_13_Y ;
wire un1_reg_counter_0_cry_14_Z ;
wire un1_reg_counter_0_cry_14_S ;
wire un1_reg_counter_0_cry_14_Y ;
wire un1_reg_counter_0_cry_15_Z ;
wire un1_reg_counter_0_cry_15_S ;
wire un1_reg_counter_0_cry_15_Y ;
wire un1_reg_counter_0_cry_16_Z ;
wire un1_reg_counter_0_cry_16_S ;
wire un1_reg_counter_0_cry_16_Y ;
wire un1_reg_counter_0_cry_17_Z ;
wire un1_reg_counter_0_cry_17_S ;
wire un1_reg_counter_0_cry_17_Y ;
wire un1_reg_counter_0_cry_18_Z ;
wire un1_reg_counter_0_cry_18_S ;
wire un1_reg_counter_0_cry_18_Y ;
wire un1_reg_counter_0_s_20_FCO ;
wire un1_reg_counter_0_s_20_Y ;
wire un1_reg_counter_0_cry_19_Z ;
wire un1_reg_counter_0_cry_19_S ;
wire un1_reg_counter_0_cry_19_Y ;
  CLKINT \reg_counter_inferred_clock_RNIH1594[20]  (
	.Y(reg_counter_Z[20]),
	.A(reg_counter_0[20])
);
  CFG1 \john_counter_RNINAN55[0]  (
	.A(john_counter_Z[0]),
	.Y(john_counter_i[0])
);
defparam \john_counter_RNINAN55[0] .INIT=2'h1;
  CFG1 \john_counter_RNIOBN55[1]  (
	.A(john_counter_Z[1]),
	.Y(john_counter_i[1])
);
defparam \john_counter_RNIOBN55[1] .INIT=2'h1;
  CFG1 \john_counter_RNIPCN55[2]  (
	.A(john_counter_Z[2]),
	.Y(john_counter_i[2])
);
defparam \john_counter_RNIPCN55[2] .INIT=2'h1;
  CFG1 \john_counter_RNIQDN55[3]  (
	.A(john_counter_Z[3]),
	.Y(john_counter_i[3])
);
defparam \john_counter_RNIQDN55[3] .INIT=2'h1;
  CFG1 \reg_counter_RNO[0]  (
	.A(reg_counter_Z[0]),
	.Y(reg_counter_i[0])
);
defparam \reg_counter_RNO[0] .INIT=2'h1;
// @18:47
  SLE \reg_counter[10]  (
	.Q(reg_counter_Z[10]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[9]  (
	.Q(reg_counter_Z[9]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[8]  (
	.Q(reg_counter_Z[8]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[7]  (
	.Q(reg_counter_Z[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[6]  (
	.Q(reg_counter_Z[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[5]  (
	.Q(reg_counter_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[4]  (
	.Q(reg_counter_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[3]  (
	.Q(reg_counter_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[2]  (
	.Q(reg_counter_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[1]  (
	.Q(reg_counter_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_0_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[0]  (
	.Q(reg_counter_Z[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(reg_counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:66
  SLE \john_counter[3]  (
	.Q(john_counter_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(reg_counter_Z[20]),
	.D(john_counter_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:66
  SLE \john_counter[2]  (
	.Q(john_counter_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(reg_counter_Z[20]),
	.D(john_counter_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:66
  SLE \john_counter[1]  (
	.Q(john_counter_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(reg_counter_Z[20]),
	.D(john_counter_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:66
  SLE \john_counter[0]  (
	.Q(john_counter_Z[0]),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(reg_counter_Z[20]),
	.D(john_counter_i[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[20]  (
	.Q(reg_counter_0[20]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_0[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[19]  (
	.Q(reg_counter_Z[19]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_s_19_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[18]  (
	.Q(reg_counter_Z[18]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_18_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[17]  (
	.Q(reg_counter_Z[17]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_17_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[16]  (
	.Q(reg_counter_Z[16]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[15]  (
	.Q(reg_counter_Z[15]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[14]  (
	.Q(reg_counter_Z[14]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[13]  (
	.Q(reg_counter_Z[13]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[12]  (
	.Q(reg_counter_Z[12]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:47
  SLE \reg_counter[11]  (
	.Q(reg_counter_Z[11]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(un1_reg_counter_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:52
  ARI1 un1_reg_counter_cry_1 (
	.FCO(un1_reg_counter_cry_1_Z),
	.S(un1_reg_counter_cry_1_S),
	.Y(un1_reg_counter_cry_1_Y),
	.B(reg_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(reg_counter_Z[0])
);
defparam un1_reg_counter_cry_1.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_2 (
	.FCO(un1_reg_counter_cry_2_Z),
	.S(un1_reg_counter_cry_2_S),
	.Y(un1_reg_counter_cry_2_Y),
	.B(reg_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_1_Z)
);
defparam un1_reg_counter_cry_2.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_3 (
	.FCO(un1_reg_counter_cry_3_Z),
	.S(un1_reg_counter_cry_3_S),
	.Y(un1_reg_counter_cry_3_Y),
	.B(reg_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_2_Z)
);
defparam un1_reg_counter_cry_3.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_4 (
	.FCO(un1_reg_counter_cry_4_Z),
	.S(un1_reg_counter_cry_4_S),
	.Y(un1_reg_counter_cry_4_Y),
	.B(reg_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_3_Z)
);
defparam un1_reg_counter_cry_4.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_5 (
	.FCO(un1_reg_counter_cry_5_Z),
	.S(un1_reg_counter_cry_5_S),
	.Y(un1_reg_counter_cry_5_Y),
	.B(reg_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_4_Z)
);
defparam un1_reg_counter_cry_5.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_6 (
	.FCO(un1_reg_counter_cry_6_Z),
	.S(un1_reg_counter_cry_6_S),
	.Y(un1_reg_counter_cry_6_Y),
	.B(reg_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_5_Z)
);
defparam un1_reg_counter_cry_6.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_7 (
	.FCO(un1_reg_counter_cry_7_Z),
	.S(un1_reg_counter_cry_7_S),
	.Y(un1_reg_counter_cry_7_Y),
	.B(reg_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_6_Z)
);
defparam un1_reg_counter_cry_7.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_8 (
	.FCO(un1_reg_counter_cry_8_Z),
	.S(un1_reg_counter_cry_8_S),
	.Y(un1_reg_counter_cry_8_Y),
	.B(reg_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_7_Z)
);
defparam un1_reg_counter_cry_8.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_9 (
	.FCO(un1_reg_counter_cry_9_Z),
	.S(un1_reg_counter_cry_9_S),
	.Y(un1_reg_counter_cry_9_Y),
	.B(reg_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_8_Z)
);
defparam un1_reg_counter_cry_9.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_10 (
	.FCO(un1_reg_counter_cry_10_Z),
	.S(un1_reg_counter_cry_10_S),
	.Y(un1_reg_counter_cry_10_Y),
	.B(reg_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_9_Z)
);
defparam un1_reg_counter_cry_10.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_11 (
	.FCO(un1_reg_counter_cry_11_Z),
	.S(un1_reg_counter_cry_11_S),
	.Y(un1_reg_counter_cry_11_Y),
	.B(reg_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_10_Z)
);
defparam un1_reg_counter_cry_11.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_12 (
	.FCO(un1_reg_counter_cry_12_Z),
	.S(un1_reg_counter_cry_12_S),
	.Y(un1_reg_counter_cry_12_Y),
	.B(reg_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_11_Z)
);
defparam un1_reg_counter_cry_12.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_13 (
	.FCO(un1_reg_counter_cry_13_Z),
	.S(un1_reg_counter_cry_13_S),
	.Y(un1_reg_counter_cry_13_Y),
	.B(reg_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_12_Z)
);
defparam un1_reg_counter_cry_13.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_14 (
	.FCO(un1_reg_counter_cry_14_Z),
	.S(un1_reg_counter_cry_14_S),
	.Y(un1_reg_counter_cry_14_Y),
	.B(reg_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_13_Z)
);
defparam un1_reg_counter_cry_14.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_15 (
	.FCO(un1_reg_counter_cry_15_Z),
	.S(un1_reg_counter_cry_15_S),
	.Y(un1_reg_counter_cry_15_Y),
	.B(reg_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_14_Z)
);
defparam un1_reg_counter_cry_15.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_16 (
	.FCO(un1_reg_counter_cry_16_Z),
	.S(un1_reg_counter_cry_16_S),
	.Y(un1_reg_counter_cry_16_Y),
	.B(reg_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_15_Z)
);
defparam un1_reg_counter_cry_16.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_17 (
	.FCO(un1_reg_counter_cry_17_Z),
	.S(un1_reg_counter_cry_17_S),
	.Y(un1_reg_counter_cry_17_Y),
	.B(reg_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_16_Z)
);
defparam un1_reg_counter_cry_17.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_s_19 (
	.FCO(un1_reg_counter_s_19_FCO),
	.S(un1_reg_counter_s_19_S),
	.Y(un1_reg_counter_s_19_Y),
	.B(reg_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_18_Z)
);
defparam un1_reg_counter_s_19.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_cry_18 (
	.FCO(un1_reg_counter_cry_18_Z),
	.S(un1_reg_counter_cry_18_S),
	.Y(un1_reg_counter_cry_18_Y),
	.B(reg_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_cry_17_Z)
);
defparam un1_reg_counter_cry_18.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_s_1_520 (
	.FCO(un1_reg_counter_s_1_520_FCO),
	.S(un1_reg_counter_s_1_520_S),
	.Y(un1_reg_counter_s_1_520_Y),
	.B(reg_counter_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_reg_counter_s_1_520.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_1 (
	.FCO(un1_reg_counter_0_cry_1_Z),
	.S(un1_reg_counter_0_cry_1_S),
	.Y(un1_reg_counter_0_cry_1_Y),
	.B(reg_counter_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_s_1_520_FCO)
);
defparam un1_reg_counter_0_cry_1.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_2 (
	.FCO(un1_reg_counter_0_cry_2_Z),
	.S(un1_reg_counter_0_cry_2_S),
	.Y(un1_reg_counter_0_cry_2_Y),
	.B(reg_counter_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_1_Z)
);
defparam un1_reg_counter_0_cry_2.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_3 (
	.FCO(un1_reg_counter_0_cry_3_Z),
	.S(un1_reg_counter_0_cry_3_S),
	.Y(un1_reg_counter_0_cry_3_Y),
	.B(reg_counter_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_2_Z)
);
defparam un1_reg_counter_0_cry_3.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_4 (
	.FCO(un1_reg_counter_0_cry_4_Z),
	.S(un1_reg_counter_0_cry_4_S),
	.Y(un1_reg_counter_0_cry_4_Y),
	.B(reg_counter_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_3_Z)
);
defparam un1_reg_counter_0_cry_4.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_5 (
	.FCO(un1_reg_counter_0_cry_5_Z),
	.S(un1_reg_counter_0_cry_5_S),
	.Y(un1_reg_counter_0_cry_5_Y),
	.B(reg_counter_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_4_Z)
);
defparam un1_reg_counter_0_cry_5.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_6 (
	.FCO(un1_reg_counter_0_cry_6_Z),
	.S(un1_reg_counter_0_cry_6_S),
	.Y(un1_reg_counter_0_cry_6_Y),
	.B(reg_counter_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_5_Z)
);
defparam un1_reg_counter_0_cry_6.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_7 (
	.FCO(un1_reg_counter_0_cry_7_Z),
	.S(un1_reg_counter_0_cry_7_S),
	.Y(un1_reg_counter_0_cry_7_Y),
	.B(reg_counter_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_6_Z)
);
defparam un1_reg_counter_0_cry_7.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_8 (
	.FCO(un1_reg_counter_0_cry_8_Z),
	.S(un1_reg_counter_0_cry_8_S),
	.Y(un1_reg_counter_0_cry_8_Y),
	.B(reg_counter_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_7_Z)
);
defparam un1_reg_counter_0_cry_8.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_9 (
	.FCO(un1_reg_counter_0_cry_9_Z),
	.S(un1_reg_counter_0_cry_9_S),
	.Y(un1_reg_counter_0_cry_9_Y),
	.B(reg_counter_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_8_Z)
);
defparam un1_reg_counter_0_cry_9.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_10 (
	.FCO(un1_reg_counter_0_cry_10_Z),
	.S(un1_reg_counter_0_cry_10_S),
	.Y(un1_reg_counter_0_cry_10_Y),
	.B(reg_counter_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_9_Z)
);
defparam un1_reg_counter_0_cry_10.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_11 (
	.FCO(un1_reg_counter_0_cry_11_Z),
	.S(un1_reg_counter_0_cry_11_S),
	.Y(un1_reg_counter_0_cry_11_Y),
	.B(reg_counter_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_10_Z)
);
defparam un1_reg_counter_0_cry_11.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_12 (
	.FCO(un1_reg_counter_0_cry_12_Z),
	.S(un1_reg_counter_0_cry_12_S),
	.Y(un1_reg_counter_0_cry_12_Y),
	.B(reg_counter_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_11_Z)
);
defparam un1_reg_counter_0_cry_12.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_13 (
	.FCO(un1_reg_counter_0_cry_13_Z),
	.S(un1_reg_counter_0_cry_13_S),
	.Y(un1_reg_counter_0_cry_13_Y),
	.B(reg_counter_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_12_Z)
);
defparam un1_reg_counter_0_cry_13.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_14 (
	.FCO(un1_reg_counter_0_cry_14_Z),
	.S(un1_reg_counter_0_cry_14_S),
	.Y(un1_reg_counter_0_cry_14_Y),
	.B(reg_counter_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_13_Z)
);
defparam un1_reg_counter_0_cry_14.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_15 (
	.FCO(un1_reg_counter_0_cry_15_Z),
	.S(un1_reg_counter_0_cry_15_S),
	.Y(un1_reg_counter_0_cry_15_Y),
	.B(reg_counter_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_14_Z)
);
defparam un1_reg_counter_0_cry_15.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_16 (
	.FCO(un1_reg_counter_0_cry_16_Z),
	.S(un1_reg_counter_0_cry_16_S),
	.Y(un1_reg_counter_0_cry_16_Y),
	.B(reg_counter_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_15_Z)
);
defparam un1_reg_counter_0_cry_16.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_17 (
	.FCO(un1_reg_counter_0_cry_17_Z),
	.S(un1_reg_counter_0_cry_17_S),
	.Y(un1_reg_counter_0_cry_17_Y),
	.B(reg_counter_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_16_Z)
);
defparam un1_reg_counter_0_cry_17.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_18 (
	.FCO(un1_reg_counter_0_cry_18_Z),
	.S(un1_reg_counter_0_cry_18_S),
	.Y(un1_reg_counter_0_cry_18_Y),
	.B(reg_counter_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_17_Z)
);
defparam un1_reg_counter_0_cry_18.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_s_20 (
	.FCO(un1_reg_counter_0_s_20_FCO),
	.S(un1_reg_counter_0[20]),
	.Y(un1_reg_counter_0_s_20_Y),
	.B(reg_counter_0[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_19_Z)
);
defparam un1_reg_counter_0_s_20.INIT=20'h4AA00;
// @18:52
  ARI1 un1_reg_counter_0_cry_19 (
	.FCO(un1_reg_counter_0_cry_19_Z),
	.S(un1_reg_counter_0_cry_19_S),
	.Y(un1_reg_counter_0_cry_19_Y),
	.B(reg_counter_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_reg_counter_0_cry_18_Z)
);
defparam un1_reg_counter_0_cry_19.INIT=20'h4AA00;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* led_blink */

module TAMPER_C0_TAMPER_C0_0_TAMPER (
  Ram_intferface_0_o_reset_n
)
;
input Ram_intferface_0_o_reset_n ;
wire Ram_intferface_0_o_reset_n ;
wire [3:0] DETECT_CATEGORY;
wire JTAG_ACTIVE ;
wire LOCK_TAMPER_DETECT ;
wire MESH_SHORT_ERROR ;
wire CLK_ERROR ;
wire DETECT_ATTEMPT ;
wire DETECT_FAIL ;
wire DIGEST_ERROR ;
wire POWERUP_DIGEST_ERROR ;
wire SC_ROM_DIGEST_ERROR ;
wire TAMPER_CHANGE_STROBE ;
wire VCC ;
wire GND ;
// @9:31
  TAMPER TAMPER_INST (
	.JTAG_ACTIVE(JTAG_ACTIVE),
	.LOCK_TAMPER_DETECT(LOCK_TAMPER_DETECT),
	.MESH_SHORT_ERROR(MESH_SHORT_ERROR),
	.CLK_ERROR(CLK_ERROR),
	.DETECT_CATEGORY(DETECT_CATEGORY[3:0]),
	.DETECT_ATTEMPT(DETECT_ATTEMPT),
	.DETECT_FAIL(DETECT_FAIL),
	.DIGEST_ERROR(DIGEST_ERROR),
	.POWERUP_DIGEST_ERROR(POWERUP_DIGEST_ERROR),
	.SC_ROM_DIGEST_ERROR(SC_ROM_DIGEST_ERROR),
	.TAMPER_CHANGE_STROBE(TAMPER_CHANGE_STROBE),
	.LOCKDOWN_ALL_N(VCC),
	.DISABLE_ALL_IOS_N(VCC),
	.RESET_N(Ram_intferface_0_o_reset_n),
	.ZEROIZE_N(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TAMPER_C0_TAMPER_C0_0_TAMPER */

module TAMPER_C0 (
  Ram_intferface_0_o_reset_n
)
;
input Ram_intferface_0_o_reset_n ;
wire Ram_intferface_0_o_reset_n ;
wire GND ;
wire VCC ;
// @10:117
  TAMPER_C0_TAMPER_C0_0_TAMPER TAMPER_C0_0 (
	.Ram_intferface_0_o_reset_n(Ram_intferface_0_o_reset_n)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TAMPER_C0 */

module TPSRAM_C0_TPSRAM_C0_0_TPSRAM (
  Ram_intferface_0_o_TPSRAM_WADDR_sv,
  Ram_intferface_0_o_TPSRAM_WD,
  Ram_intferface_0_o_TPSRAM_RADDR_sv,
  TPSRAM_C0_0_RD,
  Ram_intferface_0_o_TPSRAM_WEN,
  Ram_intferface_0_o_TPSRAM_REN,
  teste_sb_0_FIC_0_CLK
)
;
input [5:0] Ram_intferface_0_o_TPSRAM_WADDR_sv ;
input [7:0] Ram_intferface_0_o_TPSRAM_WD ;
input [5:0] Ram_intferface_0_o_TPSRAM_RADDR_sv ;
output [7:0] TPSRAM_C0_0_RD ;
input Ram_intferface_0_o_TPSRAM_WEN ;
input Ram_intferface_0_o_TPSRAM_REN ;
input teste_sb_0_FIC_0_CLK ;
wire Ram_intferface_0_o_TPSRAM_WEN ;
wire Ram_intferface_0_o_TPSRAM_REN ;
wire teste_sb_0_FIC_0_CLK ;
wire [17:8] TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_A_DOUT;
wire [17:0] TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_B_DOUT;
wire TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_BUSY ;
wire VCC ;
wire GND ;
// @11:29
  RAM1K18 TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0 (
	.A_DOUT({TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_A_DOUT[17:8], TPSRAM_C0_0_RD[7:0]}),
	.B_DOUT(TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_B_DOUT[17:0]),
	.BUSY(TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0_BUSY),
	.A_CLK(teste_sb_0_FIC_0_CLK),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({Ram_intferface_0_o_TPSRAM_REN, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({GND, GND, GND, GND, GND, Ram_intferface_0_o_TPSRAM_RADDR_sv[5:0], GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(teste_sb_0_FIC_0_CLK),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({Ram_intferface_0_o_TPSRAM_WEN, VCC, VCC}),
	.B_DOUT_ARST_N(GND),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Ram_intferface_0_o_TPSRAM_WD[7:0]}),
	.B_ADDR({GND, GND, GND, GND, GND, Ram_intferface_0_o_TPSRAM_WADDR_sv[5:0], GND, GND, GND}),
	.B_WEN({GND, VCC}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TPSRAM_C0_TPSRAM_C0_0_TPSRAM */

module TPSRAM_C0 (
  TPSRAM_C0_0_RD,
  Ram_intferface_0_o_TPSRAM_RADDR_sv,
  Ram_intferface_0_o_TPSRAM_WD,
  Ram_intferface_0_o_TPSRAM_WADDR_sv,
  teste_sb_0_FIC_0_CLK,
  Ram_intferface_0_o_TPSRAM_REN,
  Ram_intferface_0_o_TPSRAM_WEN
)
;
output [7:0] TPSRAM_C0_0_RD ;
input [5:0] Ram_intferface_0_o_TPSRAM_RADDR_sv ;
input [7:0] Ram_intferface_0_o_TPSRAM_WD ;
input [5:0] Ram_intferface_0_o_TPSRAM_WADDR_sv ;
input teste_sb_0_FIC_0_CLK ;
input Ram_intferface_0_o_TPSRAM_REN ;
input Ram_intferface_0_o_TPSRAM_WEN ;
wire teste_sb_0_FIC_0_CLK ;
wire Ram_intferface_0_o_TPSRAM_REN ;
wire Ram_intferface_0_o_TPSRAM_WEN ;
wire GND ;
wire VCC ;
// @12:106
  TPSRAM_C0_TPSRAM_C0_0_TPSRAM TPSRAM_C0_0 (
	.Ram_intferface_0_o_TPSRAM_WADDR_sv(Ram_intferface_0_o_TPSRAM_WADDR_sv[5:0]),
	.Ram_intferface_0_o_TPSRAM_WD(Ram_intferface_0_o_TPSRAM_WD[7:0]),
	.Ram_intferface_0_o_TPSRAM_RADDR_sv(Ram_intferface_0_o_TPSRAM_RADDR_sv[5:0]),
	.TPSRAM_C0_0_RD(TPSRAM_C0_0_RD[7:0]),
	.Ram_intferface_0_o_TPSRAM_WEN(Ram_intferface_0_o_TPSRAM_WEN),
	.Ram_intferface_0_o_TPSRAM_REN(Ram_intferface_0_o_TPSRAM_REN),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TPSRAM_C0 */

module Ram_intferface (
  TPSRAM_C0_0_RD,
  Ram_intferface_0_o_TPSRAM_RADDR_sv,
  Ram_intferface_0_o_TPSRAM_WADDR_sv,
  Ram_intferface_0_o_TPSRAM_WD,
  Ram_intferface_0_o_reset_n,
  Ram_intferface_0_o_TPSRAM_REN,
  Ram_intferface_0_o_TPSRAM_WEN,
  teste_sb_0_FIC_0_CLK,
  POWER_ON_RESET_N
)
;
input [7:0] TPSRAM_C0_0_RD ;
output [5:0] Ram_intferface_0_o_TPSRAM_RADDR_sv ;
output [5:0] Ram_intferface_0_o_TPSRAM_WADDR_sv ;
output [7:0] Ram_intferface_0_o_TPSRAM_WD ;
output Ram_intferface_0_o_reset_n ;
output Ram_intferface_0_o_TPSRAM_REN ;
output Ram_intferface_0_o_TPSRAM_WEN ;
input teste_sb_0_FIC_0_CLK ;
input POWER_ON_RESET_N ;
wire Ram_intferface_0_o_reset_n ;
wire Ram_intferface_0_o_TPSRAM_REN ;
wire Ram_intferface_0_o_TPSRAM_WEN ;
wire teste_sb_0_FIC_0_CLK ;
wire POWER_ON_RESET_N ;
wire [15:0] counter_Z;
wire [15:15] counter_s_Z;
wire [14:0] counter_s;
wire [7:0] expected_data_Z;
wire [7:7] expected_data_s_Z;
wire [6:0] expected_data_s;
wire [7:0] next_data_Z;
wire [7:7] next_data_s_Z;
wire [6:0] next_data_s;
wire [5:1] next_addr_Z;
wire [5:0] o_TPSRAM_RADDR_sv_6_Z;
wire [1:0] state_tpsram_access_6;
wire [5:0] next_addr_6_Z;
wire [14:0] counter_cry_Z;
wire [14:0] counter_cry_Y;
wire [15:15] counter_s_FCO;
wire [15:15] counter_s_Y;
wire [6:0] expected_data_cry_Z;
wire [6:0] expected_data_cry_Y;
wire [7:7] expected_data_s_FCO;
wire [7:7] expected_data_s_Y;
wire [6:0] next_data_cry_Z;
wire [6:0] next_data_cry_Y;
wire [7:7] next_data_s_FCO;
wire [7:7] next_data_s_Y;
wire [1:1] state_tpsram_access_6_0_a2_0_6_Z;
wire [1:1] state_tpsram_access_6_0_a2_0_0_Z;
wire [1:1] state_tpsram_access_6_0_a2_0_10_Z;
wire [1:1] state_tpsram_access_6_0_a2_0_9;
wire [1:1] state_tpsram_access_6_0_a2_0_14;
wire [1:1] state_tpsram_access_6_0_a2_0_12;
wire VCC ;
wire N_161_i ;
wire GND ;
wire expected_datae ;
wire N_6_i ;
wire N_133_i ;
wire N_61_i ;
wire N_145_i ;
wire N_17 ;
wire state_tpsram_access30_i ;
wire un1_state_tpsram_access26_3_i_0_Z ;
wire N_13_i ;
wire N_1043_i ;
wire N_148_i ;
wire expected_data ;
wire N_176_i ;
wire N_65_i ;
wire next_data ;
wire counter ;
wire un1_state_tpsram_access27_i ;
wire counter_s_517_FCO ;
wire counter_s_517_S ;
wire counter_s_517_Y ;
wire expected_data_s_518_FCO ;
wire expected_data_s_518_S ;
wire expected_data_s_518_Y ;
wire next_data_s_519_FCO ;
wire next_data_s_519_S ;
wire next_data_s_519_Y ;
wire un1_state_tpsram_access26_5_i_o2_Z ;
wire un1_state_tpsram_access26_6_0_Z ;
wire N_182 ;
wire state_tpsram_access_6_m5s4_1_0_Z ;
wire N_195 ;
wire un9_next_addr_c2 ;
wire N_194 ;
wire un1_i_TPSRAM_RD_sv_NE_3_Z ;
wire un1_i_TPSRAM_RD_sv_NE_2_Z ;
wire un1_i_TPSRAM_RD_sv_NE_1_Z ;
wire un1_i_TPSRAM_RD_sv_NE_0_Z ;
wire un1_state_tpsram_access26_5_i_o2_3_Z ;
wire un9_next_addr_c4 ;
wire tpsram_test_complete7 ;
wire N_186 ;
wire N_188 ;
// @7:61
  SLE \counter[15]  (
	.Q(counter_Z[15]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s_Z[15]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[14]  (
	.Q(counter_Z[14]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[14]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[13]  (
	.Q(counter_Z[13]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[13]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[12]  (
	.Q(counter_Z[12]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[12]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[11]  (
	.Q(counter_Z[11]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[11]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[10]  (
	.Q(counter_Z[10]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[10]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[9]  (
	.Q(counter_Z[9]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[9]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[8]  (
	.Q(counter_Z[8]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[8]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[7]  (
	.Q(counter_Z[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[7]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[6]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[5]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[4]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[3]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[2]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[1]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(counter_s[0]),
	.EN(N_161_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[7]  (
	.Q(expected_data_Z[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s_Z[7]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[6]  (
	.Q(expected_data_Z[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[6]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[5]  (
	.Q(expected_data_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[5]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[4]  (
	.Q(expected_data_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[4]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[3]  (
	.Q(expected_data_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[3]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[2]  (
	.Q(expected_data_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[2]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[1]  (
	.Q(expected_data_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[1]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \expected_data[0]  (
	.Q(expected_data_Z[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(expected_data_s[0]),
	.EN(expected_datae),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[7]  (
	.Q(next_data_Z[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s_Z[7]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[6]  (
	.Q(next_data_Z[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[6]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[5]  (
	.Q(next_data_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[5]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[4]  (
	.Q(next_data_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[4]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[3]  (
	.Q(next_data_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[3]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[2]  (
	.Q(next_data_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[2]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[1]  (
	.Q(next_data_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[1]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_data[0]  (
	.Q(next_data_Z[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_s[0]),
	.EN(N_6_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE o_TPSRAM_WEN (
	.Q(Ram_intferface_0_o_TPSRAM_WEN),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_133_i),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE o_TPSRAM_REN (
	.Q(Ram_intferface_0_o_TPSRAM_REN),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_145_i),
	.EN(N_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE o_reset_n (
	.Q(Ram_intferface_0_o_reset_n),
	.ADn(GND),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(state_tpsram_access30_i),
	.EN(un1_state_tpsram_access26_3_i_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \o_TPSRAM_WADDR_sv[3]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_Z[3]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WADDR_sv[2]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_Z[2]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WADDR_sv[1]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_Z[1]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WADDR_sv[0]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_1043_i),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[7]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[7]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[7]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[6]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[6]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[6]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[5]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[5]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[4]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[4]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[3]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[3]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[2]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[2]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[1]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[1]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WD[0]  (
	.Q(Ram_intferface_0_o_TPSRAM_WD[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_data_Z[0]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_RADDR_sv[3]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(o_TPSRAM_RADDR_sv_6_Z[3]),
	.EN(N_148_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \o_TPSRAM_RADDR_sv[2]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(o_TPSRAM_RADDR_sv_6_Z[2]),
	.EN(N_148_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \o_TPSRAM_RADDR_sv[1]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(o_TPSRAM_RADDR_sv_6_Z[1]),
	.EN(N_148_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \o_TPSRAM_RADDR_sv[0]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[0]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(o_TPSRAM_RADDR_sv_6_Z[0]),
	.EN(N_148_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \state_tpsram_access[2]  (
	.Q(expected_data),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(N_176_i),
	.EN(N_65_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \state_tpsram_access[1]  (
	.Q(next_data),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(state_tpsram_access_6[1]),
	.EN(N_65_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \state_tpsram_access[0]  (
	.Q(counter),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(state_tpsram_access_6[0]),
	.EN(N_65_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_addr[5]  (
	.Q(next_addr_Z[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_6_Z[5]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_addr[4]  (
	.Q(next_addr_Z[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_6_Z[4]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_addr[3]  (
	.Q(next_addr_Z[3]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_6_Z[3]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_addr[2]  (
	.Q(next_addr_Z[2]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_6_Z[2]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_addr[1]  (
	.Q(next_addr_Z[1]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_6_Z[1]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \next_addr[0]  (
	.Q(N_1043_i),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_6_Z[0]),
	.EN(un1_state_tpsram_access27_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \o_TPSRAM_WADDR_sv[5]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_Z[5]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_WADDR_sv[4]  (
	.Q(Ram_intferface_0_o_TPSRAM_WADDR_sv[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(next_addr_Z[4]),
	.EN(N_61_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_13_i)
);
// @7:61
  SLE \o_TPSRAM_RADDR_sv[5]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[5]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(o_TPSRAM_RADDR_sv_6_Z[5]),
	.EN(N_148_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  SLE \o_TPSRAM_RADDR_sv[4]  (
	.Q(Ram_intferface_0_o_TPSRAM_RADDR_sv[4]),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(teste_sb_0_FIC_0_CLK),
	.D(o_TPSRAM_RADDR_sv_6_Z[4]),
	.EN(N_148_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @7:61
  ARI1 counter_s_517 (
	.FCO(counter_s_517_FCO),
	.S(counter_s_517_S),
	.Y(counter_s_517_Y),
	.B(counter),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam counter_s_517.INIT=20'h4AA00;
// @7:61
  ARI1 \counter_cry[0]  (
	.FCO(counter_cry_Z[0]),
	.S(counter_s[0]),
	.Y(counter_cry_Y[0]),
	.B(counter),
	.C(counter_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(counter_s_517_FCO)
);
defparam \counter_cry[0] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[1]  (
	.FCO(counter_cry_Z[1]),
	.S(counter_s[1]),
	.Y(counter_cry_Y[1]),
	.B(counter),
	.C(counter_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[0])
);
defparam \counter_cry[1] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[2]  (
	.FCO(counter_cry_Z[2]),
	.S(counter_s[2]),
	.Y(counter_cry_Y[2]),
	.B(counter),
	.C(counter_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[1])
);
defparam \counter_cry[2] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[3]  (
	.FCO(counter_cry_Z[3]),
	.S(counter_s[3]),
	.Y(counter_cry_Y[3]),
	.B(counter),
	.C(counter_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[2])
);
defparam \counter_cry[3] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[4]  (
	.FCO(counter_cry_Z[4]),
	.S(counter_s[4]),
	.Y(counter_cry_Y[4]),
	.B(counter),
	.C(counter_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[3])
);
defparam \counter_cry[4] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[5]  (
	.FCO(counter_cry_Z[5]),
	.S(counter_s[5]),
	.Y(counter_cry_Y[5]),
	.B(counter),
	.C(counter_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[4])
);
defparam \counter_cry[5] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[6]  (
	.FCO(counter_cry_Z[6]),
	.S(counter_s[6]),
	.Y(counter_cry_Y[6]),
	.B(counter),
	.C(counter_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[5])
);
defparam \counter_cry[6] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[7]  (
	.FCO(counter_cry_Z[7]),
	.S(counter_s[7]),
	.Y(counter_cry_Y[7]),
	.B(counter),
	.C(counter_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[6])
);
defparam \counter_cry[7] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[8]  (
	.FCO(counter_cry_Z[8]),
	.S(counter_s[8]),
	.Y(counter_cry_Y[8]),
	.B(counter),
	.C(counter_Z[8]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[7])
);
defparam \counter_cry[8] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[9]  (
	.FCO(counter_cry_Z[9]),
	.S(counter_s[9]),
	.Y(counter_cry_Y[9]),
	.B(counter),
	.C(counter_Z[9]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[8])
);
defparam \counter_cry[9] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[10]  (
	.FCO(counter_cry_Z[10]),
	.S(counter_s[10]),
	.Y(counter_cry_Y[10]),
	.B(counter),
	.C(counter_Z[10]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[9])
);
defparam \counter_cry[10] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[11]  (
	.FCO(counter_cry_Z[11]),
	.S(counter_s[11]),
	.Y(counter_cry_Y[11]),
	.B(counter),
	.C(counter_Z[11]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[10])
);
defparam \counter_cry[11] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[12]  (
	.FCO(counter_cry_Z[12]),
	.S(counter_s[12]),
	.Y(counter_cry_Y[12]),
	.B(counter),
	.C(counter_Z[12]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[11])
);
defparam \counter_cry[12] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[13]  (
	.FCO(counter_cry_Z[13]),
	.S(counter_s[13]),
	.Y(counter_cry_Y[13]),
	.B(counter),
	.C(counter_Z[13]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[12])
);
defparam \counter_cry[13] .INIT=20'h48800;
// @7:61
  ARI1 \counter_s[15]  (
	.FCO(counter_s_FCO[15]),
	.S(counter_s_Z[15]),
	.Y(counter_s_Y[15]),
	.B(counter),
	.C(counter_Z[15]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[14])
);
defparam \counter_s[15] .INIT=20'h48800;
// @7:61
  ARI1 \counter_cry[14]  (
	.FCO(counter_cry_Z[14]),
	.S(counter_s[14]),
	.Y(counter_cry_Y[14]),
	.B(counter),
	.C(counter_Z[14]),
	.D(GND),
	.A(VCC),
	.FCI(counter_cry_Z[13])
);
defparam \counter_cry[14] .INIT=20'h48800;
// @7:61
  ARI1 expected_data_s_518 (
	.FCO(expected_data_s_518_FCO),
	.S(expected_data_s_518_S),
	.Y(expected_data_s_518_Y),
	.B(expected_data),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam expected_data_s_518.INIT=20'h4AA00;
// @7:61
  ARI1 \expected_data_cry[0]  (
	.FCO(expected_data_cry_Z[0]),
	.S(expected_data_s[0]),
	.Y(expected_data_cry_Y[0]),
	.B(expected_data),
	.C(expected_data_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_s_518_FCO)
);
defparam \expected_data_cry[0] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_cry[1]  (
	.FCO(expected_data_cry_Z[1]),
	.S(expected_data_s[1]),
	.Y(expected_data_cry_Y[1]),
	.B(expected_data),
	.C(expected_data_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[0])
);
defparam \expected_data_cry[1] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_cry[2]  (
	.FCO(expected_data_cry_Z[2]),
	.S(expected_data_s[2]),
	.Y(expected_data_cry_Y[2]),
	.B(expected_data),
	.C(expected_data_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[1])
);
defparam \expected_data_cry[2] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_cry[3]  (
	.FCO(expected_data_cry_Z[3]),
	.S(expected_data_s[3]),
	.Y(expected_data_cry_Y[3]),
	.B(expected_data),
	.C(expected_data_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[2])
);
defparam \expected_data_cry[3] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_cry[4]  (
	.FCO(expected_data_cry_Z[4]),
	.S(expected_data_s[4]),
	.Y(expected_data_cry_Y[4]),
	.B(expected_data),
	.C(expected_data_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[3])
);
defparam \expected_data_cry[4] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_cry[5]  (
	.FCO(expected_data_cry_Z[5]),
	.S(expected_data_s[5]),
	.Y(expected_data_cry_Y[5]),
	.B(expected_data),
	.C(expected_data_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[4])
);
defparam \expected_data_cry[5] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_s[7]  (
	.FCO(expected_data_s_FCO[7]),
	.S(expected_data_s_Z[7]),
	.Y(expected_data_s_Y[7]),
	.B(expected_data),
	.C(expected_data_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[6])
);
defparam \expected_data_s[7] .INIT=20'h48800;
// @7:61
  ARI1 \expected_data_cry[6]  (
	.FCO(expected_data_cry_Z[6]),
	.S(expected_data_s[6]),
	.Y(expected_data_cry_Y[6]),
	.B(expected_data),
	.C(expected_data_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(expected_data_cry_Z[5])
);
defparam \expected_data_cry[6] .INIT=20'h48800;
// @7:61
  ARI1 next_data_s_519 (
	.FCO(next_data_s_519_FCO),
	.S(next_data_s_519_S),
	.Y(next_data_s_519_Y),
	.B(next_data),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam next_data_s_519.INIT=20'h4AA00;
// @7:61
  ARI1 \next_data_cry[0]  (
	.FCO(next_data_cry_Z[0]),
	.S(next_data_s[0]),
	.Y(next_data_cry_Y[0]),
	.B(next_data),
	.C(next_data_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_s_519_FCO)
);
defparam \next_data_cry[0] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_cry[1]  (
	.FCO(next_data_cry_Z[1]),
	.S(next_data_s[1]),
	.Y(next_data_cry_Y[1]),
	.B(next_data),
	.C(next_data_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[0])
);
defparam \next_data_cry[1] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_cry[2]  (
	.FCO(next_data_cry_Z[2]),
	.S(next_data_s[2]),
	.Y(next_data_cry_Y[2]),
	.B(next_data),
	.C(next_data_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[1])
);
defparam \next_data_cry[2] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_cry[3]  (
	.FCO(next_data_cry_Z[3]),
	.S(next_data_s[3]),
	.Y(next_data_cry_Y[3]),
	.B(next_data),
	.C(next_data_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[2])
);
defparam \next_data_cry[3] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_cry[4]  (
	.FCO(next_data_cry_Z[4]),
	.S(next_data_s[4]),
	.Y(next_data_cry_Y[4]),
	.B(next_data),
	.C(next_data_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[3])
);
defparam \next_data_cry[4] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_cry[5]  (
	.FCO(next_data_cry_Z[5]),
	.S(next_data_s[5]),
	.Y(next_data_cry_Y[5]),
	.B(next_data),
	.C(next_data_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[4])
);
defparam \next_data_cry[5] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_s[7]  (
	.FCO(next_data_s_FCO[7]),
	.S(next_data_s_Z[7]),
	.Y(next_data_s_Y[7]),
	.B(next_data),
	.C(next_data_Z[7]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[6])
);
defparam \next_data_s[7] .INIT=20'h48800;
// @7:61
  ARI1 \next_data_cry[6]  (
	.FCO(next_data_cry_Z[6]),
	.S(next_data_s[6]),
	.Y(next_data_cry_Y[6]),
	.B(next_data),
	.C(next_data_Z[6]),
	.D(GND),
	.A(VCC),
	.FCI(next_data_cry_Z[5])
);
defparam \next_data_cry[6] .INIT=20'h48800;
// @7:80
  CFG4 un1_state_tpsram_access26_6_0 (
	.A(expected_data),
	.B(next_data),
	.C(un1_state_tpsram_access26_5_i_o2_Z),
	.D(counter),
	.Y(un1_state_tpsram_access26_6_0_Z)
);
defparam un1_state_tpsram_access26_6_0.INIT=16'h001F;
// @7:80
  CFG4 state_tpsram_access_6_m5s4_1_0 (
	.A(expected_data),
	.B(next_data),
	.C(N_182),
	.D(counter),
	.Y(state_tpsram_access_6_m5s4_1_0_Z)
);
defparam state_tpsram_access_6_m5s4_1_0.INIT=16'hF0F1;
// @7:80
  CFG3 state_tpsram_access_6_m5s4_1_0_a2 (
	.A(expected_data),
	.B(counter),
	.C(next_data),
	.Y(N_13_i)
);
defparam state_tpsram_access_6_m5s4_1_0_a2.INIT=8'hFE;
// @7:80
  CFG2 \state_tpsram_access_6_0_a2_0_6[1]  (
	.A(counter_Z[3]),
	.B(counter_Z[5]),
	.Y(state_tpsram_access_6_0_a2_0_6_Z[1])
);
defparam \state_tpsram_access_6_0_a2_0_6[1] .INIT=4'h8;
// @7:80
  CFG2 \state_tpsram_access_6_0_a2_0_0[1]  (
	.A(counter_Z[10]),
	.B(counter_Z[11]),
	.Y(state_tpsram_access_6_0_a2_0_0_Z[1])
);
defparam \state_tpsram_access_6_0_a2_0_0[1] .INIT=4'h1;
// @7:80
  CFG2 \state_tpsram_access_6_0_a2_0_8[1]  (
	.A(expected_data),
	.B(next_data),
	.Y(N_195)
);
defparam \state_tpsram_access_6_0_a2_0_8[1] .INIT=4'h1;
// @7:117
  CFG2 un9_next_addr_ac0_1 (
	.A(N_1043_i),
	.B(next_addr_Z[1]),
	.Y(un9_next_addr_c2)
);
defparam un9_next_addr_ac0_1.INIT=4'h8;
// @7:80
  CFG2 \next_addr_6[0]  (
	.A(un1_state_tpsram_access26_6_0_Z),
	.B(N_1043_i),
	.Y(next_addr_6_Z[0])
);
defparam \next_addr_6[0] .INIT=4'h1;
// @7:80
  CFG2 \o_TPSRAM_RADDR_sv_6[0]  (
	.A(state_tpsram_access_6_m5s4_1_0_Z),
	.B(N_1043_i),
	.Y(o_TPSRAM_RADDR_sv_6_Z[0])
);
defparam \o_TPSRAM_RADDR_sv_6[0] .INIT=4'h1;
// @7:80
  CFG2 un1_state_tpsram_access_10_i_a2 (
	.A(counter),
	.B(next_data),
	.Y(N_194)
);
defparam un1_state_tpsram_access_10_i_a2.INIT=4'h1;
// @7:128
  CFG4 un1_i_TPSRAM_RD_sv_NE_3 (
	.A(expected_data_Z[3]),
	.B(expected_data_Z[2]),
	.C(TPSRAM_C0_0_RD[3]),
	.D(TPSRAM_C0_0_RD[2]),
	.Y(un1_i_TPSRAM_RD_sv_NE_3_Z)
);
defparam un1_i_TPSRAM_RD_sv_NE_3.INIT=16'h7BDE;
// @7:128
  CFG4 un1_i_TPSRAM_RD_sv_NE_2 (
	.A(expected_data_Z[1]),
	.B(expected_data_Z[0]),
	.C(TPSRAM_C0_0_RD[1]),
	.D(TPSRAM_C0_0_RD[0]),
	.Y(un1_i_TPSRAM_RD_sv_NE_2_Z)
);
defparam un1_i_TPSRAM_RD_sv_NE_2.INIT=16'h7BDE;
// @7:128
  CFG4 un1_i_TPSRAM_RD_sv_NE_1 (
	.A(expected_data_Z[7]),
	.B(expected_data_Z[6]),
	.C(TPSRAM_C0_0_RD[7]),
	.D(TPSRAM_C0_0_RD[6]),
	.Y(un1_i_TPSRAM_RD_sv_NE_1_Z)
);
defparam un1_i_TPSRAM_RD_sv_NE_1.INIT=16'h7BDE;
// @7:128
  CFG4 un1_i_TPSRAM_RD_sv_NE_0 (
	.A(expected_data_Z[5]),
	.B(expected_data_Z[4]),
	.C(TPSRAM_C0_0_RD[5]),
	.D(TPSRAM_C0_0_RD[4]),
	.Y(un1_i_TPSRAM_RD_sv_NE_0_Z)
);
defparam un1_i_TPSRAM_RD_sv_NE_0.INIT=16'h7BDE;
// @7:80
  CFG4 \state_tpsram_access_6_0_a2_0_11[1]  (
	.A(counter_Z[14]),
	.B(counter_Z[13]),
	.C(counter_Z[1]),
	.D(counter_Z[0]),
	.Y(state_tpsram_access_6_0_a2_0_10_Z[1])
);
defparam \state_tpsram_access_6_0_a2_0_11[1] .INIT=16'h0008;
// @7:80
  CFG4 \state_tpsram_access_6_0_a2_0_10[1]  (
	.A(counter_Z[9]),
	.B(counter_Z[6]),
	.C(counter_Z[4]),
	.D(counter_Z[2]),
	.Y(state_tpsram_access_6_0_a2_0_9[1])
);
defparam \state_tpsram_access_6_0_a2_0_10[1] .INIT=16'h0001;
// @7:80
  CFG4 un1_state_tpsram_access26_5_i_o2_3 (
	.A(next_addr_Z[3]),
	.B(next_addr_Z[5]),
	.C(next_addr_Z[2]),
	.D(next_addr_Z[1]),
	.Y(un1_state_tpsram_access26_5_i_o2_3_Z)
);
defparam un1_state_tpsram_access26_5_i_o2_3.INIT=16'hFEFF;
// @7:80
  CFG3 \next_addr_6[1]  (
	.A(N_1043_i),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[1]),
	.Y(next_addr_6_Z[1])
);
defparam \next_addr_6[1] .INIT=8'h12;
// @7:80
  CFG3 \o_TPSRAM_RADDR_sv_6[1]  (
	.A(N_1043_i),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[1]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[1])
);
defparam \o_TPSRAM_RADDR_sv_6[1] .INIT=8'h12;
// @7:80
  CFG2 \state_tpsram_access_RNICU0J2[2]  (
	.A(counter),
	.B(expected_data),
	.Y(N_61_i)
);
defparam \state_tpsram_access_RNICU0J2[2] .INIT=4'h1;
// @7:61
  CFG2 o_reset_n_RNO (
	.A(expected_data),
	.B(next_data),
	.Y(state_tpsram_access30_i)
);
defparam o_reset_n_RNO.INIT=4'hD;
// @7:61
  CFG2 \state_tpsram_access_RNIDV0J2[1]  (
	.A(expected_data),
	.B(next_data),
	.Y(N_65_i)
);
defparam \state_tpsram_access_RNIDV0J2[1] .INIT=4'h7;
// @7:61
  CFG3 \state_tpsram_access_RNIIDHS3[1]  (
	.A(next_data),
	.B(expected_data),
	.C(counter),
	.Y(un1_state_tpsram_access27_i)
);
defparam \state_tpsram_access_RNIIDHS3[1] .INIT=8'h27;
// @7:80
  CFG4 \state_tpsram_access_6_0_a2_0_15[1]  (
	.A(counter_Z[7]),
	.B(counter_Z[8]),
	.C(N_195),
	.D(state_tpsram_access_6_0_a2_0_6_Z[1]),
	.Y(state_tpsram_access_6_0_a2_0_14[1])
);
defparam \state_tpsram_access_6_0_a2_0_15[1] .INIT=16'h8000;
// @7:80
  CFG4 \state_tpsram_access_6_0_a2_0_13[1]  (
	.A(state_tpsram_access_6_0_a2_0_0_Z[1]),
	.B(counter),
	.C(counter_Z[15]),
	.D(counter_Z[12]),
	.Y(state_tpsram_access_6_0_a2_0_12[1])
);
defparam \state_tpsram_access_6_0_a2_0_13[1] .INIT=16'h0008;
// @7:80
  CFG3 un1_state_tpsram_access26_5_i_o2 (
	.A(un1_state_tpsram_access26_5_i_o2_3_Z),
	.B(next_addr_Z[4]),
	.C(N_1043_i),
	.Y(un1_state_tpsram_access26_5_i_o2_Z)
);
defparam un1_state_tpsram_access26_5_i_o2.INIT=8'hEF;
// @7:117
  CFG3 un9_next_addr_ac0_5 (
	.A(next_addr_Z[2]),
	.B(un9_next_addr_c2),
	.C(next_addr_Z[3]),
	.Y(un9_next_addr_c4)
);
defparam un9_next_addr_ac0_5.INIT=8'h80;
// @7:80
  CFG3 \next_addr_6[2]  (
	.A(un9_next_addr_c2),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[2]),
	.Y(next_addr_6_Z[2])
);
defparam \next_addr_6[2] .INIT=8'h12;
// @7:80
  CFG3 \o_TPSRAM_RADDR_sv_6[2]  (
	.A(un9_next_addr_c2),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[2]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[2])
);
defparam \o_TPSRAM_RADDR_sv_6[2] .INIT=8'h12;
// @7:61
  CFG3 \state_tpsram_access_RNO[2]  (
	.A(counter),
	.B(N_195),
	.C(expected_data),
	.Y(N_176_i)
);
defparam \state_tpsram_access_RNO[2] .INIT=8'h32;
// @7:128
  CFG4 un1_i_TPSRAM_RD_sv_NE (
	.A(un1_i_TPSRAM_RD_sv_NE_3_Z),
	.B(un1_i_TPSRAM_RD_sv_NE_2_Z),
	.C(un1_i_TPSRAM_RD_sv_NE_1_Z),
	.D(un1_i_TPSRAM_RD_sv_NE_0_Z),
	.Y(tpsram_test_complete7)
);
defparam un1_i_TPSRAM_RD_sv_NE.INIT=16'hFFFE;
// @7:61
  CFG3 \state_tpsram_access_RNIIDHS3_0[1]  (
	.A(next_data),
	.B(expected_data),
	.C(counter),
	.Y(N_161_i)
);
defparam \state_tpsram_access_RNIIDHS3_0[1] .INIT=8'h12;
// @7:80
  CFG4 \next_addr_6[3]  (
	.A(un9_next_addr_c2),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[3]),
	.D(next_addr_Z[2]),
	.Y(next_addr_6_Z[3])
);
defparam \next_addr_6[3] .INIT=16'h1230;
// @7:80
  CFG4 \o_TPSRAM_RADDR_sv_6[3]  (
	.A(un9_next_addr_c2),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[3]),
	.D(next_addr_Z[2]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[3])
);
defparam \o_TPSRAM_RADDR_sv_6[3] .INIT=16'h1230;
// @7:80
  CFG3 state_tpsram_access_6_m5s4_1_0_a2_0 (
	.A(counter),
	.B(un1_state_tpsram_access26_5_i_o2_Z),
	.C(expected_data),
	.Y(N_182)
);
defparam state_tpsram_access_6_m5s4_1_0_a2_0.INIT=8'h01;
// @7:80
  CFG4 \state_tpsram_access_6_0_a2_0[1]  (
	.A(state_tpsram_access_6_0_a2_0_9[1]),
	.B(state_tpsram_access_6_0_a2_0_10_Z[1]),
	.C(state_tpsram_access_6_0_a2_0_14[1]),
	.D(state_tpsram_access_6_0_a2_0_12[1]),
	.Y(N_186)
);
defparam \state_tpsram_access_6_0_a2_0[1] .INIT=16'h8000;
// @7:80
  CFG3 \next_addr_6[4]  (
	.A(un9_next_addr_c4),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[4]),
	.Y(next_addr_6_Z[4])
);
defparam \next_addr_6[4] .INIT=8'h12;
// @7:80
  CFG3 \o_TPSRAM_RADDR_sv_6[4]  (
	.A(un9_next_addr_c4),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[4]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[4])
);
defparam \o_TPSRAM_RADDR_sv_6[4] .INIT=8'h12;
// @7:80
  CFG2 un1_state_tpsram_access_10_i_0 (
	.A(N_182),
	.B(N_194),
	.Y(N_17)
);
defparam un1_state_tpsram_access_10_i_0.INIT=4'hE;
// @7:61
  CFG2 o_TPSRAM_WEN_RNO (
	.A(un1_state_tpsram_access26_5_i_o2_Z),
	.B(next_data),
	.Y(N_133_i)
);
defparam o_TPSRAM_WEN_RNO.INIT=4'h8;
// @7:61
  CFG4 un1_state_tpsram_access26_5_i_o2_RNI63ROA_0 (
	.A(counter),
	.B(un1_state_tpsram_access26_5_i_o2_Z),
	.C(next_data),
	.D(expected_data),
	.Y(N_6_i)
);
defparam un1_state_tpsram_access26_5_i_o2_RNI63ROA_0.INIT=16'h0045;
// @7:80
  CFG4 \next_addr_6[5]  (
	.A(un9_next_addr_c4),
	.B(un1_state_tpsram_access26_6_0_Z),
	.C(next_addr_Z[5]),
	.D(next_addr_Z[4]),
	.Y(next_addr_6_Z[5])
);
defparam \next_addr_6[5] .INIT=16'h1230;
// @7:80
  CFG4 \o_TPSRAM_RADDR_sv_6[5]  (
	.A(un9_next_addr_c4),
	.B(state_tpsram_access_6_m5s4_1_0_Z),
	.C(next_addr_Z[5]),
	.D(next_addr_Z[4]),
	.Y(o_TPSRAM_RADDR_sv_6_Z[5])
);
defparam \o_TPSRAM_RADDR_sv_6[5] .INIT=16'h1230;
// @7:80
  CFG3 \state_tpsram_access_6_0[1]  (
	.A(counter),
	.B(N_186),
	.C(next_data),
	.Y(state_tpsram_access_6[1])
);
defparam \state_tpsram_access_6_0[1] .INIT=8'hDC;
// @7:80
  CFG4 \state_tpsram_access_6_0_a2[0]  (
	.A(expected_data),
	.B(counter),
	.C(un1_state_tpsram_access26_5_i_o2_Z),
	.D(tpsram_test_complete7),
	.Y(N_188)
);
defparam \state_tpsram_access_6_0_a2[0] .INIT=16'hAA8A;
// @7:61
  CFG3 o_TPSRAM_REN_RNO (
	.A(un1_state_tpsram_access26_5_i_o2_Z),
	.B(expected_data),
	.C(N_195),
	.Y(N_145_i)
);
defparam o_TPSRAM_REN_RNO.INIT=8'h0B;
  CFG4 un1_state_tpsram_access_10_i_a2_RNI1G6KD (
	.A(N_182),
	.B(tpsram_test_complete7),
	.C(expected_data),
	.D(N_194),
	.Y(expected_datae)
);
defparam un1_state_tpsram_access_10_i_a2_RNI1G6KD.INIT=16'hBFAA;
// @7:80
  CFG4 un1_state_tpsram_access26_3_i_0 (
	.A(next_data),
	.B(expected_data),
	.C(N_194),
	.D(tpsram_test_complete7),
	.Y(un1_state_tpsram_access26_3_i_0_Z)
);
defparam un1_state_tpsram_access26_3_i_0.INIT=16'hF8B8;
// @7:61
  CFG4 un1_state_tpsram_access26_5_i_o2_RNI63ROA (
	.A(counter),
	.B(un1_state_tpsram_access26_5_i_o2_Z),
	.C(next_data),
	.D(expected_data),
	.Y(N_148_i)
);
defparam un1_state_tpsram_access26_5_i_o2_RNI63ROA.INIT=16'h04B5;
// @7:80
  CFG4 \state_tpsram_access_6_0[0]  (
	.A(N_186),
	.B(N_195),
	.C(N_188),
	.D(N_182),
	.Y(state_tpsram_access_6[0])
);
defparam \state_tpsram_access_6_0[0] .INIT=16'hFFF4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Ram_intferface */

module Dev_Restart_after_IAP_blk (
  POWER_ON_RESET_N,
  teste_sb_0_FIC_0_CLK
)
;
input POWER_ON_RESET_N ;
input teste_sb_0_FIC_0_CLK ;
wire POWER_ON_RESET_N ;
wire teste_sb_0_FIC_0_CLK ;
wire [7:0] TPSRAM_C0_0_RD;
wire [5:0] Ram_intferface_0_o_TPSRAM_RADDR_sv;
wire [7:0] Ram_intferface_0_o_TPSRAM_WD;
wire [5:0] Ram_intferface_0_o_TPSRAM_WADDR_sv;
wire Ram_intferface_0_o_reset_n ;
wire Ram_intferface_0_o_TPSRAM_REN ;
wire Ram_intferface_0_o_TPSRAM_WEN ;
wire GND ;
wire VCC ;
// @13:51
  TAMPER_C0 TAMPER_C0_0 (
	.Ram_intferface_0_o_reset_n(Ram_intferface_0_o_reset_n)
);
// @13:67
  TPSRAM_C0 TPSRAM_C0_0 (
	.TPSRAM_C0_0_RD(TPSRAM_C0_0_RD[7:0]),
	.Ram_intferface_0_o_TPSRAM_RADDR_sv(Ram_intferface_0_o_TPSRAM_RADDR_sv[5:0]),
	.Ram_intferface_0_o_TPSRAM_WD(Ram_intferface_0_o_TPSRAM_WD[7:0]),
	.Ram_intferface_0_o_TPSRAM_WADDR_sv(Ram_intferface_0_o_TPSRAM_WADDR_sv[5:0]),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.Ram_intferface_0_o_TPSRAM_REN(Ram_intferface_0_o_TPSRAM_REN),
	.Ram_intferface_0_o_TPSRAM_WEN(Ram_intferface_0_o_TPSRAM_WEN)
);
  Ram_intferface Ram_intferface_0 (
	.TPSRAM_C0_0_RD(TPSRAM_C0_0_RD[7:0]),
	.Ram_intferface_0_o_TPSRAM_RADDR_sv(Ram_intferface_0_o_TPSRAM_RADDR_sv[5:0]),
	.Ram_intferface_0_o_TPSRAM_WADDR_sv(Ram_intferface_0_o_TPSRAM_WADDR_sv[5:0]),
	.Ram_intferface_0_o_TPSRAM_WD(Ram_intferface_0_o_TPSRAM_WD[7:0]),
	.Ram_intferface_0_o_reset_n(Ram_intferface_0_o_reset_n),
	.Ram_intferface_0_o_TPSRAM_REN(Ram_intferface_0_o_TPSRAM_REN),
	.Ram_intferface_0_o_TPSRAM_WEN(Ram_intferface_0_o_TPSRAM_WEN),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.POWER_ON_RESET_N(POWER_ON_RESET_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Dev_Restart_after_IAP_blk */

module teste (
  DEVRST_N,
  MMUART_0_RXD_F2M,
  SPI_0_DI,
  MEMADDR,
  MMUART_0_TXD_M2F,
  SPI_0_DO,
  SRAMBYTEN,
  SRAMCSN,
  SRAMOEN,
  SRAMWEN,
  o_LED,
  MEMDATA,
  SPI_0_CLK,
  SPI_0_SS0
)
;
input DEVRST_N ;
input MMUART_0_RXD_F2M ;
input SPI_0_DI ;
output [10:0] MEMADDR ;
output MMUART_0_TXD_M2F ;
output SPI_0_DO /* synthesis syn_tristate = 1 */ ;
output [1:0] SRAMBYTEN ;
output [0:0] SRAMCSN ;
output SRAMOEN ;
output SRAMWEN ;
output [3:0] o_LED ;
inout [15:0] MEMDATA /* synthesis syn_tristate = 1 */ ;
inout SPI_0_CLK /* synthesis syn_tristate = 1 */ ;
inout SPI_0_SS0 /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire MMUART_0_RXD_F2M ;
wire SPI_0_DI ;
wire MMUART_0_TXD_M2F ;
wire SPI_0_DO ;
wire SRAMOEN ;
wire SRAMWEN ;
wire SPI_0_CLK ;
wire SPI_0_SS0 ;
wire [27:0] teste_sb_0_AMBA_SLAVE_0_HADDR;
wire [1:1] teste_sb_0_AMBA_SLAVE_0_HSIZE;
wire [15:0] net_0;
wire [12:2] teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR;
wire [25:1] teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA;
wire [12:2] teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR;
wire [27:27] teste_sb_0_CoreAHBLite_0_matrix4x16_M0GATEDHADDR;
wire [0:0] teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterDataInProg;
wire [31:8] CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_genblk21_MEMDATAInReg;
wire [1:0] CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HsizeReg;
wire [1:0] CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg;
wire [7:0] CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut;
wire [15:9] MEMDATAInReg_7_i_m2;
wire [11:0] data_out_right_i_m2;
wire [9:9] data_out_right_i_m2_mb;
wire [15:0] MEMDATA_in;
wire [9:0] MEMADDR_c;
wire [0:0] SRAMCSN_c;
wire [0:0] teste_sb_0_CoreAHBLite_0_matrix4x16_M0GATEDHSIZE;
wire [31:0] teste_sb_0_AMBA_SLAVE_0_HWDATA;
wire [15:8] CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_m;
wire [3:0] led_blink_0_john_counter_i;
wire [0:0] teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterAddrInProg;
wire [9:9] CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_m_0;
wire [9:9] teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1;
wire [1:1] teste_sb_0_AMBA_SLAVE_0_HSIZE_fast;
wire teste_sb_0_FIC_0_CLK ;
wire teste_sb_0_AMBA_SLAVE_0_HWRITE ;
wire popfeedthru_unused ;
wire teste_sb_0_GPIO_0_M2F ;
wire VCC ;
wire GND ;
wire teste_sb_0_POWER_ON_RESET_N ;
wire GATEDHTRANS ;
wire teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_masterRegAddrSel ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN ;
wire encoder_output12 ;
wire encoder_output13 ;
wire encoder_output14 ;
wire encoder_output15 ;
wire MMUART_0_RXD_F2M_c ;
wire MMUART_0_TXD_M2F_c ;
wire SRAMOEN_c ;
wire SRAMWEN_c ;
wire N_275 ;
wire N_271 ;
wire N_270 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_334 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN ;
wire teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_un1_HTRANS_0 ;
wire N_109_mux_i ;
wire N_110_mux_i ;
wire N_59_i ;
wire N_72_i ;
wire N_68_i ;
wire fpga_top_design_0_g1_0 ;
wire CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g2 ;
wire mcu_fpga_io_1 ;
wire teste_sb_0_FIC_0_CLK_i ;
wire N_1577 ;
wire N_1578 ;
wire N_1579 ;
wire N_1580 ;
wire N_1584 ;
wire N_1587 ;
wire N_1588 ;
// @34:33
  INBUF MMUART_0_RXD_F2M_ibuf (
	.Y(MMUART_0_RXD_F2M_c),
	.PAD(MMUART_0_RXD_F2M)
);
// @34:49
  BIBUF \MEMDATA_iobuf[0]  (
	.Y(MEMDATA_in[0]),
	.PAD(MEMDATA[0]),
	.D(data_out_right_i_m2[0]),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[1]  (
	.Y(MEMDATA_in[1]),
	.PAD(MEMDATA[1]),
	.D(data_out_right_i_m2[1]),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[2]  (
	.Y(MEMDATA_in[2]),
	.PAD(MEMDATA[2]),
	.D(data_out_right_i_m2[2]),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[3]  (
	.Y(MEMDATA_in[3]),
	.PAD(MEMDATA[3]),
	.D(data_out_right_i_m2[3]),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[4]  (
	.Y(MEMDATA_in[4]),
	.PAD(MEMDATA[4]),
	.D(data_out_right_i_m2[4]),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[5]  (
	.Y(MEMDATA_in[5]),
	.PAD(MEMDATA[5]),
	.D(data_out_right_i_m2[5]),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[6]  (
	.Y(MEMDATA_in[6]),
	.PAD(MEMDATA[6]),
	.D(data_out_right_i_m2[6]),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[7]  (
	.Y(MEMDATA_in[7]),
	.PAD(MEMDATA[7]),
	.D(data_out_right_i_m2[7]),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[8]  (
	.Y(MEMDATA_in[8]),
	.PAD(MEMDATA[8]),
	.D(data_out_right_i_m2[8]),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[9]  (
	.Y(MEMDATA_in[9]),
	.PAD(MEMDATA[9]),
	.D(data_out_right_i_m2_mb[9]),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[10]  (
	.Y(MEMDATA_in[10]),
	.PAD(MEMDATA[10]),
	.D(data_out_right_i_m2[10]),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[11]  (
	.Y(MEMDATA_in[11]),
	.PAD(MEMDATA[11]),
	.D(data_out_right_i_m2[11]),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[12]  (
	.Y(MEMDATA_in[12]),
	.PAD(MEMDATA[12]),
	.D(encoder_output12),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[13]  (
	.Y(MEMDATA_in[13]),
	.PAD(MEMDATA[13]),
	.D(encoder_output13),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[14]  (
	.Y(MEMDATA_in[14]),
	.PAD(MEMDATA[14]),
	.D(encoder_output14),
	.E(mcu_fpga_io_1)
);
// @34:49
  BIBUF \MEMDATA_iobuf[15]  (
	.Y(MEMDATA_in[15]),
	.PAD(MEMDATA[15]),
	.D(encoder_output15),
	.E(mcu_fpga_io_1)
);
// @34:38
  OUTBUF \MEMADDR_obuf[0]  (
	.PAD(MEMADDR[0]),
	.D(MEMADDR_c[0])
);
// @34:38
  OUTBUF \MEMADDR_obuf[1]  (
	.PAD(MEMADDR[1]),
	.D(MEMADDR_c[1])
);
// @34:38
  OUTBUF \MEMADDR_obuf[2]  (
	.PAD(MEMADDR[2]),
	.D(MEMADDR_c[2])
);
// @34:38
  OUTBUF \MEMADDR_obuf[3]  (
	.PAD(MEMADDR[3]),
	.D(N_68_i)
);
// @34:38
  OUTBUF \MEMADDR_obuf[4]  (
	.PAD(MEMADDR[4]),
	.D(MEMADDR_c[4])
);
// @34:38
  OUTBUF \MEMADDR_obuf[5]  (
	.PAD(MEMADDR[5]),
	.D(N_72_i)
);
// @34:38
  OUTBUF \MEMADDR_obuf[6]  (
	.PAD(MEMADDR[6]),
	.D(MEMADDR_c[6])
);
// @34:38
  OUTBUF \MEMADDR_obuf[7]  (
	.PAD(MEMADDR[7]),
	.D(MEMADDR_c[7])
);
// @34:38
  OUTBUF \MEMADDR_obuf[8]  (
	.PAD(MEMADDR[8]),
	.D(MEMADDR_c[8])
);
// @34:38
  OUTBUF \MEMADDR_obuf[9]  (
	.PAD(MEMADDR[9]),
	.D(MEMADDR_c[9])
);
// @34:38
  OUTBUF \MEMADDR_obuf[10]  (
	.PAD(MEMADDR[10]),
	.D(N_59_i)
);
// @34:39
  OUTBUF MMUART_0_TXD_M2F_obuf (
	.PAD(MMUART_0_TXD_M2F),
	.D(MMUART_0_TXD_M2F_c)
);
// @34:41
  OUTBUF \SRAMBYTEN_obuf[0]  (
	.PAD(SRAMBYTEN[0]),
	.D(N_110_mux_i)
);
// @34:41
  OUTBUF \SRAMBYTEN_obuf[1]  (
	.PAD(SRAMBYTEN[1]),
	.D(N_109_mux_i)
);
// @34:42
  OUTBUF \SRAMCSN_obuf[0]  (
	.PAD(SRAMCSN[0]),
	.D(SRAMCSN_c[0])
);
// @34:43
  OUTBUF SRAMOEN_obuf (
	.PAD(SRAMOEN),
	.D(SRAMOEN_c)
);
// @34:44
  OUTBUF SRAMWEN_obuf (
	.PAD(SRAMWEN),
	.D(SRAMWEN_c)
);
// @34:45
  OUTBUF \o_LED_obuf[0]  (
	.PAD(o_LED[0]),
	.D(led_blink_0_john_counter_i[0])
);
// @34:45
  OUTBUF \o_LED_obuf[1]  (
	.PAD(o_LED[1]),
	.D(led_blink_0_john_counter_i[1])
);
// @34:45
  OUTBUF \o_LED_obuf[2]  (
	.PAD(o_LED[2]),
	.D(led_blink_0_john_counter_i[2])
);
// @34:45
  OUTBUF \o_LED_obuf[3]  (
	.PAD(o_LED[3]),
	.D(led_blink_0_john_counter_i[3])
);
// @34:143
  CoreMemCtrl_C0 CoreMemCtrl_C0_0 (
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_fast[1]),
	.SRAMCSN_c_0(SRAMCSN_c[0]),
	.masterAddrInProg_0(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterAddrInProg[0]),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_0(teste_sb_0_AMBA_SLAVE_0_HSIZE[1]),
	.HsizeReg(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HsizeReg[1:0]),
	.M0GATEDHSIZE_0(teste_sb_0_CoreAHBLite_0_matrix4x16_M0GATEDHSIZE[0]),
	.HaddrReg(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[1:0]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_27(teste_sb_0_AMBA_SLAVE_0_HADDR[27]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_0(teste_sb_0_AMBA_SLAVE_0_HADDR[0]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_11(teste_sb_0_AMBA_SLAVE_0_HADDR[11]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_10(teste_sb_0_AMBA_SLAVE_0_HADDR[10]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_9(teste_sb_0_AMBA_SLAVE_0_HADDR[9]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_8(teste_sb_0_AMBA_SLAVE_0_HADDR[8]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_1(teste_sb_0_AMBA_SLAVE_0_HADDR[1]),
	.MEMDATAInReg_7_i_m2_1(MEMDATAInReg_7_i_m2[10]),
	.MEMDATAInReg_7_i_m2_0(MEMDATAInReg_7_i_m2[9]),
	.MEMDATAInReg_7_i_m2_6(MEMDATAInReg_7_i_m2[15]),
	.MEMDATAInReg_7_i_m2_5(MEMDATAInReg_7_i_m2[14]),
	.MEMDATAInReg_7_i_m2_4(MEMDATAInReg_7_i_m2[13]),
	.MEMDATAInReg(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_genblk21_MEMDATAInReg[31:8]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0(teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1[9]),
	.masterDataInProg_0(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterDataInProg[0]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[19]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[18]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[11]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[10]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[9]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[25]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[1]),
	.MEMDATAOut_m_0_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_m_0[9]),
	.M0GATEDHADDR_0(teste_sb_0_CoreAHBLite_0_matrix4x16_M0GATEDHADDR[27]),
	.regHADDR_0(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[2]),
	.regHADDR_3(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[5]),
	.regHADDR_10(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[12]),
	.regHADDR_2(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[4]),
	.regHADDR_4(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[6]),
	.regHADDR_5(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[7]),
	.regHADDR_1(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[3]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[2]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[5]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[12]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[4]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[6]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[7]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[3]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA({teste_sb_0_AMBA_SLAVE_0_HWDATA[31:10], N_1577, teste_sb_0_AMBA_SLAVE_0_HWDATA[8:0]}),
	.MEMDATAOut_m({CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_m[15:10], N_1578, CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_m[8]}),
	.MEMDATAOut(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut[7:0]),
	.MEMADDR_c({MEMADDR_c[9:6], N_1580, MEMADDR_c[4], N_1579, MEMADDR_c[2:0]}),
	.net_0(net_0[15:0]),
	.POWER_ON_RESET_N(teste_sb_0_POWER_ON_RESET_N),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.teste_sb_0_AMBA_SLAVE_0_HWRITE(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.SRAMWEN_c(SRAMWEN_c),
	.teste_sb_0_FIC_0_CLK_i(teste_sb_0_FIC_0_CLK_i),
	.SRAMOEN_c(SRAMOEN_c),
	.popfeedthru_unused(popfeedthru_unused),
	.iFLASHCSN(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.iMEMDATAOEN(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN),
	.N_275(N_275),
	.N_270(N_270),
	.N_271(N_271),
	.g2(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g2),
	.N_334(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_334),
	.masterRegAddrSel(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_masterRegAddrSel),
	.N_109_mux_i(N_109_mux_i),
	.N_68_i(N_68_i),
	.N_72_i(N_72_i),
	.N_59_i(N_59_i),
	.N_110_mux_i(N_110_mux_i),
	.GATEDHTRANS(GATEDHTRANS),
	.un1_HTRANS_0(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_un1_HTRANS_0)
);
// @34:199
  teste_sb teste_sb_0 (
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_fast_0(teste_sb_0_AMBA_SLAVE_0_HSIZE_fast[1]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1_0(teste_sb_0_AMBA_SLAVE_0_HWDATA_0_1[9]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_0(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[1]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_8(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[9]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_9(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[10]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_10(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[11]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_17(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[18]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_18(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[19]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA_24(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWDATA[25]),
	.teste_sb_0_AMBA_SLAVE_0_HWDATA({teste_sb_0_AMBA_SLAVE_0_HWDATA[31:10], N_1584, teste_sb_0_AMBA_SLAVE_0_HWDATA[8:0]}),
	.teste_sb_0_AMBA_SLAVE_0_HSIZE_0(teste_sb_0_AMBA_SLAVE_0_HSIZE[1]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_27(teste_sb_0_AMBA_SLAVE_0_HADDR[27]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_1(teste_sb_0_AMBA_SLAVE_0_HADDR[1]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_0(teste_sb_0_AMBA_SLAVE_0_HADDR[0]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_11(teste_sb_0_AMBA_SLAVE_0_HADDR[11]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_10(teste_sb_0_AMBA_SLAVE_0_HADDR[10]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_9(teste_sb_0_AMBA_SLAVE_0_HADDR[9]),
	.teste_sb_0_AMBA_SLAVE_0_HADDR_8(teste_sb_0_AMBA_SLAVE_0_HADDR[8]),
	.M0GATEDHADDR_0(teste_sb_0_CoreAHBLite_0_matrix4x16_M0GATEDHADDR[27]),
	.regHADDR_0(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[2]),
	.regHADDR_1(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[3]),
	.regHADDR_2(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[4]),
	.regHADDR_3(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[5]),
	.regHADDR_4(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[6]),
	.regHADDR_5(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[7]),
	.regHADDR_10(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_regHADDR[12]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_4(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[6]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_3(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[5]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_2(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[4]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_1(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[3]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_0(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[2]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_10(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[12]),
	.teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR_5(teste_sb_0_teste_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[7]),
	.MEMDATA_in_0(MEMDATA_in[9]),
	.MEMDATAOut_m_0_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_m_0[9]),
	.M0GATEDHSIZE_0(teste_sb_0_CoreAHBLite_0_matrix4x16_M0GATEDHSIZE[0]),
	.HsizeReg(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HsizeReg[1:0]),
	.masterAddrInProg_0(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterAddrInProg[0]),
	.HaddrReg(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_HaddrReg[1:0]),
	.MEMDATAInReg(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_genblk21_MEMDATAInReg[31:8]),
	.MEMDATAInReg_7_i_m2_0(MEMDATAInReg_7_i_m2[9]),
	.MEMDATAInReg_7_i_m2_4(MEMDATAInReg_7_i_m2[13]),
	.MEMDATAInReg_7_i_m2_5(MEMDATAInReg_7_i_m2[14]),
	.MEMDATAInReg_7_i_m2_6(MEMDATAInReg_7_i_m2[15]),
	.MEMDATAInReg_7_i_m2_1(MEMDATAInReg_7_i_m2[10]),
	.masterDataInProg_0(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_masterDataInProg[0]),
	.net_0(net_0[15:0]),
	.SPI_0_SS0(SPI_0_SS0),
	.SPI_0_DO(SPI_0_DO),
	.SPI_0_DI(SPI_0_DI),
	.SPI_0_CLK(SPI_0_CLK),
	.MMUART_0_TXD_M2F_c(MMUART_0_TXD_M2F_c),
	.MMUART_0_RXD_F2M_c(MMUART_0_RXD_F2M_c),
	.teste_sb_0_AMBA_SLAVE_0_HWRITE(teste_sb_0_AMBA_SLAVE_0_HWRITE),
	.un1_HTRANS_0(teste_sb_0_CoreAHBLite_0_matrix4x16_slavestage_0_un1_HTRANS_0),
	.masterRegAddrSel(teste_sb_0_CoreAHBLite_0_matrix4x16_masterstage_0_masterRegAddrSel),
	.GATEDHTRANS(GATEDHTRANS),
	.mcu_fpga_io_1(mcu_fpga_io_1),
	.teste_sb_0_GPIO_0_M2F(teste_sb_0_GPIO_0_M2F),
	.g2(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_g2),
	.iMEMDATAOEN(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN),
	.iFLASHCSN(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iFLASHCSN),
	.N_334(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_N_334),
	.g1_0(fpga_top_design_0_g1_0),
	.N_271(N_271),
	.N_275(N_275),
	.N_270(N_270),
	.popfeedthru_unused(popfeedthru_unused),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.teste_sb_0_FIC_0_CLK_i(teste_sb_0_FIC_0_CLK_i),
	.DEVRST_N(DEVRST_N),
	.POWER_ON_RESET_N(teste_sb_0_POWER_ON_RESET_N)
);
  fpga_top_design fpga_top_design_0 (
	.data_out_right_i_m2_mb_0(data_out_right_i_m2_mb[9]),
	.MEMDATA_in(MEMDATA_in[15:0]),
	.net_0(net_0[15:0]),
	.data_out_right_i_m2({data_out_right_i_m2[11:10], N_1587, data_out_right_i_m2[8:0]}),
	.MEMDATAOut(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut[7:0]),
	.MEMDATAOut_m({CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_m[15:10], N_1588, CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_m[8]}),
	.SRAMCSN_c_0(SRAMCSN_c[0]),
	.MEMDATAOut_m_0_0(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_MEMDATAOut_m_0[9]),
	.encoder_output12(encoder_output12),
	.encoder_output13(encoder_output13),
	.encoder_output14(encoder_output14),
	.encoder_output15(encoder_output15),
	.iMEMDATAOEN(CoreMemCtrl_C0_0_CoreMemCtrl_C0_0_iMEMDATAOEN),
	.SRAMWEN_c(SRAMWEN_c),
	.g1_0(fpga_top_design_0_g1_0),
	.mcu_fpga_io_1_1z(mcu_fpga_io_1),
	.teste_sb_0_GPIO_0_M2F(teste_sb_0_GPIO_0_M2F)
);
  led_blink led_blink_0 (
	.john_counter_i(led_blink_0_john_counter_i[3:0]),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK),
	.POWER_ON_RESET_N(teste_sb_0_POWER_ON_RESET_N)
);
  Dev_Restart_after_IAP_blk Dev_Restart_after_IAP_blk_0 (
	.POWER_ON_RESET_N(teste_sb_0_POWER_ON_RESET_N),
	.teste_sb_0_FIC_0_CLK(teste_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* teste */

