# 5StagePipelinedCPU
Implement a 5 stage Pipelined CPU for MIPS instruction set with Verilog
