{
  "Top": "mlp",
  "RtlTop": "mlp",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "in": {
      "index": "0",
      "type": {
        "dataType": "signed",
        "dataWidth": "8",
        "interfaceRef": "in_V",
        "portRef": "TDATA"
      }
    },
    "out": {
      "index": "1",
      "type": {
        "dataType": "short",
        "dataWidth": "16",
        "interfaceRef": "out_V",
        "portRef": "TDATA"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "14657",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mlp",
    "Version": "1.0",
    "DisplayName": "Mlp",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/fifo_mlp.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mlp_kernel.vhd",
      "impl\/vhdl\/mlp_kernel_l1_biadEe.vhd",
      "impl\/vhdl\/mlp_kernel_l1_biaeOg.vhd",
      "impl\/vhdl\/mlp_kernel_l1_out_0.vhd",
      "impl\/vhdl\/mlp_kernel_l1_weibkb.vhd",
      "impl\/vhdl\/mlp_kernel_l1_weicud.vhd",
      "impl\/vhdl\/mlp_kernel_l2_biahbi.vhd",
      "impl\/vhdl\/mlp_kernel_l2_biaibs.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weifYi.vhd",
      "impl\/vhdl\/mlp_kernel_l2_weig8j.vhd",
      "impl\/vhdl\/mlp_mac_muladd_8sjbC.vhd",
      "impl\/vhdl\/mlp_mac_muladd_15kbM.vhd",
      "impl\/vhdl\/mlp_mux_832_8_1_1.vhd",
      "impl\/vhdl\/mlp_prediction_0.vhd",
      "impl\/vhdl\/mlp_sample_0.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/mlp.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mlp_kernel.v",
      "impl\/verilog\/mlp_kernel_l1_biadEe.v",
      "impl\/verilog\/mlp_kernel_l1_biadEe_rom.dat",
      "impl\/verilog\/mlp_kernel_l1_biaeOg.v",
      "impl\/verilog\/mlp_kernel_l1_biaeOg_rom.dat",
      "impl\/verilog\/mlp_kernel_l1_out_0.v",
      "impl\/verilog\/mlp_kernel_l1_weibkb.v",
      "impl\/verilog\/mlp_kernel_l1_weibkb_rom.dat",
      "impl\/verilog\/mlp_kernel_l1_weicud.v",
      "impl\/verilog\/mlp_kernel_l1_weicud_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_biahbi.v",
      "impl\/verilog\/mlp_kernel_l2_biahbi_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_biaibs.v",
      "impl\/verilog\/mlp_kernel_l2_biaibs_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weifYi.v",
      "impl\/verilog\/mlp_kernel_l2_weifYi_rom.dat",
      "impl\/verilog\/mlp_kernel_l2_weig8j.v",
      "impl\/verilog\/mlp_kernel_l2_weig8j_rom.dat",
      "impl\/verilog\/mlp_mac_muladd_8sjbC.v",
      "impl\/verilog\/mlp_mac_muladd_15kbM.v",
      "impl\/verilog\/mlp_mux_832_8_1_1.v",
      "impl\/verilog\/mlp_prediction_0.v",
      "impl\/verilog\/mlp_sample_0.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/mlp.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/fifo_mlp\/hls\/solution1\/.autopilot\/db\/mlp.design.xml",
    "DebugDir": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/fifo_mlp\/hls\/solution1\/.debug",
    "ProtoInst": ["\/mnt\/sdc3\/david\/projs\/pynq_ml\/fifo_mlp\/hls\/solution1\/.debug\/mlp.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "in_V out_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "out_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "in_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "out_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mlp",
      "Instances": [{
          "ModuleName": "mlp_kernel",
          "InstanceName": "grp_mlp_kernel_fu_297"
        }]
    },
    "Info": {
      "mlp_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "mlp_kernel": {
        "Latency": {
          "LatencyBest": "14496",
          "LatencyAvg": "14496",
          "LatencyWorst": "14496",
          "PipelineII": "14496",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.653"
        },
        "Loops": [
          {
            "Name": "input_layer",
            "TripCount": "64",
            "Latency": "12544",
            "PipelineII": "",
            "PipelineDepth": "196",
            "Loops": [{
                "Name": "input_layer.1",
                "TripCount": "64",
                "Latency": "192",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "output_layer",
            "TripCount": "10",
            "Latency": "1950",
            "PipelineII": "",
            "PipelineDepth": "195",
            "Loops": [{
                "Name": "output_layer.1",
                "TripCount": "64",
                "Latency": "192",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "2",
          "FF": "273",
          "LUT": "466",
          "URAM": "0"
        }
      },
      "mlp": {
        "Latency": {
          "LatencyBest": "14657",
          "LatencyAvg": "14657",
          "LatencyWorst": "14657",
          "PipelineII": "14658",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.653"
        },
        "Loops": [
          {
            "Name": "load_sample",
            "TripCount": "64",
            "Latency": "128",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "write_prediction",
            "TripCount": "10",
            "Latency": "30",
            "PipelineII": "",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "2",
          "FF": "496",
          "LUT": "939",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mlp",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-01-30 09:28:52 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
