{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689424005803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689424005810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 20:26:45 2023 " "Processing started: Sat Jul 15 20:26:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689424005810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689424005810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_to_TFT -c UART_to_TFT " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_to_TFT -c UART_to_TFT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689424005810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1689424006228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/rtl/uart_to_tft.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/rtl/uart_to_tft.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_to_TFT " "Found entity 1: UART_to_TFT" {  } { { "../rtl/UART_to_TFT.v" "" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014224 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(118) " "Verilog HDL information at uart_rx.v(118): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_rx.v" "" { Text "E:/verilog/UART_to_TFT/rtl/uart_rx.v" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1689424014225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "E:/verilog/UART_to_TFT/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/rtl/tft_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/rtl/tft_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tft_lcd " "Found entity 1: tft_lcd" {  } { { "../rtl/tft_lcd.v" "" { Text "E:/verilog/UART_to_TFT/rtl/tft_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/rtl/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/rtl/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "../rtl/sdram_init.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/rtl/sdram_ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/rtl/sdram_ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl_top " "Found entity 1: sdram_ctrl_top" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014233 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_ctrl.v(112) " "Verilog HDL warning at sdram_ctrl.v(112): extended using \"x\" or \"z\"" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1689424014235 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdram_ctrl.v(498) " "Verilog HDL information at sdram_ctrl.v(498): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 498 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1689424014236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REF auto_ref Sdram_Params.h(35) " "Verilog HDL Declaration information at Sdram_Params.h(35): object \"AUTO_REF\" differs only in case from object \"auto_ref\" in the same scope" {  } { { "../rtl/Sdram_Params.h" "" { Text "E:/verilog/UART_to_TFT/rtl/Sdram_Params.h" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1689424014236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/rtl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/rtl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/ip/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/ip/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "../ip/fifo_wr.v" "" { Text "E:/verilog/UART_to_TFT/ip/fifo_wr.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/ip/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/ip/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "../ip/fifo_rd.v" "" { Text "E:/verilog/UART_to_TFT/ip/fifo_rd.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_to_tft/ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_to_tft/ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../ip/pll.v" "" { Text "E:/verilog/UART_to_TFT/ip/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_to_TFT " "Elaborating entity \"UART_to_TFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689424014298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../rtl/UART_to_TFT.v" "pll_inst" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../ip/pll.v" "altpll_component" { Text "E:/verilog/UART_to_TFT/ip/pll.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../ip/pll.v" "" { Text "E:/verilog/UART_to_TFT/ip/pll.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689424014438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 20 " "Parameter \"clk1_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 13 " "Parameter \"clk1_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift -4167 " "Parameter \"clk3_phase_shift\" = \"-4167\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014451 ""}  } { { "../ip/pll.v" "" { Text "E:/verilog/UART_to_TFT/ip/pll.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689424014451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/verilog/UART_to_TFT/prj/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "../rtl/UART_to_TFT.v" "uart_rx_inst" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(43) " "Verilog HDL assignment warning at uart_rx.v(43): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/uart_rx.v" "" { Text "E:/verilog/UART_to_TFT/rtl/uart_rx.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689424014500 "|UART_to_TFT|uart_rx:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_lcd tft_lcd:tft_lcd_inst " "Elaborating entity \"tft_lcd\" for hierarchy \"tft_lcd:tft_lcd_inst\"" {  } { { "../rtl/UART_to_TFT.v" "tft_lcd_inst" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl_top sdram_ctrl_top:sdram_ctrl_top_inst " "Elaborating entity \"sdram_ctrl_top\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\"" {  } { { "../rtl/UART_to_TFT.v" "sdram_ctrl_top_inst" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_ctrl_top.v(150) " "Verilog HDL assignment warning at sdram_ctrl_top.v(150): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_ctrl_top.v(164) " "Verilog HDL assignment warning at sdram_ctrl_top.v(164): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_caddr sdram_ctrl_top.v(191) " "Verilog HDL Always Construct warning at sdram_ctrl_top.v(191): inferring latch(es) for variable \"sd_caddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_raddr sdram_ctrl_top.v(202) " "Verilog HDL Always Construct warning at sdram_ctrl_top.v(202): inferring latch(es) for variable \"sd_raddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_baddr sdram_ctrl_top.v(214) " "Verilog HDL Always Construct warning at sdram_ctrl_top.v(214): inferring latch(es) for variable \"sd_baddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 214 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[0\] sdram_ctrl_top.v(214) " "Inferred latch for \"sd_baddr\[0\]\" at sdram_ctrl_top.v(214)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[1\] sdram_ctrl_top.v(214) " "Inferred latch for \"sd_baddr\[1\]\" at sdram_ctrl_top.v(214)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[0\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[0\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[1\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[1\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[2\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[2\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[3\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[3\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[4\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[4\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[5\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[5\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[6\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[6\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[7\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[7\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[8\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[8\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[9\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[9\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[10\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[10\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[11\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[11\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[12\] sdram_ctrl_top.v(202) " "Inferred latch for \"sd_raddr\[12\]\" at sdram_ctrl_top.v(202)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[0\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[0\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[1\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[1\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[2\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[2\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014505 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[3\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[3\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014506 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[4\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[4\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014506 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[5\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[5\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014506 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[6\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[6\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014506 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[7\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[7\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014506 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[8\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[8\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014506 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[9\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[9\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014506 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[10\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[10\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014506 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[11\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[11\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014506 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[12\] sdram_ctrl_top.v(191) " "Inferred latch for \"sd_caddr\[12\]\" at sdram_ctrl_top.v(191)" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424014506 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst " "Elaborating entity \"fifo_wr\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\"" {  } { { "../rtl/sdram_ctrl_top.v" "fifo_wr_inst" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../ip/fifo_wr.v" "dcfifo_mixed_widths_component" { Text "E:/verilog/UART_to_TFT/ip/fifo_wr.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../ip/fifo_wr.v" "" { Text "E:/verilog/UART_to_TFT/ip/fifo_wr.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689424014597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 7 " "Parameter \"lpm_widthu_r\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014599 ""}  } { { "../ip/fifo_wr.v" "" { Text "E:/verilog/UART_to_TFT/ip/fifo_wr.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689424014599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0gl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0gl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0gl1 " "Found entity 1: dcfifo_0gl1" {  } { { "db/dcfifo_0gl1.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0gl1 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated " "Elaborating entity \"dcfifo_0gl1\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_gray2bin_tgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0gl1.tdf" "rdptr_g_gray2bin" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_0gl1.tdf" "rdptr_g1p" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_njc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_njc " "Found entity 1: a_graycounter_njc" {  } { { "db/a_graycounter_njc.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_njc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_njc sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_graycounter_njc:wrptr_g1p " "Elaborating entity \"a_graycounter_njc\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|a_graycounter_njc:wrptr_g1p\"" {  } { { "db/dcfifo_0gl1.tdf" "wrptr_g1p" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b11 " "Found entity 1: altsyncram_3b11" {  } { { "db/altsyncram_3b11.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/altsyncram_3b11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b11 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|altsyncram_3b11:fifo_ram " "Elaborating entity \"altsyncram_3b11\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|altsyncram_3b11:fifo_ram\"" {  } { { "db/dcfifo_0gl1.tdf" "fifo_ram" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_0gl1.tdf" "rdaclr" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_fd9:rs_brp " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_fd9:rs_brp\"" {  } { { "db/dcfifo_0gl1.tdf" "rs_brp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_lkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\"" {  } { { "db/dcfifo_0gl1.tdf" "rs_dgwp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_ld9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\|dffpipe_ld9:dffpipe8 " "Elaborating entity \"dffpipe_ld9\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_lkd:rs_dgwp\|dffpipe_ld9:dffpipe8\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe8" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_lkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_hd9:ws_bwp " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|dffpipe_hd9:ws_bwp\"" {  } { { "db/dcfifo_0gl1.tdf" "ws_bwp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mkd " "Found entity 1: alt_synch_pipe_mkd" {  } { { "db/alt_synch_pipe_mkd.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_mkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mkd sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_mkd\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\"" {  } { { "db/dcfifo_0gl1.tdf" "ws_dgrp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_md9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_md9 " "Found entity 1: dffpipe_md9" {  } { { "db/dffpipe_md9.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_md9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_md9 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\|dffpipe_md9:dffpipe11 " "Elaborating entity \"dffpipe_md9\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|alt_synch_pipe_mkd:ws_dgrp\|dffpipe_md9:dffpipe11\"" {  } { { "db/alt_synch_pipe_mkd.tdf" "dffpipe11" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_mkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424014973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424014973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_0gl1.tdf" "rdempty_eq_comp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424014973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424015019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424015019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_wr:fifo_wr_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_0gl1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_0gl1.tdf" "cntr_b" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_0gl1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst " "Elaborating entity \"fifo_rd\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\"" {  } { { "../rtl/sdram_ctrl_top.v" "fifo_rd_inst" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/fifo_rd.v" "dcfifo_component" { Text "E:/verilog/UART_to_TFT/ip/fifo_rd.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/fifo_rd.v" "" { Text "E:/verilog/UART_to_TFT/ip/fifo_rd.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689424015087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015090 ""}  } { { "../ip/fifo_rd.v" "" { Text "E:/verilog/UART_to_TFT/ip/fifo_rd.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689424015090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_cnl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_cnl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_cnl1 " "Found entity 1: dcfifo_cnl1" {  } { { "db/dcfifo_cnl1.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424015135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424015135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_cnl1 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated " "Elaborating entity \"dcfifo_cnl1\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424015153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424015153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_cnl1.tdf" "rdptr_g_gray2bin" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_t57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424015196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424015196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_cnl1.tdf" "rdptr_g1p" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424015239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424015239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_cnl1.tdf" "wrptr_g1p" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jc11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc11 " "Found entity 1: altsyncram_jc11" {  } { { "db/altsyncram_jc11.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/altsyncram_jc11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424015287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424015287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jc11 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram " "Elaborating entity \"altsyncram_jc11\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|altsyncram_jc11:fifo_ram\"" {  } { { "db/dcfifo_cnl1.tdf" "fifo_ram" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nkd " "Found entity 1: alt_synch_pipe_nkd" {  } { { "db/alt_synch_pipe_nkd.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_nkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424015309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424015309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nkd sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_nkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_nkd\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_nkd:rs_dgwp\"" {  } { { "db/dcfifo_cnl1.tdf" "rs_dgwp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_nd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_nd9 " "Found entity 1: dffpipe_nd9" {  } { { "db/dffpipe_nd9.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_nd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424015327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424015327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_nd9 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_nkd:rs_dgwp\|dffpipe_nd9:dffpipe6 " "Elaborating entity \"dffpipe_nd9\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_nkd:rs_dgwp\|dffpipe_nd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_nkd.tdf" "dffpipe6" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_nkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_okd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_okd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_okd " "Found entity 1: alt_synch_pipe_okd" {  } { { "db/alt_synch_pipe_okd.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_okd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424015348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424015348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_okd sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_okd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_okd\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_okd:ws_dgrp\"" {  } { { "db/dcfifo_cnl1.tdf" "ws_dgrp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_od9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_od9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_od9 " "Found entity 1: dffpipe_od9" {  } { { "db/dffpipe_od9.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/dffpipe_od9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424015366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424015366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_od9 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_okd:ws_dgrp\|dffpipe_od9:dffpipe9 " "Elaborating entity \"dffpipe_od9\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|alt_synch_pipe_okd:ws_dgrp\|dffpipe_od9:dffpipe9\"" {  } { { "db/alt_synch_pipe_okd.tdf" "dffpipe9" { Text "E:/verilog/UART_to_TFT/prj/db/alt_synch_pipe_okd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689424015409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689424015409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|fifo_rd:fifo_rd_inst\|dcfifo:dcfifo_component\|dcfifo_cnl1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_cnl1.tdf" "rdempty_eq_comp" { Text "E:/verilog/UART_to_TFT/prj/db/dcfifo_cnl1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\"" {  } { { "../rtl/sdram_ctrl_top.v" "sdram_ctrl_inst" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AREF_done sdram_ctrl.v(68) " "Verilog HDL or VHDL warning at sdram_ctrl.v(68): object \"AREF_done\" assigned a value but never read" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689424015415 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(445) " "Verilog HDL Case Statement information at sdram_ctrl.v(445): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 445 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1689424015415 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(470) " "Verilog HDL Case Statement information at sdram_ctrl.v(470): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 470 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1689424015415 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(498) " "Verilog HDL Case Statement information at sdram_ctrl.v(498): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 498 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1689424015415 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_break_ref sdram_ctrl.v(440) " "Inferred latch for \"rd_break_ref\" at sdram_ctrl.v(440)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 440 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424015415 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_break_ref sdram_ctrl.v(437) " "Inferred latch for \"wr_break_ref\" at sdram_ctrl.v(437)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 437 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424015415 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_rd sdram_ctrl.v(434) " "Inferred latch for \"ref_break_rd\" at sdram_ctrl.v(434)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424015415 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_wr sdram_ctrl.v(431) " "Inferred latch for \"ref_break_wr\" at sdram_ctrl.v(431)" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 431 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689424015415 "|UART_to_TFT|sdram_ctrl_top:sdram_ctrl_top_inst|sdram_ctrl:sdram_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_ctrl_top:sdram_ctrl_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init\"" {  } { { "../rtl/sdram_ctrl.v" "sdram_init" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689424015416 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1689424016697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[0\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016719 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[1\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016719 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[2\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016720 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[3\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016720 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[3\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016721 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[4\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016721 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[4\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016721 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[5\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016722 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[5\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016722 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[6\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016722 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[6\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016722 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[7\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016723 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[7\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016723 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[8\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016723 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[8\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_caddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016723 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 191 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[9\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016724 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[10\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016724 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[11\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016724 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[12\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_raddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016724 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_baddr\[0\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_baddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016725 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sdram_ctrl_top:sdram_ctrl_top_inst\|sd_baddr\[1\] " "Latch sdram_ctrl_top:sdram_ctrl_top_inst\|sd_baddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal sdram_ctrl_top:sdram_ctrl_top_inst\|LessThan0~synth" {  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 169 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1689424016725 ""}  } { { "../rtl/sdram_ctrl_top.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl_top.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1689424016725 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sdram_ctrl.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_ctrl.v" 75 -1 0 } } { "../rtl/sdram_init.v" "" { Text "E:/verilog/UART_to_TFT/rtl/sdram_init.v" 43 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_t57.tdf" 33 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_pjc.tdf" 33 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_t57.tdf" 45 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_pjc.tdf" 45 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_s57.tdf" 33 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_s57.tdf" 44 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "E:/verilog/UART_to_TFT/prj/db/a_graycounter_njc.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1689424016728 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1689424016729 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sd_CS_N GND " "Pin \"sd_CS_N\" is stuck at GND" {  } { { "../rtl/UART_to_TFT.v" "" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689424016952 "|UART_to_TFT|sd_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_Dqm\[0\] GND " "Pin \"sd_Dqm\[0\]\" is stuck at GND" {  } { { "../rtl/UART_to_TFT.v" "" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689424016952 "|UART_to_TFT|sd_Dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_Dqm\[1\] GND " "Pin \"sd_Dqm\[1\]\" is stuck at GND" {  } { { "../rtl/UART_to_TFT.v" "" { Text "E:/verilog/UART_to_TFT/rtl/UART_to_TFT.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1689424016952 "|UART_to_TFT|sd_Dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1689424016952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1689424017047 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1689424017598 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/verilog/UART_to_TFT/prj/output_files/UART_to_TFT.map.smsg " "Generated suppressed messages file E:/verilog/UART_to_TFT/prj/output_files/UART_to_TFT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1689424017759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1689424017947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689424017947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "998 " "Implemented 998 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1689424018220 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1689424018220 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1689424018220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "910 " "Implemented 910 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1689424018220 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1689424018220 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1689424018220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1689424018220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689424018293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 20:26:58 2023 " "Processing ended: Sat Jul 15 20:26:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689424018293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689424018293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689424018293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689424018293 ""}
