// Seed: 2958264094
module module_0 (
    id_1,
    id_2,
    id_3,
    access,
    module_0,
    id_4,
    id_5,
    .id_18(id_6),
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wor  id_19 = id_9 ? 1 == 1 : 1 ? id_15 : 1'h0;
  wire id_20;
  specify
    (id_12 *> id_15) = ("" | id_15  : id_13  : 1, id_19);
    specparam id_16 = id_2 && id_10;
  endspecify
  assign id_16 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_3 or id_3 - 1) begin
    if (id_2) begin
      while (1) id_5(id_5[1 : 1'b0], 1, 1'b0, id_3, 1, id_4 == id_1 && 1);
    end else id_4 <= (id_3);
  end
  assign id_4 = id_4;
  assign id_2 = 1;
  assign id_2 = 1;
  module_0(
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
