INFO-FLOW: Workspace /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1 opened at Fri Dec 09 11:04:25 IST 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     ap_set_clock -name default -uncertainty 2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     set_part xczu7cg-fbvb900-1-i 
Execute       create_platform xczu7cg-fbvb900-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
Command       create_platform done; 0.18 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=VR_IFFT 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
Execute     config_export -display_name=VR_IFFT 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
Execute     config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
Execute     config_export -version=1.0 
Command   open_solution done; 0.29 sec.
Execute   set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
Execute     create_platform xczu7cg-fbvb900-1-i -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
Execute   set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 205.875 MB.
INFO: [HLS 200-10] Analyzing design file 'src/fft.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/fft.cpp as C++
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/fft.cpp -foptimization-record-file=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7cg-fbvb900-1-i > /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.cpp.clang.out.log 2> /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top IFFT_AP -name=IFFT_AP 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7cg-fbvb900-1-i > /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/clang.out.log 2> /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.42 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/.systemc_flag -fix-errors /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.5 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/all.directive.json -fix-errors /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.67 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.65 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 3.1 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 3.44 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.44 sec.
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/fft.cpp:208:36)
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/fft.cpp:332:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:336:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:337:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/fft.cpp:337:18)
Execute       send_msg_by_id WARNING @200-471@%s%s 6 src/fft.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/fft.cpp
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7cg-fbvb900-1-i > /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp.clang.out.log 2> /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.56 sec.
WARNING: [HLS 207-5292] unused parameter 'buffer2' (src/fft.cpp:263:48)
WARNING: [HLS 207-5292] unused parameter 'ctrl2_reg' (src/fft.cpp:264:29)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:264:48)
WARNING: [HLS 207-5292] unused parameter 'layer1_reg' (src/fft.cpp:300:48)
WARNING: [HLS 207-5292] unused parameter 'layer2_reg' (src/fft.cpp:300:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.43 seconds. CPU system time: 0.54 seconds. Elapsed time: 12.99 seconds; current allocated memory: 212.367 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft.g.bc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.0.bc > /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.2 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.2 sec.
Execute       run_link_or_opt -opt -out /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=IFFT_AP -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=IFFT_AP -reflow-float-conversion -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.44 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.44 sec.
Execute       run_link_or_opt -out /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=IFFT_AP 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=IFFT_AP -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=IFFT_AP -mllvm -hls-db-dir -mllvm /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7cg-fbvb900-1-i > /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.1 sec.
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::pragma() const' into 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:96:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:97:17)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:98:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:99:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:100:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:101:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:102:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:103:19)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::pragma() const' into 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:144:4)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:143:2)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:317:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:316:62)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:314:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:315:60)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::pragma() const' into 'hls::vector<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:142:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:291:5)
INFO: [HLS 214-131] Inlining function 'hls::vector<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:278:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<half>, 4ul>::array' completely with a factor of 4 (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::real[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:188:69)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::imag[abi:cxx11]() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:188:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:174:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:188:9)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:196:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:14)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:17)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:26)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:29)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:32)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:36)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:40)
WARNING: [HLS 214-366] Duplicating function 'std::complex<half>::complex(half const&, half const&) (.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (src/fft.cpp:14:44)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array()' into 'hls::vector<std::complex<half>, 4ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 4ul>::_S_ref(std::complex<half> const (&) [4], unsigned long)' into 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::array() (.9.15)' into 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector()' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 4ul>::operator[](unsigned long)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 4ul>::vector() (.3)' into 'collect_input(hls::stream<hls::vector<std::complex<half>, 4ul>, 2>&, std::complex<half> (*) [64], ctrl1_t*)' (src/fft.cpp:83:0)
INFO: [HLS 214-178] Inlining function 'act(half, actp_t*)' into 'pool(std::complex<half> (*) [64], std::complex<half> (*) [64], ctrl1_t*, actp_t*)' (src/fft.cpp:170:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array()' into 'hls::vector<std::complex<half>, 2ul>::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<half>, 2ul>::_S_ref(std::complex<half> const (&) [2], unsigned long)' into 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'push_out(std::complex<half> (*) [64], hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, ctrl1_t*, actp_t*)' (src/fft.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::array() (.84.90)' into 'hls::vector<std::complex<half>, 2ul>::vector() (.76.81)' (/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_vector.h:100:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector()' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:301:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<half>, 2ul>::operator[](unsigned long)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:301:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<half>, 2ul>::vector() (.76.81)' into 'buffer(hls::stream<hls::vector<std::complex<half>, 2ul>, 0>&, half (*) [256], half (*) [256], ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:301:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'write(half (*) [256], half (*) [256], hls::vector<half, 8ul>*, hls::vector<half, 8ul>*, ctrl1_t, ctrl2_t, layer1_t, layer2_t, actp_t)' (src/fft.cpp:265:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_imag': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL1w._M_real': Complete partitioning on dimension 1. (src/globals.hpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data_6': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:218:14)
INFO: [HLS 214-248] Applying array_partition to 'buffer1': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:328:11)
INFO: [HLS 214-248] Applying array_partition to 'buffer2': Cyclic partitioning with factor 2 on dimension 2. (src/fft.cpp:329:11)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in_st' with compact=bit mode in 128-bits (src/fft.cpp:245:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out_st' with compact=bit mode in 64-bits (src/fft.cpp:369:23)
INFO: [HLS 214-241] Aggregating bram variable 'input_data' with compact=bit mode in 32-bits (src/fft.cpp:212:13)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_1' with compact=bit mode in 32-bits (src/fft.cpp:213:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_2' with compact=bit mode in 32-bits (src/fft.cpp:214:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_3' with compact=bit mode in 32-bits (src/fft.cpp:215:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_4' with compact=bit mode in 32-bits (src/fft.cpp:216:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_5' with compact=bit mode in 32-bits (src/fft.cpp:217:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_7' with compact=bit mode in 32-bits (src/fft.cpp:219:14)
INFO: [HLS 214-241] Aggregating maxi variable 'in' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out1' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'out2' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_0' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_0_1' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_0' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating bram variable 'out_data_6_1_1' with compact=bit mode in 32-bits (src/fft.cpp:218:14)
INFO: [HLS 214-241] Aggregating scalar variable 'out_data' with compact=bit mode in 128-bits (src/fft.cpp:267:16)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data' with compact=bit mode in 64-bits (src/fft.cpp:303:18)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_160_2'(src/fft.cpp:160:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:157:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_273_2'(src/fft.cpp:273:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:273:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'VITIS_LOOP_286_5'(src/fft.cpp:286:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/fft.cpp:286:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.15 seconds; current allocated memory: 213.602 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.602 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top IFFT_AP -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.0.bc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 229.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.1.bc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 250.863 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.g.1.bc to /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.o.1.bc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_273_2' (src/fft.cpp:266) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_5' (src/fft.cpp:266) in function 'write' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_178_2' (src/fft.cpp:171) in function 'pool' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_310_3' (src/fft.cpp:302) in function 'buffer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_273_2' (src/fft.cpp:266) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_286_5' (src/fft.cpp:266) in function 'write' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_178_2' (src/fft.cpp:171) in function 'pool' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_273_2' (src/fft.cpp:275:9) in function 'write'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_286_5' (src/fft.cpp:288:9) in function 'write'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_160_2' (src/fft.cpp:162:9) in function 'rd_data'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 2 for loop 'VITIS_LOOP_185_4' (src/fft.cpp:187:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_185_4' (src/fft.cpp:187:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1 to 2 for loop 'VITIS_LOOP_182_3' (src/fft.cpp:184:9) in function 'pool'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'VITIS_LOOP_182_3' (src/fft.cpp:184:9) in function 'pool'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_276_3' (src/fft.cpp:276) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_289_6' (src/fft.cpp:289) in function 'write' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_182_3' (src/fft.cpp:171) in function 'pool' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_185_4' (src/fft.cpp:171) in function 'pool' completely with a factor of 2.
WARNING: [HLS 200-805] An internal stream 'out_st' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_332_1 (src/fft.cpp:336)  of function 'buffer_write'.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_208_1 (src/fft.cpp:221)  of function 'vr_ifft'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_208_1' (src/fft.cpp:221:3), detected/extracted 11 process function(s): 
	 'entry_proc20'
	 'rd_data'
	 'collect_input'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'pool'
	 'push_out'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_332_1' (src/fft.cpp:328:3), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'buffer'
	 'write'.
INFO: [XFORM 203-712] Applying dataflow to function 'IFFT_AP' (src/fft.cpp:345:1), detected/extracted 4 process function(s): 
	 'entry_proc21'
	 'Block_entry6_proc'
	 'vr_ifft'
	 'buffer_write'.
Command         transform done; 0.3 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:180:9) to (src/fft.cpp:178:20) in function 'pool'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:40:11) to (src/fft.cpp:22:12) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:25:9) to (src/fft.cpp:22:12) in function 'fft_stage.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/fft.cpp:50:10) to (src/fft.cpp:17:11) in function 'fft_stage.1'... converting 3 basic blocks.
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 297.203 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.o.2.bc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_178_2'(src/fft.cpp:171:8) in function 'pool' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_270_1' (src/fft.cpp:266:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_283_4' (src/fft.cpp:266:6) in function 'write' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_157_1' (src/fft.cpp:154:8) in function 'rd_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (src/fft.cpp:133:6) in function 'push_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/fft.cpp:171:6) in function 'pool' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.4' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.3'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.3' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.2'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.2' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'SKIP_X' (src/fft.cpp:10:18) in function 'fft_stage'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_63_1' (src/fft.cpp:10:27) in function 'fft_stage' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (src/fft.cpp:84:6) in function 'collect_input' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_307_2' (src/fft.cpp:302:19) in function 'buffer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_304_1' (src/fft.cpp:302:9) in function 'buffer'.
INFO: [HLS 200-472] Inferring partial write operation for 'O' (src/fft.cpp:196:18)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_0' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X_0_1' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:36:21)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:37:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:38:27)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:39:33)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:71:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'X' (src/fft.cpp:73:17)
INFO: [HLS 200-472] Inferring partial write operation for 'I' 
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1_0' (src/fft.cpp:314:58)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer1_0' (src/fft.cpp:316:60)
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_208_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 0.45 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.45 seconds; current allocated memory: 696.941 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.15 sec.
Command     elaborate done; 17.29 sec.
Execute     ap_eval exec zip -j /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'IFFT_AP' ...
Execute       ap_set_top_model IFFT_AP 
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_VITIS_LOOP_66_2' to 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' to 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5_Pipeline_SKIP_X_SKIP_Y' to 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
Execute       get_model_list IFFT_AP -filter all-wo-channel -topdown 
Execute       preproc_iomode -model IFFT_AP 
Execute       preproc_iomode -model buffer_write 
Execute       preproc_iomode -model dataflow_parent_loop_proc18 
Execute       preproc_iomode -model dataflow_in_loop_VITIS_LOOP_332_1 
Execute       preproc_iomode -model write 
Execute       preproc_iomode -model write_Pipeline_VITIS_LOOP_286_5 
Execute       preproc_iomode -model write_Pipeline_VITIS_LOOP_273_2 
Execute       preproc_iomode -model buffer 
Execute       preproc_iomode -model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
Execute       preproc_iomode -model entry_proc 
Execute       preproc_iomode -model vr_ifft 
Execute       preproc_iomode -model dataflow_parent_loop_proc 
Execute       preproc_iomode -model dataflow_in_loop_VITIS_LOOP_208_1 
Execute       preproc_iomode -model push_out 
Execute       preproc_iomode -model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
Execute       preproc_iomode -model pool 
Execute       preproc_iomode -model pool_Pipeline_VITIS_LOOP_178_2 
Execute       preproc_iomode -model fft_stage.5 
Execute       preproc_iomode -model fft_stage.5_Pipeline_SKIP_X_SKIP_Y 
Execute       preproc_iomode -model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
Execute       preproc_iomode -model fft_stage.4 
Execute       preproc_iomode -model fft_stage.4_Pipeline_SKIP_X_SKIP_Y 
Execute       preproc_iomode -model fft_stage.4_Pipeline_VITIS_LOOP_66_2 
Execute       preproc_iomode -model fft_stage.3 
Execute       preproc_iomode -model fft_stage.3_Pipeline_VITIS_LOOP_66_2 
Execute       preproc_iomode -model fft_stage.3_Pipeline_SKIP_X_SKIP_Y 
Execute       preproc_iomode -model fft_stage.2 
Execute       preproc_iomode -model fft_stage.2_Pipeline_SKIP_X_SKIP_Y 
Execute       preproc_iomode -model fft_stage.2_Pipeline_VITIS_LOOP_66_2 
Execute       preproc_iomode -model fft_stage.1 
Execute       preproc_iomode -model fft_stage.1_Pipeline_VITIS_LOOP_66_2 
Execute       preproc_iomode -model fft_stage.1_Pipeline_SKIP_X_SKIP_Y 
Execute       preproc_iomode -model fft_stage 
Execute       preproc_iomode -model fft_stage_Pipeline_VITIS_LOOP_66_2 
Execute       preproc_iomode -model fft_stage_Pipeline_SKIP_X_SKIP_Y 
Execute       preproc_iomode -model collect_input 
Execute       preproc_iomode -model collect_input_Pipeline_VITIS_LOOP_91_2 
Execute       preproc_iomode -model rd_data 
Execute       preproc_iomode -model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
Execute       preproc_iomode -model entry_proc20 
Execute       preproc_iomode -model Block_entry6_proc 
Execute       preproc_iomode -model entry_proc21 
Execute       get_model_list IFFT_AP -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc21 Block_entry6_proc entry_proc20 rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 rd_data collect_input_Pipeline_VITIS_LOOP_91_2 collect_input fft_stage_Pipeline_SKIP_X_SKIP_Y fft_stage_Pipeline_VITIS_LOOP_66_2 fft_stage fft_stage.1_Pipeline_SKIP_X_SKIP_Y fft_stage.1_Pipeline_VITIS_LOOP_66_2 fft_stage.1 fft_stage.2_Pipeline_VITIS_LOOP_66_2 fft_stage.2_Pipeline_SKIP_X_SKIP_Y fft_stage.2 fft_stage.3_Pipeline_SKIP_X_SKIP_Y fft_stage.3_Pipeline_VITIS_LOOP_66_2 fft_stage.3 fft_stage.4_Pipeline_VITIS_LOOP_66_2 fft_stage.4_Pipeline_SKIP_X_SKIP_Y fft_stage.4 fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 fft_stage.5_Pipeline_SKIP_X_SKIP_Y fft_stage.5 pool_Pipeline_VITIS_LOOP_178_2 pool push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 push_out dataflow_in_loop_VITIS_LOOP_208_1 dataflow_parent_loop_proc vr_ifft entry_proc buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 buffer write_Pipeline_VITIS_LOOP_273_2 write_Pipeline_VITIS_LOOP_286_5 write dataflow_in_loop_VITIS_LOOP_332_1 dataflow_parent_loop_proc18 buffer_write IFFT_AP
INFO-FLOW: Configuring Module : entry_proc21 ...
Execute       set_default_model entry_proc21 
Execute       apply_spec_resource_limit entry_proc21 
INFO-FLOW: Configuring Module : Block_entry6_proc ...
Execute       set_default_model Block_entry6_proc 
Execute       apply_spec_resource_limit Block_entry6_proc 
INFO-FLOW: Configuring Module : entry_proc20 ...
Execute       set_default_model entry_proc20 
Execute       apply_spec_resource_limit entry_proc20 
INFO-FLOW: Configuring Module : rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 ...
Execute       set_default_model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
Execute       apply_spec_resource_limit rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
INFO-FLOW: Configuring Module : rd_data ...
Execute       set_default_model rd_data 
Execute       apply_spec_resource_limit rd_data 
INFO-FLOW: Configuring Module : collect_input_Pipeline_VITIS_LOOP_91_2 ...
Execute       set_default_model collect_input_Pipeline_VITIS_LOOP_91_2 
Execute       apply_spec_resource_limit collect_input_Pipeline_VITIS_LOOP_91_2 
INFO-FLOW: Configuring Module : collect_input ...
Execute       set_default_model collect_input 
Execute       apply_spec_resource_limit collect_input 
INFO-FLOW: Configuring Module : fft_stage_Pipeline_SKIP_X_SKIP_Y ...
Execute       set_default_model fft_stage_Pipeline_SKIP_X_SKIP_Y 
Execute       apply_spec_resource_limit fft_stage_Pipeline_SKIP_X_SKIP_Y 
INFO-FLOW: Configuring Module : fft_stage_Pipeline_VITIS_LOOP_66_2 ...
Execute       set_default_model fft_stage_Pipeline_VITIS_LOOP_66_2 
Execute       apply_spec_resource_limit fft_stage_Pipeline_VITIS_LOOP_66_2 
INFO-FLOW: Configuring Module : fft_stage ...
Execute       set_default_model fft_stage 
Execute       apply_spec_resource_limit fft_stage 
INFO-FLOW: Configuring Module : fft_stage.1_Pipeline_SKIP_X_SKIP_Y ...
Execute       set_default_model fft_stage.1_Pipeline_SKIP_X_SKIP_Y 
Execute       apply_spec_resource_limit fft_stage.1_Pipeline_SKIP_X_SKIP_Y 
INFO-FLOW: Configuring Module : fft_stage.1_Pipeline_VITIS_LOOP_66_2 ...
Execute       set_default_model fft_stage.1_Pipeline_VITIS_LOOP_66_2 
Execute       apply_spec_resource_limit fft_stage.1_Pipeline_VITIS_LOOP_66_2 
INFO-FLOW: Configuring Module : fft_stage.1 ...
Execute       set_default_model fft_stage.1 
Execute       apply_spec_resource_limit fft_stage.1 
INFO-FLOW: Configuring Module : fft_stage.2_Pipeline_VITIS_LOOP_66_2 ...
Execute       set_default_model fft_stage.2_Pipeline_VITIS_LOOP_66_2 
Execute       apply_spec_resource_limit fft_stage.2_Pipeline_VITIS_LOOP_66_2 
INFO-FLOW: Configuring Module : fft_stage.2_Pipeline_SKIP_X_SKIP_Y ...
Execute       set_default_model fft_stage.2_Pipeline_SKIP_X_SKIP_Y 
Execute       apply_spec_resource_limit fft_stage.2_Pipeline_SKIP_X_SKIP_Y 
INFO-FLOW: Configuring Module : fft_stage.2 ...
Execute       set_default_model fft_stage.2 
Execute       apply_spec_resource_limit fft_stage.2 
INFO-FLOW: Configuring Module : fft_stage.3_Pipeline_SKIP_X_SKIP_Y ...
Execute       set_default_model fft_stage.3_Pipeline_SKIP_X_SKIP_Y 
Execute       apply_spec_resource_limit fft_stage.3_Pipeline_SKIP_X_SKIP_Y 
INFO-FLOW: Configuring Module : fft_stage.3_Pipeline_VITIS_LOOP_66_2 ...
Execute       set_default_model fft_stage.3_Pipeline_VITIS_LOOP_66_2 
Execute       apply_spec_resource_limit fft_stage.3_Pipeline_VITIS_LOOP_66_2 
INFO-FLOW: Configuring Module : fft_stage.3 ...
Execute       set_default_model fft_stage.3 
Execute       apply_spec_resource_limit fft_stage.3 
INFO-FLOW: Configuring Module : fft_stage.4_Pipeline_VITIS_LOOP_66_2 ...
Execute       set_default_model fft_stage.4_Pipeline_VITIS_LOOP_66_2 
Execute       apply_spec_resource_limit fft_stage.4_Pipeline_VITIS_LOOP_66_2 
INFO-FLOW: Configuring Module : fft_stage.4_Pipeline_SKIP_X_SKIP_Y ...
Execute       set_default_model fft_stage.4_Pipeline_SKIP_X_SKIP_Y 
Execute       apply_spec_resource_limit fft_stage.4_Pipeline_SKIP_X_SKIP_Y 
INFO-FLOW: Configuring Module : fft_stage.4 ...
Execute       set_default_model fft_stage.4 
Execute       apply_spec_resource_limit fft_stage.4 
INFO-FLOW: Configuring Module : fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 ...
Execute       set_default_model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
Execute       apply_spec_resource_limit fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
INFO-FLOW: Configuring Module : fft_stage.5_Pipeline_SKIP_X_SKIP_Y ...
Execute       set_default_model fft_stage.5_Pipeline_SKIP_X_SKIP_Y 
Execute       apply_spec_resource_limit fft_stage.5_Pipeline_SKIP_X_SKIP_Y 
INFO-FLOW: Configuring Module : fft_stage.5 ...
Execute       set_default_model fft_stage.5 
Execute       apply_spec_resource_limit fft_stage.5 
INFO-FLOW: Configuring Module : pool_Pipeline_VITIS_LOOP_178_2 ...
Execute       set_default_model pool_Pipeline_VITIS_LOOP_178_2 
Execute       apply_spec_resource_limit pool_Pipeline_VITIS_LOOP_178_2 
INFO-FLOW: Configuring Module : pool ...
Execute       set_default_model pool 
Execute       apply_spec_resource_limit pool 
INFO-FLOW: Configuring Module : push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 ...
Execute       set_default_model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
Execute       apply_spec_resource_limit push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
INFO-FLOW: Configuring Module : push_out ...
Execute       set_default_model push_out 
Execute       apply_spec_resource_limit push_out 
INFO-FLOW: Configuring Module : dataflow_in_loop_VITIS_LOOP_208_1 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_208_1 
Execute       apply_spec_resource_limit dataflow_in_loop_VITIS_LOOP_208_1 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc 
INFO-FLOW: Configuring Module : vr_ifft ...
Execute       set_default_model vr_ifft 
Execute       apply_spec_resource_limit vr_ifft 
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 ...
Execute       set_default_model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
Execute       apply_spec_resource_limit buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
INFO-FLOW: Configuring Module : buffer ...
Execute       set_default_model buffer 
Execute       apply_spec_resource_limit buffer 
INFO-FLOW: Configuring Module : write_Pipeline_VITIS_LOOP_273_2 ...
Execute       set_default_model write_Pipeline_VITIS_LOOP_273_2 
Execute       apply_spec_resource_limit write_Pipeline_VITIS_LOOP_273_2 
INFO-FLOW: Configuring Module : write_Pipeline_VITIS_LOOP_286_5 ...
Execute       set_default_model write_Pipeline_VITIS_LOOP_286_5 
Execute       apply_spec_resource_limit write_Pipeline_VITIS_LOOP_286_5 
INFO-FLOW: Configuring Module : write ...
Execute       set_default_model write 
Execute       apply_spec_resource_limit write 
INFO-FLOW: Configuring Module : dataflow_in_loop_VITIS_LOOP_332_1 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_332_1 
Execute       apply_spec_resource_limit dataflow_in_loop_VITIS_LOOP_332_1 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc18 ...
Execute       set_default_model dataflow_parent_loop_proc18 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc18 
INFO-FLOW: Configuring Module : buffer_write ...
Execute       set_default_model buffer_write 
Execute       apply_spec_resource_limit buffer_write 
INFO-FLOW: Configuring Module : IFFT_AP ...
Execute       set_default_model IFFT_AP 
Execute       apply_spec_resource_limit IFFT_AP 
INFO-FLOW: Model list for preprocess: entry_proc21 Block_entry6_proc entry_proc20 rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 rd_data collect_input_Pipeline_VITIS_LOOP_91_2 collect_input fft_stage_Pipeline_SKIP_X_SKIP_Y fft_stage_Pipeline_VITIS_LOOP_66_2 fft_stage fft_stage.1_Pipeline_SKIP_X_SKIP_Y fft_stage.1_Pipeline_VITIS_LOOP_66_2 fft_stage.1 fft_stage.2_Pipeline_VITIS_LOOP_66_2 fft_stage.2_Pipeline_SKIP_X_SKIP_Y fft_stage.2 fft_stage.3_Pipeline_SKIP_X_SKIP_Y fft_stage.3_Pipeline_VITIS_LOOP_66_2 fft_stage.3 fft_stage.4_Pipeline_VITIS_LOOP_66_2 fft_stage.4_Pipeline_SKIP_X_SKIP_Y fft_stage.4 fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 fft_stage.5_Pipeline_SKIP_X_SKIP_Y fft_stage.5 pool_Pipeline_VITIS_LOOP_178_2 pool push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 push_out dataflow_in_loop_VITIS_LOOP_208_1 dataflow_parent_loop_proc vr_ifft entry_proc buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 buffer write_Pipeline_VITIS_LOOP_273_2 write_Pipeline_VITIS_LOOP_286_5 write dataflow_in_loop_VITIS_LOOP_332_1 dataflow_parent_loop_proc18 buffer_write IFFT_AP
INFO-FLOW: Preprocessing Module: entry_proc21 ...
Execute       set_default_model entry_proc21 
Execute       cdfg_preprocess -model entry_proc21 
Execute       rtl_gen_preprocess entry_proc21 
INFO-FLOW: Preprocessing Module: Block_entry6_proc ...
Execute       set_default_model Block_entry6_proc 
Execute       cdfg_preprocess -model Block_entry6_proc 
Execute       rtl_gen_preprocess Block_entry6_proc 
INFO-FLOW: Preprocessing Module: entry_proc20 ...
Execute       set_default_model entry_proc20 
Execute       cdfg_preprocess -model entry_proc20 
Execute       rtl_gen_preprocess entry_proc20 
INFO-FLOW: Preprocessing Module: rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 ...
Execute       set_default_model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
Execute       cdfg_preprocess -model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
Execute       rtl_gen_preprocess rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
INFO-FLOW: Preprocessing Module: rd_data ...
Execute       set_default_model rd_data 
Execute       cdfg_preprocess -model rd_data 
Execute       rtl_gen_preprocess rd_data 
INFO-FLOW: Preprocessing Module: collect_input_Pipeline_VITIS_LOOP_91_2 ...
Execute       set_default_model collect_input_Pipeline_VITIS_LOOP_91_2 
Execute       cdfg_preprocess -model collect_input_Pipeline_VITIS_LOOP_91_2 
Execute       rtl_gen_preprocess collect_input_Pipeline_VITIS_LOOP_91_2 
INFO-FLOW: Preprocessing Module: collect_input ...
Execute       set_default_model collect_input 
Execute       cdfg_preprocess -model collect_input 
Execute       rtl_gen_preprocess collect_input 
INFO-FLOW: Preprocessing Module: fft_stage_Pipeline_SKIP_X_SKIP_Y ...
Execute       set_default_model fft_stage_Pipeline_SKIP_X_SKIP_Y 
Execute       cdfg_preprocess -model fft_stage_Pipeline_SKIP_X_SKIP_Y 
Execute       rtl_gen_preprocess fft_stage_Pipeline_SKIP_X_SKIP_Y 
INFO-FLOW: Preprocessing Module: fft_stage_Pipeline_VITIS_LOOP_66_2 ...
Execute       set_default_model fft_stage_Pipeline_VITIS_LOOP_66_2 
Execute       cdfg_preprocess -model fft_stage_Pipeline_VITIS_LOOP_66_2 
Execute       rtl_gen_preprocess fft_stage_Pipeline_VITIS_LOOP_66_2 
INFO-FLOW: Preprocessing Module: fft_stage ...
Execute       set_default_model fft_stage 
Execute       cdfg_preprocess -model fft_stage 
Execute       rtl_gen_preprocess fft_stage 
INFO-FLOW: Preprocessing Module: fft_stage.1_Pipeline_SKIP_X_SKIP_Y ...
Execute       set_default_model fft_stage.1_Pipeline_SKIP_X_SKIP_Y 
Execute       cdfg_preprocess -model fft_stage.1_Pipeline_SKIP_X_SKIP_Y 
Execute       rtl_gen_preprocess fft_stage.1_Pipeline_SKIP_X_SKIP_Y 
INFO-FLOW: Preprocessing Module: fft_stage.1_Pipeline_VITIS_LOOP_66_2 ...
Execute       set_default_model fft_stage.1_Pipeline_VITIS_LOOP_66_2 
Execute       cdfg_preprocess -model fft_stage.1_Pipeline_VITIS_LOOP_66_2 
Execute       rtl_gen_preprocess fft_stage.1_Pipeline_VITIS_LOOP_66_2 
INFO-FLOW: Preprocessing Module: fft_stage.1 ...
Execute       set_default_model fft_stage.1 
Execute       cdfg_preprocess -model fft_stage.1 
Execute       rtl_gen_preprocess fft_stage.1 
INFO-FLOW: Preprocessing Module: fft_stage.2_Pipeline_VITIS_LOOP_66_2 ...
Execute       set_default_model fft_stage.2_Pipeline_VITIS_LOOP_66_2 
Execute       cdfg_preprocess -model fft_stage.2_Pipeline_VITIS_LOOP_66_2 
Execute       rtl_gen_preprocess fft_stage.2_Pipeline_VITIS_LOOP_66_2 
INFO-FLOW: Preprocessing Module: fft_stage.2_Pipeline_SKIP_X_SKIP_Y ...
Execute       set_default_model fft_stage.2_Pipeline_SKIP_X_SKIP_Y 
Execute       cdfg_preprocess -model fft_stage.2_Pipeline_SKIP_X_SKIP_Y 
Execute       rtl_gen_preprocess fft_stage.2_Pipeline_SKIP_X_SKIP_Y 
INFO-FLOW: Preprocessing Module: fft_stage.2 ...
Execute       set_default_model fft_stage.2 
Execute       cdfg_preprocess -model fft_stage.2 
Execute       rtl_gen_preprocess fft_stage.2 
INFO-FLOW: Preprocessing Module: fft_stage.3_Pipeline_SKIP_X_SKIP_Y ...
Execute       set_default_model fft_stage.3_Pipeline_SKIP_X_SKIP_Y 
Execute       cdfg_preprocess -model fft_stage.3_Pipeline_SKIP_X_SKIP_Y 
Execute       rtl_gen_preprocess fft_stage.3_Pipeline_SKIP_X_SKIP_Y 
INFO-FLOW: Preprocessing Module: fft_stage.3_Pipeline_VITIS_LOOP_66_2 ...
Execute       set_default_model fft_stage.3_Pipeline_VITIS_LOOP_66_2 
Execute       cdfg_preprocess -model fft_stage.3_Pipeline_VITIS_LOOP_66_2 
Execute       rtl_gen_preprocess fft_stage.3_Pipeline_VITIS_LOOP_66_2 
INFO-FLOW: Preprocessing Module: fft_stage.3 ...
Execute       set_default_model fft_stage.3 
Execute       cdfg_preprocess -model fft_stage.3 
Execute       rtl_gen_preprocess fft_stage.3 
INFO-FLOW: Preprocessing Module: fft_stage.4_Pipeline_VITIS_LOOP_66_2 ...
Execute       set_default_model fft_stage.4_Pipeline_VITIS_LOOP_66_2 
Execute       cdfg_preprocess -model fft_stage.4_Pipeline_VITIS_LOOP_66_2 
Execute       rtl_gen_preprocess fft_stage.4_Pipeline_VITIS_LOOP_66_2 
INFO-FLOW: Preprocessing Module: fft_stage.4_Pipeline_SKIP_X_SKIP_Y ...
Execute       set_default_model fft_stage.4_Pipeline_SKIP_X_SKIP_Y 
Execute       cdfg_preprocess -model fft_stage.4_Pipeline_SKIP_X_SKIP_Y 
Execute       rtl_gen_preprocess fft_stage.4_Pipeline_SKIP_X_SKIP_Y 
INFO-FLOW: Preprocessing Module: fft_stage.4 ...
Execute       set_default_model fft_stage.4 
Execute       cdfg_preprocess -model fft_stage.4 
Execute       rtl_gen_preprocess fft_stage.4 
INFO-FLOW: Preprocessing Module: fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 ...
Execute       set_default_model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
Execute       cdfg_preprocess -model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
Execute       rtl_gen_preprocess fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
INFO-FLOW: Preprocessing Module: fft_stage.5_Pipeline_SKIP_X_SKIP_Y ...
Execute       set_default_model fft_stage.5_Pipeline_SKIP_X_SKIP_Y 
Execute       cdfg_preprocess -model fft_stage.5_Pipeline_SKIP_X_SKIP_Y 
Execute       rtl_gen_preprocess fft_stage.5_Pipeline_SKIP_X_SKIP_Y 
INFO-FLOW: Preprocessing Module: fft_stage.5 ...
Execute       set_default_model fft_stage.5 
Execute       cdfg_preprocess -model fft_stage.5 
Execute       rtl_gen_preprocess fft_stage.5 
INFO-FLOW: Preprocessing Module: pool_Pipeline_VITIS_LOOP_178_2 ...
Execute       set_default_model pool_Pipeline_VITIS_LOOP_178_2 
Execute       cdfg_preprocess -model pool_Pipeline_VITIS_LOOP_178_2 
Execute       rtl_gen_preprocess pool_Pipeline_VITIS_LOOP_178_2 
INFO-FLOW: Preprocessing Module: pool ...
Execute       set_default_model pool 
Execute       cdfg_preprocess -model pool 
Execute       rtl_gen_preprocess pool 
INFO-FLOW: Preprocessing Module: push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 ...
Execute       set_default_model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
Execute       cdfg_preprocess -model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
Execute       rtl_gen_preprocess push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
INFO-FLOW: Preprocessing Module: push_out ...
Execute       set_default_model push_out 
Execute       cdfg_preprocess -model push_out 
Execute       rtl_gen_preprocess push_out 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_VITIS_LOOP_208_1 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_208_1 
Execute       cdfg_preprocess -model dataflow_in_loop_VITIS_LOOP_208_1 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_208_1 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
INFO-FLOW: Preprocessing Module: vr_ifft ...
Execute       set_default_model vr_ifft 
Execute       cdfg_preprocess -model vr_ifft 
Execute       rtl_gen_preprocess vr_ifft 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 ...
Execute       set_default_model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
Execute       cdfg_preprocess -model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
Execute       rtl_gen_preprocess buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
INFO-FLOW: Preprocessing Module: buffer ...
Execute       set_default_model buffer 
Execute       cdfg_preprocess -model buffer 
Execute       rtl_gen_preprocess buffer 
WARNING: [SYN 201-103] Legalizing function name 'buffer' to 'buffer_r'.
INFO-FLOW: Preprocessing Module: write_Pipeline_VITIS_LOOP_273_2 ...
Execute       set_default_model write_Pipeline_VITIS_LOOP_273_2 
Execute       cdfg_preprocess -model write_Pipeline_VITIS_LOOP_273_2 
Execute       rtl_gen_preprocess write_Pipeline_VITIS_LOOP_273_2 
INFO-FLOW: Preprocessing Module: write_Pipeline_VITIS_LOOP_286_5 ...
Execute       set_default_model write_Pipeline_VITIS_LOOP_286_5 
Execute       cdfg_preprocess -model write_Pipeline_VITIS_LOOP_286_5 
Execute       rtl_gen_preprocess write_Pipeline_VITIS_LOOP_286_5 
INFO-FLOW: Preprocessing Module: write ...
Execute       set_default_model write 
Execute       cdfg_preprocess -model write 
Execute       rtl_gen_preprocess write 
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
INFO-FLOW: Preprocessing Module: dataflow_in_loop_VITIS_LOOP_332_1 ...
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_332_1 
Execute       cdfg_preprocess -model dataflow_in_loop_VITIS_LOOP_332_1 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_332_1 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc18 ...
Execute       set_default_model dataflow_parent_loop_proc18 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc18 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc18 
INFO-FLOW: Preprocessing Module: buffer_write ...
Execute       set_default_model buffer_write 
Execute       cdfg_preprocess -model buffer_write 
Execute       rtl_gen_preprocess buffer_write 
INFO-FLOW: Preprocessing Module: IFFT_AP ...
Execute       set_default_model IFFT_AP 
Execute       cdfg_preprocess -model IFFT_AP 
Execute       rtl_gen_preprocess IFFT_AP 
INFO-FLOW: Model list for synthesis: entry_proc21 Block_entry6_proc entry_proc20 rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 rd_data collect_input_Pipeline_VITIS_LOOP_91_2 collect_input fft_stage_Pipeline_SKIP_X_SKIP_Y fft_stage_Pipeline_VITIS_LOOP_66_2 fft_stage fft_stage.1_Pipeline_SKIP_X_SKIP_Y fft_stage.1_Pipeline_VITIS_LOOP_66_2 fft_stage.1 fft_stage.2_Pipeline_VITIS_LOOP_66_2 fft_stage.2_Pipeline_SKIP_X_SKIP_Y fft_stage.2 fft_stage.3_Pipeline_SKIP_X_SKIP_Y fft_stage.3_Pipeline_VITIS_LOOP_66_2 fft_stage.3 fft_stage.4_Pipeline_VITIS_LOOP_66_2 fft_stage.4_Pipeline_SKIP_X_SKIP_Y fft_stage.4 fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 fft_stage.5_Pipeline_SKIP_X_SKIP_Y fft_stage.5 pool_Pipeline_VITIS_LOOP_178_2 pool push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 push_out dataflow_in_loop_VITIS_LOOP_208_1 dataflow_parent_loop_proc vr_ifft entry_proc buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 buffer write_Pipeline_VITIS_LOOP_273_2 write_Pipeline_VITIS_LOOP_286_5 write dataflow_in_loop_VITIS_LOOP_332_1 dataflow_parent_loop_proc18 buffer_write IFFT_AP
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc21 
Execute       schedule -model entry_proc21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 698.742 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc21.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc21.
Execute       set_default_model entry_proc21 
Execute       bind -model entry_proc21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 698.816 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc21.bind.adb -f 
INFO-FLOW: Finish binding entry_proc21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_entry6_proc 
Execute       schedule -model Block_entry6_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 698.914 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/Block_entry6_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/Block_entry6_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry6_proc.
Execute       set_default_model Block_entry6_proc 
Execute       bind -model Block_entry6_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 699.004 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/Block_entry6_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/Block_entry6_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry6_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc20 
Execute       schedule -model entry_proc20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 699.102 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc20.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc20.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc20.
Execute       set_default_model entry_proc20 
Execute       bind -model entry_proc20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 699.293 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc20.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc20.bind.adb -f 
INFO-FLOW: Finish binding entry_proc20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
Execute       schedule -model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1_VITIS_LOOP_160_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_157_1_VITIS_LOOP_160_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 700.141 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.sched.adb -f 
INFO-FLOW: Finish scheduling rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.
Execute       set_default_model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
Execute       bind -model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 700.141 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.bind.adb -f 
INFO-FLOW: Finish binding rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rd_data 
Execute       schedule -model rd_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 700.512 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data.sched.adb -f 
INFO-FLOW: Finish scheduling rd_data.
Execute       set_default_model rd_data 
Execute       bind -model rd_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 700.512 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data.bind.adb -f 
INFO-FLOW: Finish binding rd_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model collect_input_Pipeline_VITIS_LOOP_91_2 
Execute       schedule -model collect_input_Pipeline_VITIS_LOOP_91_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 701.070 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input_Pipeline_VITIS_LOOP_91_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input_Pipeline_VITIS_LOOP_91_2.sched.adb -f 
INFO-FLOW: Finish scheduling collect_input_Pipeline_VITIS_LOOP_91_2.
Execute       set_default_model collect_input_Pipeline_VITIS_LOOP_91_2 
Execute       bind -model collect_input_Pipeline_VITIS_LOOP_91_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 701.070 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input_Pipeline_VITIS_LOOP_91_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input_Pipeline_VITIS_LOOP_91_2.bind.adb -f 
INFO-FLOW: Finish binding collect_input_Pipeline_VITIS_LOOP_91_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model collect_input 
Execute       schedule -model collect_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 701.566 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input.sched.adb -f 
INFO-FLOW: Finish scheduling collect_input.
Execute       set_default_model collect_input 
Execute       bind -model collect_input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 701.566 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input.bind.adb -f 
INFO-FLOW: Finish binding collect_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage_Pipeline_SKIP_X_SKIP_Y 
Execute       schedule -model fft_stage_Pipeline_SKIP_X_SKIP_Y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 25, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 702.301 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_SKIP_X_SKIP_Y.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_SKIP_X_SKIP_Y.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage_Pipeline_SKIP_X_SKIP_Y.
Execute       set_default_model fft_stage_Pipeline_SKIP_X_SKIP_Y 
Execute       bind -model fft_stage_Pipeline_SKIP_X_SKIP_Y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 702.301 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_SKIP_X_SKIP_Y.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_SKIP_X_SKIP_Y.bind.adb -f 
INFO-FLOW: Finish binding fft_stage_Pipeline_SKIP_X_SKIP_Y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage_Pipeline_VITIS_LOOP_66_2 
Execute       schedule -model fft_stage_Pipeline_VITIS_LOOP_66_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 703.492 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_VITIS_LOOP_66_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_VITIS_LOOP_66_2.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage_Pipeline_VITIS_LOOP_66_2.
Execute       set_default_model fft_stage_Pipeline_VITIS_LOOP_66_2 
Execute       bind -model fft_stage_Pipeline_VITIS_LOOP_66_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 703.492 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_VITIS_LOOP_66_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_VITIS_LOOP_66_2.bind.adb -f 
INFO-FLOW: Finish binding fft_stage_Pipeline_VITIS_LOOP_66_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage 
Execute       schedule -model fft_stage 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 703.703 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.
Execute       set_default_model fft_stage 
Execute       bind -model fft_stage 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 703.703 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.1_Pipeline_SKIP_X_SKIP_Y 
Execute       schedule -model fft_stage.1_Pipeline_SKIP_X_SKIP_Y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 705.453 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_SKIP_X_SKIP_Y.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_SKIP_X_SKIP_Y.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.1_Pipeline_SKIP_X_SKIP_Y.
Execute       set_default_model fft_stage.1_Pipeline_SKIP_X_SKIP_Y 
Execute       bind -model fft_stage.1_Pipeline_SKIP_X_SKIP_Y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 705.453 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_SKIP_X_SKIP_Y.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_SKIP_X_SKIP_Y.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.1_Pipeline_SKIP_X_SKIP_Y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.1_Pipeline_VITIS_LOOP_66_2 
Execute       schedule -model fft_stage.1_Pipeline_VITIS_LOOP_66_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 706.164 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_VITIS_LOOP_66_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_VITIS_LOOP_66_2.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.1_Pipeline_VITIS_LOOP_66_2.
Execute       set_default_model fft_stage.1_Pipeline_VITIS_LOOP_66_2 
Execute       bind -model fft_stage.1_Pipeline_VITIS_LOOP_66_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 706.164 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_VITIS_LOOP_66_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_VITIS_LOOP_66_2.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.1_Pipeline_VITIS_LOOP_66_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.1 
Execute       schedule -model fft_stage.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 706.461 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.1.
Execute       set_default_model fft_stage.1 
Execute       bind -model fft_stage.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 706.461 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.2_Pipeline_VITIS_LOOP_66_2 
Execute       schedule -model fft_stage.2_Pipeline_VITIS_LOOP_66_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 706.938 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_66_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_66_2.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.2_Pipeline_VITIS_LOOP_66_2.
Execute       set_default_model fft_stage.2_Pipeline_VITIS_LOOP_66_2 
Execute       bind -model fft_stage.2_Pipeline_VITIS_LOOP_66_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 706.938 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_66_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_66_2.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.2_Pipeline_VITIS_LOOP_66_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.2_Pipeline_SKIP_X_SKIP_Y 
Execute       schedule -model fft_stage.2_Pipeline_SKIP_X_SKIP_Y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 708.656 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_SKIP_X_SKIP_Y.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_SKIP_X_SKIP_Y.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.2_Pipeline_SKIP_X_SKIP_Y.
Execute       set_default_model fft_stage.2_Pipeline_SKIP_X_SKIP_Y 
Execute       bind -model fft_stage.2_Pipeline_SKIP_X_SKIP_Y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 708.656 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_SKIP_X_SKIP_Y.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_SKIP_X_SKIP_Y.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.2_Pipeline_SKIP_X_SKIP_Y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.2 
Execute       schedule -model fft_stage.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 709.191 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.2.
Execute       set_default_model fft_stage.2 
Execute       bind -model fft_stage.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 709.191 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.3_Pipeline_SKIP_X_SKIP_Y 
Execute       schedule -model fft_stage.3_Pipeline_SKIP_X_SKIP_Y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 710.809 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_SKIP_X_SKIP_Y.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_SKIP_X_SKIP_Y.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.3_Pipeline_SKIP_X_SKIP_Y.
Execute       set_default_model fft_stage.3_Pipeline_SKIP_X_SKIP_Y 
Execute       bind -model fft_stage.3_Pipeline_SKIP_X_SKIP_Y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 710.809 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_SKIP_X_SKIP_Y.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_SKIP_X_SKIP_Y.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.3_Pipeline_SKIP_X_SKIP_Y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.3_Pipeline_VITIS_LOOP_66_2 
Execute       schedule -model fft_stage.3_Pipeline_VITIS_LOOP_66_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 711.469 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_66_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_66_2.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.3_Pipeline_VITIS_LOOP_66_2.
Execute       set_default_model fft_stage.3_Pipeline_VITIS_LOOP_66_2 
Execute       bind -model fft_stage.3_Pipeline_VITIS_LOOP_66_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 711.469 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_66_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_66_2.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.3_Pipeline_VITIS_LOOP_66_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.3 
Execute       schedule -model fft_stage.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 711.816 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.3.
Execute       set_default_model fft_stage.3 
Execute       bind -model fft_stage.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 711.816 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.4_Pipeline_VITIS_LOOP_66_2 
Execute       schedule -model fft_stage.4_Pipeline_VITIS_LOOP_66_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 712.496 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_66_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_66_2.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.4_Pipeline_VITIS_LOOP_66_2.
Execute       set_default_model fft_stage.4_Pipeline_VITIS_LOOP_66_2 
Execute       bind -model fft_stage.4_Pipeline_VITIS_LOOP_66_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 712.496 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_66_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_66_2.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.4_Pipeline_VITIS_LOOP_66_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.4_Pipeline_SKIP_X_SKIP_Y 
Execute       schedule -model fft_stage.4_Pipeline_SKIP_X_SKIP_Y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 27, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 713.965 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_SKIP_X_SKIP_Y.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_SKIP_X_SKIP_Y.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.4_Pipeline_SKIP_X_SKIP_Y.
Execute       set_default_model fft_stage.4_Pipeline_SKIP_X_SKIP_Y 
Execute       bind -model fft_stage.4_Pipeline_SKIP_X_SKIP_Y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 713.965 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_SKIP_X_SKIP_Y.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_SKIP_X_SKIP_Y.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.4_Pipeline_SKIP_X_SKIP_Y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.4 
Execute       schedule -model fft_stage.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 714.551 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.4.
Execute       set_default_model fft_stage.4 
Execute       bind -model fft_stage.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 714.551 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
Execute       schedule -model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 5, loop 'VITIS_LOOP_63_1_VITIS_LOOP_66_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 715.168 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.
Execute       set_default_model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
Execute       bind -model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 715.168 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.5_Pipeline_SKIP_X_SKIP_Y 
Execute       schedule -model fft_stage.5_Pipeline_SKIP_X_SKIP_Y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SKIP_X_SKIP_Y'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_2_write_ln38', src/fft.cpp:38) of variable 'sub3_i_i29862_partset', src/fft.cpp:38 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset', src/fft.cpp:36 on array 'X_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' (loop 'SKIP_X_SKIP_Y'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('X_0_0_addr_3_write_ln39', src/fft.cpp:39) of variable 'sub3_i_i30282_partset', src/fft.cpp:39 on array 'X_0_0' and 'store' operation ('X_0_0_addr_write_ln36', src/fft.cpp:36) of variable 'add3_i_i290_partset', src/fft.cpp:36 on array 'X_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 31, loop 'SKIP_X_SKIP_Y'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 717.902 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_SKIP_X_SKIP_Y.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_SKIP_X_SKIP_Y.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.5_Pipeline_SKIP_X_SKIP_Y.
Execute       set_default_model fft_stage.5_Pipeline_SKIP_X_SKIP_Y 
Execute       bind -model fft_stage.5_Pipeline_SKIP_X_SKIP_Y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 717.902 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_SKIP_X_SKIP_Y.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.17 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_SKIP_X_SKIP_Y.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.5_Pipeline_SKIP_X_SKIP_Y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.5 
Execute       schedule -model fft_stage.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 717.969 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.5.
Execute       set_default_model fft_stage.5 
Execute       bind -model fft_stage.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 717.969 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_Pipeline_VITIS_LOOP_178_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool_Pipeline_VITIS_LOOP_178_2 
Execute       schedule -model pool_Pipeline_VITIS_LOOP_178_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_178_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'VITIS_LOOP_178_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 719.109 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool_Pipeline_VITIS_LOOP_178_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool_Pipeline_VITIS_LOOP_178_2.sched.adb -f 
INFO-FLOW: Finish scheduling pool_Pipeline_VITIS_LOOP_178_2.
Execute       set_default_model pool_Pipeline_VITIS_LOOP_178_2 
Execute       bind -model pool_Pipeline_VITIS_LOOP_178_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 719.109 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool_Pipeline_VITIS_LOOP_178_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool_Pipeline_VITIS_LOOP_178_2.bind.adb -f 
INFO-FLOW: Finish binding pool_Pipeline_VITIS_LOOP_178_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool 
Execute       schedule -model pool 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.32ns) exceeds the target (target clock period: 5ns, clock uncertainty: 2ns, effective delay budget: 3ns).
WARNING: [HLS 200-1016] The critical path in module 'pool' consists of the following:	'uitofp' operation ('conv_i') [24]  (3.32 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 720.188 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool.sched.adb -f 
INFO-FLOW: Finish scheduling pool.
Execute       set_default_model pool 
Execute       bind -model pool 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 720.188 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool.bind.adb -f 
INFO-FLOW: Finish binding pool.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
Execute       schedule -model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_139_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_136_1_VITIS_LOOP_139_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 720.965 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.sched.adb -f 
INFO-FLOW: Finish scheduling push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.
Execute       set_default_model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
Execute       bind -model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 720.965 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.bind.adb -f 
INFO-FLOW: Finish binding push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model push_out 
Execute       schedule -model push_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 721.254 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out.sched.adb -f 
INFO-FLOW: Finish scheduling push_out.
Execute       set_default_model push_out 
Execute       bind -model push_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 721.254 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out.bind.adb -f 
INFO-FLOW: Finish binding push_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_208_1 
Execute       schedule -model dataflow_in_loop_VITIS_LOOP_208_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 721.578 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_208_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_208_1.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_VITIS_LOOP_208_1.
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_208_1 
Execute       bind -model dataflow_in_loop_VITIS_LOOP_208_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 721.578 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_208_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.71 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_208_1.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_VITIS_LOOP_208_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc 
Execute       schedule -model dataflow_parent_loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 722.105 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc.
Execute       set_default_model dataflow_parent_loop_proc 
Execute       bind -model dataflow_parent_loop_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 722.105 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.7 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model vr_ifft 
Execute       schedule -model vr_ifft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln208) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 722.105 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/vr_ifft.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/vr_ifft.sched.adb -f 
INFO-FLOW: Finish scheduling vr_ifft.
Execute       set_default_model vr_ifft 
Execute       bind -model vr_ifft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 722.105 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/vr_ifft.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.7 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/vr_ifft.bind.adb -f 
INFO-FLOW: Finish binding vr_ifft.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 722.105 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 722.195 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
Execute       schedule -model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 723.285 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.sched.adb -f 
INFO-FLOW: Finish scheduling buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.
Execute       set_default_model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
Execute       bind -model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 723.285 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.bind.adb -f 
INFO-FLOW: Finish binding buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model buffer 
Execute       schedule -model buffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 723.594 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_r.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_r.sched.adb -f 
INFO-FLOW: Finish scheduling buffer.
Execute       set_default_model buffer 
Execute       bind -model buffer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 723.594 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_r.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_r.bind.adb -f 
INFO-FLOW: Finish binding buffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_273_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_Pipeline_VITIS_LOOP_273_2 
Execute       schedule -model write_Pipeline_VITIS_LOOP_273_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_273_2'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_273_2' (loop 'VITIS_LOOP_273_2'): Unable to schedule 'load' operation ('buffer1_0_load_1', src/fft.cpp:278) on array 'buffer1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_273_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 724.566 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_273_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_273_2.sched.adb -f 
INFO-FLOW: Finish scheduling write_Pipeline_VITIS_LOOP_273_2.
Execute       set_default_model write_Pipeline_VITIS_LOOP_273_2 
Execute       bind -model write_Pipeline_VITIS_LOOP_273_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 724.566 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_273_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_273_2.bind.adb -f 
INFO-FLOW: Finish binding write_Pipeline_VITIS_LOOP_273_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_Pipeline_VITIS_LOOP_286_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_Pipeline_VITIS_LOOP_286_5 
Execute       schedule -model write_Pipeline_VITIS_LOOP_286_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_5'.
WARNING: [HLS 200-885] The II Violation in module 'write_Pipeline_VITIS_LOOP_286_5' (loop 'VITIS_LOOP_286_5'): Unable to schedule 'load' operation ('buffer1_0_load_1', src/fft.cpp:291) on array 'buffer1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buffer1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_286_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 725.031 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_286_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_286_5.sched.adb -f 
INFO-FLOW: Finish scheduling write_Pipeline_VITIS_LOOP_286_5.
Execute       set_default_model write_Pipeline_VITIS_LOOP_286_5 
Execute       bind -model write_Pipeline_VITIS_LOOP_286_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 725.031 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_286_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_286_5.bind.adb -f 
INFO-FLOW: Finish binding write_Pipeline_VITIS_LOOP_286_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write 
Execute       schedule -model write 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 725.480 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_r.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_r.sched.adb -f 
INFO-FLOW: Finish scheduling write.
Execute       set_default_model write 
Execute       bind -model write 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 725.629 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_r.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_r.bind.adb -f 
INFO-FLOW: Finish binding write.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_332_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_332_1 
Execute       schedule -model dataflow_in_loop_VITIS_LOOP_332_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 725.824 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_332_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_332_1.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_VITIS_LOOP_332_1.
Execute       set_default_model dataflow_in_loop_VITIS_LOOP_332_1 
Execute       bind -model dataflow_in_loop_VITIS_LOOP_332_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 725.945 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_332_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_332_1.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_VITIS_LOOP_332_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc18 
Execute       schedule -model dataflow_parent_loop_proc18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 726.770 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc18.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc18.
Execute       set_default_model dataflow_parent_loop_proc18 
Execute       bind -model dataflow_parent_loop_proc18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 726.770 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc18.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model buffer_write 
Execute       schedule -model buffer_write 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_i_i) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 727.164 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_write.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_write.sched.adb -f 
INFO-FLOW: Finish scheduling buffer_write.
Execute       set_default_model buffer_write 
Execute       bind -model buffer_write 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 727.164 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_write.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_write.bind.adb -f 
INFO-FLOW: Finish binding buffer_write.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IFFT_AP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IFFT_AP 
Execute       schedule -model IFFT_AP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 727.438 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.sched.adb -f 
INFO-FLOW: Finish scheduling IFFT_AP.
Execute       set_default_model IFFT_AP 
Execute       bind -model IFFT_AP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 727.438 MB.
Execute       syn_report -verbosereport -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.78 sec.
Execute       db_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.bind.adb -f 
INFO-FLOW: Finish binding IFFT_AP.
Execute       get_model_list IFFT_AP -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc21 
Execute       rtl_gen_preprocess Block_entry6_proc 
Execute       rtl_gen_preprocess entry_proc20 
Execute       rtl_gen_preprocess rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
Execute       rtl_gen_preprocess rd_data 
Execute       rtl_gen_preprocess collect_input_Pipeline_VITIS_LOOP_91_2 
Execute       rtl_gen_preprocess collect_input 
Execute       rtl_gen_preprocess fft_stage_Pipeline_SKIP_X_SKIP_Y 
Execute       rtl_gen_preprocess fft_stage_Pipeline_VITIS_LOOP_66_2 
Execute       rtl_gen_preprocess fft_stage 
Execute       rtl_gen_preprocess fft_stage.1_Pipeline_SKIP_X_SKIP_Y 
Execute       rtl_gen_preprocess fft_stage.1_Pipeline_VITIS_LOOP_66_2 
Execute       rtl_gen_preprocess fft_stage.1 
Execute       rtl_gen_preprocess fft_stage.2_Pipeline_VITIS_LOOP_66_2 
Execute       rtl_gen_preprocess fft_stage.2_Pipeline_SKIP_X_SKIP_Y 
Execute       rtl_gen_preprocess fft_stage.2 
Execute       rtl_gen_preprocess fft_stage.3_Pipeline_SKIP_X_SKIP_Y 
Execute       rtl_gen_preprocess fft_stage.3_Pipeline_VITIS_LOOP_66_2 
Execute       rtl_gen_preprocess fft_stage.3 
Execute       rtl_gen_preprocess fft_stage.4_Pipeline_VITIS_LOOP_66_2 
Execute       rtl_gen_preprocess fft_stage.4_Pipeline_SKIP_X_SKIP_Y 
Execute       rtl_gen_preprocess fft_stage.4 
Execute       rtl_gen_preprocess fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
Execute       rtl_gen_preprocess fft_stage.5_Pipeline_SKIP_X_SKIP_Y 
Execute       rtl_gen_preprocess fft_stage.5 
Execute       rtl_gen_preprocess pool_Pipeline_VITIS_LOOP_178_2 
Execute       rtl_gen_preprocess pool 
Execute       rtl_gen_preprocess push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
Execute       rtl_gen_preprocess push_out 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_208_1 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess vr_ifft 
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
Execute       rtl_gen_preprocess buffer 
Execute       rtl_gen_preprocess write_Pipeline_VITIS_LOOP_273_2 
Execute       rtl_gen_preprocess write_Pipeline_VITIS_LOOP_286_5 
Execute       rtl_gen_preprocess write 
Execute       rtl_gen_preprocess dataflow_in_loop_VITIS_LOOP_332_1 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc18 
Execute       rtl_gen_preprocess buffer_write 
Execute       rtl_gen_preprocess IFFT_AP 
INFO-FLOW: Model list for RTL generation: entry_proc21 Block_entry6_proc entry_proc20 rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 rd_data collect_input_Pipeline_VITIS_LOOP_91_2 collect_input fft_stage_Pipeline_SKIP_X_SKIP_Y fft_stage_Pipeline_VITIS_LOOP_66_2 fft_stage fft_stage.1_Pipeline_SKIP_X_SKIP_Y fft_stage.1_Pipeline_VITIS_LOOP_66_2 fft_stage.1 fft_stage.2_Pipeline_VITIS_LOOP_66_2 fft_stage.2_Pipeline_SKIP_X_SKIP_Y fft_stage.2 fft_stage.3_Pipeline_SKIP_X_SKIP_Y fft_stage.3_Pipeline_VITIS_LOOP_66_2 fft_stage.3 fft_stage.4_Pipeline_VITIS_LOOP_66_2 fft_stage.4_Pipeline_SKIP_X_SKIP_Y fft_stage.4 fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 fft_stage.5_Pipeline_SKIP_X_SKIP_Y fft_stage.5 pool_Pipeline_VITIS_LOOP_178_2 pool push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 push_out dataflow_in_loop_VITIS_LOOP_208_1 dataflow_parent_loop_proc vr_ifft entry_proc buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 buffer write_Pipeline_VITIS_LOOP_273_2 write_Pipeline_VITIS_LOOP_286_5 write dataflow_in_loop_VITIS_LOOP_332_1 dataflow_parent_loop_proc18 buffer_write IFFT_AP
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc21 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc21.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 727.477 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc21 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_entry_proc21 
Execute       gen_rtl entry_proc21 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_entry_proc21 
Execute       syn_report -csynth -model entry_proc21 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/entry_proc21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model entry_proc21 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/entry_proc21_csynth.xml 
Execute       syn_report -verbosereport -model entry_proc21 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model entry_proc21 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc21.adb 
Execute       db_write -model entry_proc21 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc21 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Block_entry6_proc -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/Block_entry6_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry6_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 728.059 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_entry6_proc -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_Block_entry6_proc 
Execute       gen_rtl Block_entry6_proc -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_Block_entry6_proc 
Execute       syn_report -csynth -model Block_entry6_proc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/Block_entry6_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model Block_entry6_proc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/Block_entry6_proc_csynth.xml 
Execute       syn_report -verbosereport -model Block_entry6_proc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/Block_entry6_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model Block_entry6_proc -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/Block_entry6_proc.adb 
Execute       db_write -model Block_entry6_proc -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_entry6_proc -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/Block_entry6_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc20 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc20.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 728.707 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc20 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_entry_proc20 
Execute       gen_rtl entry_proc20 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_entry_proc20 
Execute       syn_report -csynth -model entry_proc20 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/entry_proc20_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model entry_proc20 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/entry_proc20_csynth.xml 
Execute       syn_report -verbosereport -model entry_proc20 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc20.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model entry_proc20 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc20.adb 
Execute       db_write -model entry_proc20 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc20 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2' pipeline 'VITIS_LOOP_157_1_VITIS_LOOP_160_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 729.656 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
Execute       gen_rtl rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
Execute       syn_report -csynth -model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_csynth.xml 
Execute       syn_report -verbosereport -model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.adb 
Execute       db_write -model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rd_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rd_data -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'rd_ptr' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_31ns_38_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rd_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 730.879 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl rd_data -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_rd_data 
Execute       gen_rtl rd_data -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_rd_data 
Execute       syn_report -csynth -model rd_data -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/rd_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model rd_data -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/rd_data_csynth.xml 
Execute       syn_report -verbosereport -model rd_data -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model rd_data -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data.adb 
Execute       db_write -model rd_data -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rd_data -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model collect_input_Pipeline_VITIS_LOOP_91_2 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input_Pipeline_VITIS_LOOP_91_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'collect_input_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 732.570 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl collect_input_Pipeline_VITIS_LOOP_91_2 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_collect_input_Pipeline_VITIS_LOOP_91_2 
Execute       gen_rtl collect_input_Pipeline_VITIS_LOOP_91_2 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_collect_input_Pipeline_VITIS_LOOP_91_2 
Execute       syn_report -csynth -model collect_input_Pipeline_VITIS_LOOP_91_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/collect_input_Pipeline_VITIS_LOOP_91_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model collect_input_Pipeline_VITIS_LOOP_91_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/collect_input_Pipeline_VITIS_LOOP_91_2_csynth.xml 
Execute       syn_report -verbosereport -model collect_input_Pipeline_VITIS_LOOP_91_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input_Pipeline_VITIS_LOOP_91_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model collect_input_Pipeline_VITIS_LOOP_91_2 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input_Pipeline_VITIS_LOOP_91_2.adb 
Execute       db_write -model collect_input_Pipeline_VITIS_LOOP_91_2 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info collect_input_Pipeline_VITIS_LOOP_91_2 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input_Pipeline_VITIS_LOOP_91_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'collect_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model collect_input -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'collect_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 733.992 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl collect_input -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_collect_input 
Execute       gen_rtl collect_input -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_collect_input 
Execute       syn_report -csynth -model collect_input -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/collect_input_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model collect_input -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/collect_input_csynth.xml 
Execute       syn_report -verbosereport -model collect_input -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model collect_input -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input.adb 
Execute       db_write -model collect_input -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info collect_input -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage_Pipeline_SKIP_X_SKIP_Y -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_SKIP_X_SKIP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 736.133 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage_Pipeline_SKIP_X_SKIP_Y -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_Pipeline_SKIP_X_SKIP_Y 
Execute       gen_rtl fft_stage_Pipeline_SKIP_X_SKIP_Y -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_Pipeline_SKIP_X_SKIP_Y 
Execute       syn_report -csynth -model fft_stage_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_Pipeline_SKIP_X_SKIP_Y_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_Pipeline_SKIP_X_SKIP_Y_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_SKIP_X_SKIP_Y.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       db_write -model fft_stage_Pipeline_SKIP_X_SKIP_Y -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_SKIP_X_SKIP_Y.adb 
Execute       db_write -model fft_stage_Pipeline_SKIP_X_SKIP_Y -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage_Pipeline_SKIP_X_SKIP_Y -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_SKIP_X_SKIP_Y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage_Pipeline_VITIS_LOOP_66_2 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 739.027 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage_Pipeline_VITIS_LOOP_66_2 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_Pipeline_VITIS_LOOP_66_2 
Execute       gen_rtl fft_stage_Pipeline_VITIS_LOOP_66_2 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_Pipeline_VITIS_LOOP_66_2 
Execute       syn_report -csynth -model fft_stage_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_Pipeline_VITIS_LOOP_66_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_Pipeline_VITIS_LOOP_66_2_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_VITIS_LOOP_66_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model fft_stage_Pipeline_VITIS_LOOP_66_2 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_VITIS_LOOP_66_2.adb 
Execute       db_write -model fft_stage_Pipeline_VITIS_LOOP_66_2 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage_Pipeline_VITIS_LOOP_66_2 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_VITIS_LOOP_66_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 740.543 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage 
Execute       gen_rtl fft_stage -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage 
Execute       syn_report -csynth -model fft_stage -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model fft_stage -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage.adb 
Execute       db_write -model fft_stage -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.1_Pipeline_SKIP_X_SKIP_Y -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 743.285 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.1_Pipeline_SKIP_X_SKIP_Y -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y 
Execute       gen_rtl fft_stage.1_Pipeline_SKIP_X_SKIP_Y -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y 
Execute       syn_report -csynth -model fft_stage.1_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_1_Pipeline_SKIP_X_SKIP_Y_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.1_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_1_Pipeline_SKIP_X_SKIP_Y_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.1_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_SKIP_X_SKIP_Y.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.21 sec.
Execute       db_write -model fft_stage.1_Pipeline_SKIP_X_SKIP_Y -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_SKIP_X_SKIP_Y.adb 
Execute       db_write -model fft_stage.1_Pipeline_SKIP_X_SKIP_Y -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.1_Pipeline_SKIP_X_SKIP_Y -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_SKIP_X_SKIP_Y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.1_Pipeline_VITIS_LOOP_66_2 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 747.133 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.1_Pipeline_VITIS_LOOP_66_2 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_1_Pipeline_VITIS_LOOP_66_2 
Execute       gen_rtl fft_stage.1_Pipeline_VITIS_LOOP_66_2 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_1_Pipeline_VITIS_LOOP_66_2 
Execute       syn_report -csynth -model fft_stage.1_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_1_Pipeline_VITIS_LOOP_66_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.1_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_1_Pipeline_VITIS_LOOP_66_2_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.1_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_VITIS_LOOP_66_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model fft_stage.1_Pipeline_VITIS_LOOP_66_2 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_VITIS_LOOP_66_2.adb 
Execute       db_write -model fft_stage.1_Pipeline_VITIS_LOOP_66_2 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.1_Pipeline_VITIS_LOOP_66_2 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_VITIS_LOOP_66_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.1 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 748.613 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.1 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_1 
Execute       gen_rtl fft_stage.1 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_1 
Execute       syn_report -csynth -model fft_stage.1 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.1 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_1_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.1 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model fft_stage.1 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1.adb 
Execute       db_write -model fft_stage.1 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.1 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.2_Pipeline_VITIS_LOOP_66_2 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 749.926 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.2_Pipeline_VITIS_LOOP_66_2 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_2_Pipeline_VITIS_LOOP_66_2 
Execute       gen_rtl fft_stage.2_Pipeline_VITIS_LOOP_66_2 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_2_Pipeline_VITIS_LOOP_66_2 
Execute       syn_report -csynth -model fft_stage.2_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_2_Pipeline_VITIS_LOOP_66_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.2_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_2_Pipeline_VITIS_LOOP_66_2_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.2_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_66_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model fft_stage.2_Pipeline_VITIS_LOOP_66_2 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_66_2.adb 
Execute       db_write -model fft_stage.2_Pipeline_VITIS_LOOP_66_2 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.2_Pipeline_VITIS_LOOP_66_2 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_66_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.2_Pipeline_SKIP_X_SKIP_Y -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 752.855 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.2_Pipeline_SKIP_X_SKIP_Y -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y 
Execute       gen_rtl fft_stage.2_Pipeline_SKIP_X_SKIP_Y -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y 
Execute       syn_report -csynth -model fft_stage.2_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_2_Pipeline_SKIP_X_SKIP_Y_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.2_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_2_Pipeline_SKIP_X_SKIP_Y_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.2_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_SKIP_X_SKIP_Y.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.22 sec.
Execute       db_write -model fft_stage.2_Pipeline_SKIP_X_SKIP_Y -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_SKIP_X_SKIP_Y.adb 
Execute       db_write -model fft_stage.2_Pipeline_SKIP_X_SKIP_Y -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.2_Pipeline_SKIP_X_SKIP_Y -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_SKIP_X_SKIP_Y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.2 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 756.844 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.2 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_2 
Execute       gen_rtl fft_stage.2 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_2 
Execute       syn_report -csynth -model fft_stage.2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_2_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model fft_stage.2 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2.adb 
Execute       db_write -model fft_stage.2 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.2 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.3_Pipeline_SKIP_X_SKIP_Y -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 759.586 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.3_Pipeline_SKIP_X_SKIP_Y -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y 
Execute       gen_rtl fft_stage.3_Pipeline_SKIP_X_SKIP_Y -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y 
Execute       syn_report -csynth -model fft_stage.3_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_3_Pipeline_SKIP_X_SKIP_Y_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.3_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_3_Pipeline_SKIP_X_SKIP_Y_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.3_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_SKIP_X_SKIP_Y.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.21 sec.
Execute       db_write -model fft_stage.3_Pipeline_SKIP_X_SKIP_Y -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_SKIP_X_SKIP_Y.adb 
Execute       db_write -model fft_stage.3_Pipeline_SKIP_X_SKIP_Y -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.3_Pipeline_SKIP_X_SKIP_Y -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_SKIP_X_SKIP_Y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.3_Pipeline_VITIS_LOOP_66_2 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 763.508 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.3_Pipeline_VITIS_LOOP_66_2 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_3_Pipeline_VITIS_LOOP_66_2 
Execute       gen_rtl fft_stage.3_Pipeline_VITIS_LOOP_66_2 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_3_Pipeline_VITIS_LOOP_66_2 
Execute       syn_report -csynth -model fft_stage.3_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_3_Pipeline_VITIS_LOOP_66_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.3_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_3_Pipeline_VITIS_LOOP_66_2_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.3_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_66_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model fft_stage.3_Pipeline_VITIS_LOOP_66_2 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_66_2.adb 
Execute       db_write -model fft_stage.3_Pipeline_VITIS_LOOP_66_2 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.3_Pipeline_VITIS_LOOP_66_2 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_66_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.3 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 765.012 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.3 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_3 
Execute       gen_rtl fft_stage.3 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_3 
Execute       syn_report -csynth -model fft_stage.3 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.3 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_3_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.3 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -model fft_stage.3 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3.adb 
Execute       db_write -model fft_stage.3 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.3 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.4_Pipeline_VITIS_LOOP_66_2 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 766.301 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.4_Pipeline_VITIS_LOOP_66_2 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_4_Pipeline_VITIS_LOOP_66_2 
Execute       gen_rtl fft_stage.4_Pipeline_VITIS_LOOP_66_2 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_4_Pipeline_VITIS_LOOP_66_2 
Execute       syn_report -csynth -model fft_stage.4_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_4_Pipeline_VITIS_LOOP_66_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.4_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_4_Pipeline_VITIS_LOOP_66_2_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.4_Pipeline_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_66_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model fft_stage.4_Pipeline_VITIS_LOOP_66_2 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_66_2.adb 
Execute       db_write -model fft_stage.4_Pipeline_VITIS_LOOP_66_2 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.4_Pipeline_VITIS_LOOP_66_2 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_66_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.4_Pipeline_SKIP_X_SKIP_Y -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 769.285 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.4_Pipeline_SKIP_X_SKIP_Y -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y 
Execute       gen_rtl fft_stage.4_Pipeline_SKIP_X_SKIP_Y -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y 
Execute       syn_report -csynth -model fft_stage.4_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_4_Pipeline_SKIP_X_SKIP_Y_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.4_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_4_Pipeline_SKIP_X_SKIP_Y_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.4_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_SKIP_X_SKIP_Y.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.21 sec.
Execute       db_write -model fft_stage.4_Pipeline_SKIP_X_SKIP_Y -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_SKIP_X_SKIP_Y.adb 
Execute       db_write -model fft_stage.4_Pipeline_SKIP_X_SKIP_Y -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.4_Pipeline_SKIP_X_SKIP_Y -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_SKIP_X_SKIP_Y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.4 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 773.230 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.4 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_4 
Execute       gen_rtl fft_stage.4 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_4 
Execute       syn_report -csynth -model fft_stage.4 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.4 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_4_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.4 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -model fft_stage.4 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4.adb 
Execute       db_write -model fft_stage.4 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.4 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_66_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 774.691 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
Execute       gen_rtl fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
Execute       syn_report -csynth -model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.adb 
Execute       db_write -model fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.5_Pipeline_SKIP_X_SKIP_Y -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y' pipeline 'SKIP_X_SKIP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5_Pipeline_SKIP_X_SKIP_Y'.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 778.230 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.5_Pipeline_SKIP_X_SKIP_Y -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y 
Execute       gen_rtl fft_stage.5_Pipeline_SKIP_X_SKIP_Y -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y 
Execute       syn_report -csynth -model fft_stage.5_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_5_Pipeline_SKIP_X_SKIP_Y_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.5_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_5_Pipeline_SKIP_X_SKIP_Y_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.5_Pipeline_SKIP_X_SKIP_Y -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_SKIP_X_SKIP_Y.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.21 sec.
Execute       db_write -model fft_stage.5_Pipeline_SKIP_X_SKIP_Y -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_SKIP_X_SKIP_Y.adb 
Execute       db_write -model fft_stage.5_Pipeline_SKIP_X_SKIP_Y -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.5_Pipeline_SKIP_X_SKIP_Y -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_SKIP_X_SKIP_Y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fft_stage.5 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_70_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 783.016 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.5 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_fft_stage_5 
Execute       gen_rtl fft_stage.5 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_fft_stage_5 
Execute       syn_report -csynth -model fft_stage.5 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fft_stage.5 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/fft_stage_5_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.5 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model fft_stage.5 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5.adb 
Execute       db_write -model fft_stage.5 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fft_stage.5 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_Pipeline_VITIS_LOOP_178_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool_Pipeline_VITIS_LOOP_178_2 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool_Pipeline_VITIS_LOOP_178_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pool_Pipeline_VITIS_LOOP_178_2' pipeline 'VITIS_LOOP_178_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_Pipeline_VITIS_LOOP_178_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 786.289 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool_Pipeline_VITIS_LOOP_178_2 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_pool_Pipeline_VITIS_LOOP_178_2 
Execute       gen_rtl pool_Pipeline_VITIS_LOOP_178_2 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_pool_Pipeline_VITIS_LOOP_178_2 
Execute       syn_report -csynth -model pool_Pipeline_VITIS_LOOP_178_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/pool_Pipeline_VITIS_LOOP_178_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pool_Pipeline_VITIS_LOOP_178_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/pool_Pipeline_VITIS_LOOP_178_2_csynth.xml 
Execute       syn_report -verbosereport -model pool_Pipeline_VITIS_LOOP_178_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool_Pipeline_VITIS_LOOP_178_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pool_Pipeline_VITIS_LOOP_178_2 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool_Pipeline_VITIS_LOOP_178_2.adb 
Execute       db_write -model pool_Pipeline_VITIS_LOOP_178_2 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool_Pipeline_VITIS_LOOP_178_2 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool_Pipeline_VITIS_LOOP_178_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pool -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 790.910 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_pool 
Execute       gen_rtl pool -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_pool 
Execute       syn_report -csynth -model pool -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/pool_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model pool -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/pool_csynth.xml 
Execute       syn_report -verbosereport -model pool -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model pool -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool.adb 
Execute       db_write -model pool -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pool -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_139_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 792.469 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
Execute       gen_rtl push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
Execute       syn_report -csynth -model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_csynth.xml 
Execute       syn_report -verbosereport -model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.adb 
Execute       db_write -model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model push_out -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 793.887 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl push_out -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_push_out 
Execute       gen_rtl push_out -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_push_out 
Execute       syn_report -csynth -model push_out -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/push_out_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model push_out -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/push_out_csynth.xml 
Execute       syn_report -verbosereport -model push_out -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model push_out -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out.adb 
Execute       db_write -model push_out -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info push_out -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_208_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_VITIS_LOOP_208_1 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_208_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_208_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_208_1'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'actp_regp_c9_U(IFFT_AP_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_st1_U(IFFT_AP_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c8_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c7_channel8_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c6_channel7_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c5_channel6_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c4_channel5_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c3_channel4_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c2_channel3_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c1_channel2_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_regp_c_channel_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_regp_c_channel_U(IFFT_AP_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_collect_input_U0_U(IFFT_AP_start_for_collect_input_U0)' using Shift Registers.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 797.387 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_208_1 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_208_1 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1 
Execute       syn_report -csynth -model dataflow_in_loop_VITIS_LOOP_208_1 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_208_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dataflow_in_loop_VITIS_LOOP_208_1 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_208_1_csynth.xml 
Execute       syn_report -verbosereport -model dataflow_in_loop_VITIS_LOOP_208_1 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_208_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.73 sec.
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_208_1 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_208_1.adb 
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_208_1 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_VITIS_LOOP_208_1 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_208_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_parent_loop_proc -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 799.457 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_dataflow_parent_loop_proc 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_dataflow_parent_loop_proc 
Execute       syn_report -csynth -model dataflow_parent_loop_proc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/dataflow_parent_loop_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/dataflow_parent_loop_proc_csynth.xml 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.71 sec.
Execute       db_write -model dataflow_parent_loop_proc -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc.adb 
Execute       db_write -model dataflow_parent_loop_proc -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vr_ifft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model vr_ifft -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/vr_ifft.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vr_ifft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 800.789 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl vr_ifft -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_vr_ifft 
Execute       gen_rtl vr_ifft -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_vr_ifft 
Execute       syn_report -csynth -model vr_ifft -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/vr_ifft_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model vr_ifft -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/vr_ifft_csynth.xml 
Execute       syn_report -verbosereport -model vr_ifft -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/vr_ifft.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.72 sec.
Execute       db_write -model vr_ifft -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/vr_ifft.adb 
Execute       db_write -model vr_ifft -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info vr_ifft -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/vr_ifft 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 801.883 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model entry_proc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/entry_proc_csynth.xml 
Execute       syn_report -verbosereport -model entry_proc -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model entry_proc -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3' pipeline 'VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 802.629 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
Execute       gen_rtl buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
Execute       syn_report -csynth -model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_csynth.xml 
Execute       syn_report -verbosereport -model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.adb 
Execute       db_write -model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model buffer -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_r.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_16ns_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 804.855 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl buffer -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_buffer_r 
Execute       gen_rtl buffer -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_buffer_r 
Execute       syn_report -csynth -model buffer -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/buffer_r_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model buffer -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/buffer_r_csynth.xml 
Execute       syn_report -verbosereport -model buffer -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_r.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model buffer -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_r.adb 
Execute       db_write -model buffer -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info buffer -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_r 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_273_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_Pipeline_VITIS_LOOP_273_2 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_273_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_273_2' pipeline 'VITIS_LOOP_273_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_273_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_273_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 806.312 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_Pipeline_VITIS_LOOP_273_2 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_write_Pipeline_VITIS_LOOP_273_2 
Execute       gen_rtl write_Pipeline_VITIS_LOOP_273_2 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_write_Pipeline_VITIS_LOOP_273_2 
Execute       syn_report -csynth -model write_Pipeline_VITIS_LOOP_273_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/write_Pipeline_VITIS_LOOP_273_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_Pipeline_VITIS_LOOP_273_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/write_Pipeline_VITIS_LOOP_273_2_csynth.xml 
Execute       syn_report -verbosereport -model write_Pipeline_VITIS_LOOP_273_2 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_273_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model write_Pipeline_VITIS_LOOP_273_2 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_273_2.adb 
Execute       db_write -model write_Pipeline_VITIS_LOOP_273_2 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_Pipeline_VITIS_LOOP_273_2 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_273_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_Pipeline_VITIS_LOOP_286_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_Pipeline_VITIS_LOOP_286_5 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_286_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_Pipeline_VITIS_LOOP_286_5' pipeline 'VITIS_LOOP_286_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_Pipeline_VITIS_LOOP_286_5/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_Pipeline_VITIS_LOOP_286_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 808.156 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_Pipeline_VITIS_LOOP_286_5 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_write_Pipeline_VITIS_LOOP_286_5 
Execute       gen_rtl write_Pipeline_VITIS_LOOP_286_5 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_write_Pipeline_VITIS_LOOP_286_5 
Execute       syn_report -csynth -model write_Pipeline_VITIS_LOOP_286_5 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/write_Pipeline_VITIS_LOOP_286_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_Pipeline_VITIS_LOOP_286_5 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/write_Pipeline_VITIS_LOOP_286_5_csynth.xml 
Execute       syn_report -verbosereport -model write_Pipeline_VITIS_LOOP_286_5 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_286_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model write_Pipeline_VITIS_LOOP_286_5 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_286_5.adb 
Execute       db_write -model write_Pipeline_VITIS_LOOP_286_5 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_Pipeline_VITIS_LOOP_286_5 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_286_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_r.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'wr_ptr1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wr_ptr2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'udiv_16ns_8ns_16_20_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 811.113 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl write -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_write_r 
Execute       gen_rtl write -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_write_r 
Execute       syn_report -csynth -model write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/write_r_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/write_r_csynth.xml 
Execute       syn_report -verbosereport -model write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_r.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model write -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_r.adb 
Execute       db_write -model write -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_r 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_332_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_VITIS_LOOP_332_1 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_332_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_332_1/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_332_1'.
INFO: [HLS 200-740] Implementing PIPO IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out1_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out2_c_U(IFFT_AP_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_reg_ifs_c_U(IFFT_AP_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ctrl1_reg_ls_c_channel_U(IFFT_AP_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'actp_reg_pool_size_c_channel_U(IFFT_AP_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 814.016 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_332_1 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1 
Execute       gen_rtl dataflow_in_loop_VITIS_LOOP_332_1 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1 
Execute       syn_report -csynth -model dataflow_in_loop_VITIS_LOOP_332_1 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_332_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dataflow_in_loop_VITIS_LOOP_332_1 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/dataflow_in_loop_VITIS_LOOP_332_1_csynth.xml 
Execute       syn_report -verbosereport -model dataflow_in_loop_VITIS_LOOP_332_1 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_332_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_332_1 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_332_1.adb 
Execute       db_write -model dataflow_in_loop_VITIS_LOOP_332_1 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_VITIS_LOOP_332_1 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_332_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_parent_loop_proc18 -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc18.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc18/m_axi_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 815.266 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc18 -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_dataflow_parent_loop_proc18 
Execute       gen_rtl dataflow_parent_loop_proc18 -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_dataflow_parent_loop_proc18 
Execute       syn_report -csynth -model dataflow_parent_loop_proc18 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/dataflow_parent_loop_proc18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc18 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/dataflow_parent_loop_proc18_csynth.xml 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc18 -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dataflow_parent_loop_proc18 -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc18.adb 
Execute       db_write -model dataflow_parent_loop_proc18 -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc18 -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_write' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model buffer_write -top_prefix IFFT_AP_ -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_write.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_write'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 816.559 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl buffer_write -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP_buffer_write 
Execute       gen_rtl buffer_write -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP_buffer_write 
Execute       syn_report -csynth -model buffer_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/buffer_write_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model buffer_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/buffer_write_csynth.xml 
Execute       syn_report -verbosereport -model buffer_write -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_write.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model buffer_write -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_write.adb 
Execute       db_write -model buffer_write -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info buffer_write -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_write 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IFFT_AP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IFFT_AP -top_prefix  -sub_prefix IFFT_AP_ -mg_file /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/out1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/out2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/ctrl1_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/ctrl2_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/layer1_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/layer2_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IFFT_AP/actp_regp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'IFFT_AP' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out1', 'out2', 'ctrl1_regp', 'ctrl2_regp', 'layer1_regp', 'layer2_regp', 'actp_regp' and 'return' to AXI-Lite port ctrl_bus.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d3_S' is changed to 'fifo_w64_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'IFFT_AP'.
INFO: [RTMG 210-285] Implementing FIFO 'out1_c_U(IFFT_AP_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out2_c_U(IFFT_AP_fifo_w64_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln372_loc_channel_U(IFFT_AP_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln372_1_loc_channel_U(IFFT_AP_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln372_2_loc_channel_U(IFFT_AP_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln372_3_loc_channel_U(IFFT_AP_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln372_4_loc_channel_U(IFFT_AP_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_st_U(IFFT_AP_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 818.516 MB.
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       gen_rtl IFFT_AP -istop -style xilinx -f -lang vhdl -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/vhdl/IFFT_AP 
Execute       gen_rtl IFFT_AP -istop -style xilinx -f -lang vlog -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/verilog/IFFT_AP 
Execute       syn_report -csynth -model IFFT_AP -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/IFFT_AP_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model IFFT_AP -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/IFFT_AP_csynth.xml 
Execute       syn_report -verbosereport -model IFFT_AP -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.8 sec.
Execute       db_write -model IFFT_AP -f -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.adb 
Execute       db_write -model IFFT_AP -bindview -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IFFT_AP -p /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP 
Execute       export_constraint_db -f -tool general -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.constraint.tcl 
Execute       syn_report -designview -model IFFT_AP -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.design.xml 
Command       syn_report done; 0.8 sec.
Execute       syn_report -csynthDesign -model IFFT_AP -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model IFFT_AP -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model IFFT_AP -o /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.protoinst 
Execute       sc_get_clocks IFFT_AP 
Execute       sc_get_portdomain IFFT_AP 
INFO-FLOW: Model list for RTL component generation: entry_proc21 Block_entry6_proc entry_proc20 rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 rd_data collect_input_Pipeline_VITIS_LOOP_91_2 collect_input fft_stage_Pipeline_SKIP_X_SKIP_Y fft_stage_Pipeline_VITIS_LOOP_66_2 fft_stage fft_stage.1_Pipeline_SKIP_X_SKIP_Y fft_stage.1_Pipeline_VITIS_LOOP_66_2 fft_stage.1 fft_stage.2_Pipeline_VITIS_LOOP_66_2 fft_stage.2_Pipeline_SKIP_X_SKIP_Y fft_stage.2 fft_stage.3_Pipeline_SKIP_X_SKIP_Y fft_stage.3_Pipeline_VITIS_LOOP_66_2 fft_stage.3 fft_stage.4_Pipeline_VITIS_LOOP_66_2 fft_stage.4_Pipeline_SKIP_X_SKIP_Y fft_stage.4 fft_stage.5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 fft_stage.5_Pipeline_SKIP_X_SKIP_Y fft_stage.5 pool_Pipeline_VITIS_LOOP_178_2 pool push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 push_out dataflow_in_loop_VITIS_LOOP_208_1 dataflow_parent_loop_proc vr_ifft entry_proc buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 buffer write_Pipeline_VITIS_LOOP_273_2 write_Pipeline_VITIS_LOOP_286_5 write dataflow_in_loop_VITIS_LOOP_332_1 dataflow_parent_loop_proc18 buffer_write IFFT_AP
INFO-FLOW: Handling components in module [entry_proc21] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc21.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry6_proc] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/Block_entry6_proc.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc20] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc20.compgen.tcl 
INFO-FLOW: Handling components in module [rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rd_data] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_mul_31ns_8ns_32_2_1.
INFO-FLOW: Append model IFFT_AP_mul_31ns_8ns_32_2_1
INFO-FLOW: Found component IFFT_AP_mul_8ns_31ns_38_2_1.
INFO-FLOW: Append model IFFT_AP_mul_8ns_31ns_38_2_1
INFO-FLOW: Found component IFFT_AP_mul_31ns_9s_32_2_1.
INFO-FLOW: Append model IFFT_AP_mul_31ns_9s_32_2_1
INFO-FLOW: Handling components in module [collect_input_Pipeline_VITIS_LOOP_91_2] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input_Pipeline_VITIS_LOOP_91_2.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [collect_input] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_Pipeline_SKIP_X_SKIP_Y] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1.
INFO-FLOW: Append model IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1
INFO-FLOW: Found component IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1.
INFO-FLOW: Append model IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1
INFO-FLOW: Found component IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1.
INFO-FLOW: Append model IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_Pipeline_VITIS_LOOP_66_2] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_mul_7ns_7ns_14_1_1.
INFO-FLOW: Append model IFFT_AP_mul_7ns_7ns_14_1_1
INFO-FLOW: Handling components in module [fft_stage_1_Pipeline_SKIP_X_SKIP_Y] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R.
INFO-FLOW: Append model IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R
INFO-FLOW: Found component IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R.
INFO-FLOW: Append model IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_1_Pipeline_VITIS_LOOP_66_2] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_1] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_2_Pipeline_VITIS_LOOP_66_2] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_2_Pipeline_SKIP_X_SKIP_Y] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R.
INFO-FLOW: Append model IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R
INFO-FLOW: Found component IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R.
INFO-FLOW: Append model IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_2] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_3_Pipeline_SKIP_X_SKIP_Y] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R.
INFO-FLOW: Append model IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R
INFO-FLOW: Found component IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R.
INFO-FLOW: Append model IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_3_Pipeline_VITIS_LOOP_66_2] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_3] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_4_Pipeline_VITIS_LOOP_66_2] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_4_Pipeline_SKIP_X_SKIP_Y] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R.
INFO-FLOW: Append model IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R
INFO-FLOW: Found component IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R.
INFO-FLOW: Append model IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_4] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_5_Pipeline_SKIP_X_SKIP_Y] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R.
INFO-FLOW: Append model IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R
INFO-FLOW: Found component IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R.
INFO-FLOW: Append model IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fft_stage_5] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_mul_8ns_7ns_70_1_1.
INFO-FLOW: Append model IFFT_AP_mul_8ns_7ns_70_1_1
INFO-FLOW: Handling components in module [pool_Pipeline_VITIS_LOOP_178_2] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool_Pipeline_VITIS_LOOP_178_2.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_hdiv_16ns_16ns_16_7_no_dsp_1.
INFO-FLOW: Append model IFFT_AP_hdiv_16ns_16ns_16_7_no_dsp_1
INFO-FLOW: Found component IFFT_AP_hcmp_16ns_16ns_1_2_no_dsp_1.
INFO-FLOW: Append model IFFT_AP_hcmp_16ns_16ns_1_2_no_dsp_1
INFO-FLOW: Found component IFFT_AP_mux_21_16_1_1.
INFO-FLOW: Append model IFFT_AP_mux_21_16_1_1
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pool] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_uitofp_32ns_32_7_no_dsp_1.
INFO-FLOW: Append model IFFT_AP_uitofp_32ns_32_7_no_dsp_1
INFO-FLOW: Found component IFFT_AP_sptohp_32ns_16_2_no_dsp_1.
INFO-FLOW: Append model IFFT_AP_sptohp_32ns_16_2_no_dsp_1
INFO-FLOW: Handling components in module [push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [push_out] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_udiv_8ns_8ns_8_12_seq_1.
INFO-FLOW: Append model IFFT_AP_udiv_8ns_8ns_8_12_seq_1
INFO-FLOW: Found component IFFT_AP_mul_8ns_8ns_71_1_1.
INFO-FLOW: Append model IFFT_AP_mul_8ns_8ns_71_1_1
INFO-FLOW: Handling components in module [dataflow_in_loop_VITIS_LOOP_208_1] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_208_1.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W_memcore.
INFO-FLOW: Append model IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W_memcore
INFO-FLOW: Found component IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore.
INFO-FLOW: Append model IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore
INFO-FLOW: Found component IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore.
INFO-FLOW: Append model IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore
INFO-FLOW: Found component IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component IFFT_AP_fifo_w32_d10_S.
INFO-FLOW: Append model IFFT_AP_fifo_w32_d10_S
INFO-FLOW: Found component IFFT_AP_fifo_w128_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w128_d2_S
INFO-FLOW: Found component IFFT_AP_fifo_w32_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: Found component IFFT_AP_fifo_w32_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: Found component IFFT_AP_fifo_w32_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: Found component IFFT_AP_fifo_w32_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: Found component IFFT_AP_fifo_w32_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: Found component IFFT_AP_fifo_w32_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: Found component IFFT_AP_fifo_w32_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: Found component IFFT_AP_fifo_w32_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: Found component IFFT_AP_fifo_w32_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: Found component IFFT_AP_fifo_w32_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: Found component IFFT_AP_start_for_collect_input_U0.
INFO-FLOW: Append model IFFT_AP_start_for_collect_input_U0
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO-FLOW: Handling components in module [vr_ifft] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/vr_ifft.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_mul_8ns_8ns_16_1_1.
INFO-FLOW: Append model IFFT_AP_mul_8ns_8ns_16_1_1
INFO-FLOW: Found component IFFT_AP_mul_mul_16ns_16ns_32_4_1.
INFO-FLOW: Append model IFFT_AP_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [buffer_r] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_r.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_mul_8ns_8ns_39_1_1.
INFO-FLOW: Append model IFFT_AP_mul_8ns_8ns_39_1_1
INFO-FLOW: Found component IFFT_AP_mul_8ns_16ns_47_1_1.
INFO-FLOW: Append model IFFT_AP_mul_8ns_16ns_47_1_1
INFO-FLOW: Handling components in module [write_Pipeline_VITIS_LOOP_273_2] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_273_2.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_Pipeline_VITIS_LOOP_286_5] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_286_5.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_r] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_r.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_udiv_16ns_8ns_16_20_seq_1.
INFO-FLOW: Append model IFFT_AP_udiv_16ns_8ns_16_20_seq_1
INFO-FLOW: Handling components in module [dataflow_in_loop_VITIS_LOOP_332_1] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_332_1.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W.
INFO-FLOW: Append model IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W
INFO-FLOW: Found component IFFT_AP_fifo_w64_d3_S.
INFO-FLOW: Append model IFFT_AP_fifo_w64_d3_S
INFO-FLOW: Found component IFFT_AP_fifo_w64_d3_S.
INFO-FLOW: Append model IFFT_AP_fifo_w64_d3_S
INFO-FLOW: Found component IFFT_AP_fifo_w16_d3_S.
INFO-FLOW: Append model IFFT_AP_fifo_w16_d3_S
INFO-FLOW: Found component IFFT_AP_fifo_w8_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w8_d2_S
INFO-FLOW: Found component IFFT_AP_fifo_w8_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w8_d2_S
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc18] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc18.compgen.tcl 
INFO-FLOW: Handling components in module [buffer_write] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_write.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_mul_mul_16ns_8ns_24_4_1.
INFO-FLOW: Append model IFFT_AP_mul_mul_16ns_8ns_24_4_1
INFO-FLOW: Handling components in module [IFFT_AP] ... 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.compgen.tcl 
INFO-FLOW: Found component IFFT_AP_fifo_w64_d3_S_x.
INFO-FLOW: Append model IFFT_AP_fifo_w64_d3_S_x
INFO-FLOW: Found component IFFT_AP_fifo_w64_d3_S_x.
INFO-FLOW: Append model IFFT_AP_fifo_w64_d3_S_x
INFO-FLOW: Found component IFFT_AP_fifo_w8_d2_S_x.
INFO-FLOW: Append model IFFT_AP_fifo_w8_d2_S_x
INFO-FLOW: Found component IFFT_AP_fifo_w8_d2_S_x.
INFO-FLOW: Append model IFFT_AP_fifo_w8_d2_S_x
INFO-FLOW: Found component IFFT_AP_fifo_w16_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w16_d2_S
INFO-FLOW: Found component IFFT_AP_fifo_w16_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w16_d2_S
INFO-FLOW: Found component IFFT_AP_fifo_w8_d2_S_x.
INFO-FLOW: Append model IFFT_AP_fifo_w8_d2_S_x
INFO-FLOW: Found component IFFT_AP_fifo_w64_d2_S.
INFO-FLOW: Append model IFFT_AP_fifo_w64_d2_S
INFO-FLOW: Found component IFFT_AP_gmem_m_axi.
INFO-FLOW: Append model IFFT_AP_gmem_m_axi
INFO-FLOW: Found component IFFT_AP_ctrl_bus_s_axi.
INFO-FLOW: Append model IFFT_AP_ctrl_bus_s_axi
INFO-FLOW: Append model entry_proc21
INFO-FLOW: Append model Block_entry6_proc
INFO-FLOW: Append model entry_proc20
INFO-FLOW: Append model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2
INFO-FLOW: Append model rd_data
INFO-FLOW: Append model collect_input_Pipeline_VITIS_LOOP_91_2
INFO-FLOW: Append model collect_input
INFO-FLOW: Append model fft_stage_Pipeline_SKIP_X_SKIP_Y
INFO-FLOW: Append model fft_stage_Pipeline_VITIS_LOOP_66_2
INFO-FLOW: Append model fft_stage
INFO-FLOW: Append model fft_stage_1_Pipeline_SKIP_X_SKIP_Y
INFO-FLOW: Append model fft_stage_1_Pipeline_VITIS_LOOP_66_2
INFO-FLOW: Append model fft_stage_1
INFO-FLOW: Append model fft_stage_2_Pipeline_VITIS_LOOP_66_2
INFO-FLOW: Append model fft_stage_2_Pipeline_SKIP_X_SKIP_Y
INFO-FLOW: Append model fft_stage_2
INFO-FLOW: Append model fft_stage_3_Pipeline_SKIP_X_SKIP_Y
INFO-FLOW: Append model fft_stage_3_Pipeline_VITIS_LOOP_66_2
INFO-FLOW: Append model fft_stage_3
INFO-FLOW: Append model fft_stage_4_Pipeline_VITIS_LOOP_66_2
INFO-FLOW: Append model fft_stage_4_Pipeline_SKIP_X_SKIP_Y
INFO-FLOW: Append model fft_stage_4
INFO-FLOW: Append model fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2
INFO-FLOW: Append model fft_stage_5_Pipeline_SKIP_X_SKIP_Y
INFO-FLOW: Append model fft_stage_5
INFO-FLOW: Append model pool_Pipeline_VITIS_LOOP_178_2
INFO-FLOW: Append model pool
INFO-FLOW: Append model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2
INFO-FLOW: Append model push_out
INFO-FLOW: Append model dataflow_in_loop_VITIS_LOOP_208_1
INFO-FLOW: Append model dataflow_parent_loop_proc
INFO-FLOW: Append model vr_ifft
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3
INFO-FLOW: Append model buffer_r
INFO-FLOW: Append model write_Pipeline_VITIS_LOOP_273_2
INFO-FLOW: Append model write_Pipeline_VITIS_LOOP_286_5
INFO-FLOW: Append model write_r
INFO-FLOW: Append model dataflow_in_loop_VITIS_LOOP_332_1
INFO-FLOW: Append model dataflow_parent_loop_proc18
INFO-FLOW: Append model buffer_write
INFO-FLOW: Append model IFFT_AP
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_mul_31ns_8ns_32_2_1 IFFT_AP_mul_8ns_31ns_38_2_1 IFFT_AP_mul_31ns_9s_32_2_1 IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_mul_7ns_7ns_14_1_1 IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_mul_8ns_7ns_70_1_1 IFFT_AP_hdiv_16ns_16ns_16_7_no_dsp_1 IFFT_AP_hcmp_16ns_16ns_1_2_no_dsp_1 IFFT_AP_mux_21_16_1_1 IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_uitofp_32ns_32_7_no_dsp_1 IFFT_AP_sptohp_32ns_16_2_no_dsp_1 IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_udiv_8ns_8ns_8_12_seq_1 IFFT_AP_mul_8ns_8ns_71_1_1 IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W_memcore IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W IFFT_AP_fifo_w32_d10_S IFFT_AP_fifo_w128_d2_S IFFT_AP_fifo_w32_d2_S IFFT_AP_fifo_w32_d2_S IFFT_AP_fifo_w32_d2_S IFFT_AP_fifo_w32_d2_S IFFT_AP_fifo_w32_d2_S IFFT_AP_fifo_w32_d2_S IFFT_AP_fifo_w32_d2_S IFFT_AP_fifo_w32_d2_S IFFT_AP_fifo_w32_d2_S IFFT_AP_fifo_w32_d2_S IFFT_AP_start_for_collect_input_U0 IFFT_AP_mul_8ns_8ns_16_1_1 IFFT_AP_mul_mul_16ns_16ns_32_4_1 IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_mul_8ns_8ns_39_1_1 IFFT_AP_mul_8ns_16ns_47_1_1 IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_flow_control_loop_pipe_sequential_init IFFT_AP_udiv_16ns_8ns_16_20_seq_1 IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W_memcore IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W IFFT_AP_fifo_w64_d3_S IFFT_AP_fifo_w64_d3_S IFFT_AP_fifo_w16_d3_S IFFT_AP_fifo_w8_d2_S IFFT_AP_fifo_w8_d2_S IFFT_AP_mul_mul_16ns_8ns_24_4_1 IFFT_AP_fifo_w64_d3_S_x IFFT_AP_fifo_w64_d3_S_x IFFT_AP_fifo_w8_d2_S_x IFFT_AP_fifo_w8_d2_S_x IFFT_AP_fifo_w16_d2_S IFFT_AP_fifo_w16_d2_S IFFT_AP_fifo_w8_d2_S_x IFFT_AP_fifo_w64_d2_S IFFT_AP_gmem_m_axi IFFT_AP_ctrl_bus_s_axi entry_proc21 Block_entry6_proc entry_proc20 rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 rd_data collect_input_Pipeline_VITIS_LOOP_91_2 collect_input fft_stage_Pipeline_SKIP_X_SKIP_Y fft_stage_Pipeline_VITIS_LOOP_66_2 fft_stage fft_stage_1_Pipeline_SKIP_X_SKIP_Y fft_stage_1_Pipeline_VITIS_LOOP_66_2 fft_stage_1 fft_stage_2_Pipeline_VITIS_LOOP_66_2 fft_stage_2_Pipeline_SKIP_X_SKIP_Y fft_stage_2 fft_stage_3_Pipeline_SKIP_X_SKIP_Y fft_stage_3_Pipeline_VITIS_LOOP_66_2 fft_stage_3 fft_stage_4_Pipeline_VITIS_LOOP_66_2 fft_stage_4_Pipeline_SKIP_X_SKIP_Y fft_stage_4 fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 fft_stage_5_Pipeline_SKIP_X_SKIP_Y fft_stage_5 pool_Pipeline_VITIS_LOOP_178_2 pool push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 push_out dataflow_in_loop_VITIS_LOOP_208_1 dataflow_parent_loop_proc vr_ifft entry_proc buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 buffer_r write_Pipeline_VITIS_LOOP_273_2 write_Pipeline_VITIS_LOOP_286_5 write_r dataflow_in_loop_VITIS_LOOP_332_1 dataflow_parent_loop_proc18 buffer_write IFFT_AP
INFO-FLOW: Generating /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_mul_31ns_8ns_32_2_1
INFO-FLOW: To file: write model IFFT_AP_mul_8ns_31ns_38_2_1
INFO-FLOW: To file: write model IFFT_AP_mul_31ns_9s_32_2_1
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1
INFO-FLOW: To file: write model IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1
INFO-FLOW: To file: write model IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_mul_7ns_7ns_14_1_1
INFO-FLOW: To file: write model IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R
INFO-FLOW: To file: write model IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R
INFO-FLOW: To file: write model IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R
INFO-FLOW: To file: write model IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R
INFO-FLOW: To file: write model IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R
INFO-FLOW: To file: write model IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_mul_8ns_7ns_70_1_1
INFO-FLOW: To file: write model IFFT_AP_hdiv_16ns_16ns_16_7_no_dsp_1
INFO-FLOW: To file: write model IFFT_AP_hcmp_16ns_16ns_1_2_no_dsp_1
INFO-FLOW: To file: write model IFFT_AP_mux_21_16_1_1
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_uitofp_32ns_32_7_no_dsp_1
INFO-FLOW: To file: write model IFFT_AP_sptohp_32ns_16_2_no_dsp_1
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_udiv_8ns_8ns_8_12_seq_1
INFO-FLOW: To file: write model IFFT_AP_mul_8ns_8ns_71_1_1
INFO-FLOW: To file: write model IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W_memcore
INFO-FLOW: To file: write model IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore
INFO-FLOW: To file: write model IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore
INFO-FLOW: To file: write model IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model IFFT_AP_fifo_w32_d10_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w128_d2_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w32_d2_S
INFO-FLOW: To file: write model IFFT_AP_start_for_collect_input_U0
INFO-FLOW: To file: write model IFFT_AP_mul_8ns_8ns_16_1_1
INFO-FLOW: To file: write model IFFT_AP_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_mul_8ns_8ns_39_1_1
INFO-FLOW: To file: write model IFFT_AP_mul_8ns_16ns_47_1_1
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IFFT_AP_udiv_16ns_8ns_16_20_seq_1
INFO-FLOW: To file: write model IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model IFFT_AP_fifo_w64_d3_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w64_d3_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w16_d3_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w8_d2_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w8_d2_S
INFO-FLOW: To file: write model IFFT_AP_mul_mul_16ns_8ns_24_4_1
INFO-FLOW: To file: write model IFFT_AP_fifo_w64_d3_S_x
INFO-FLOW: To file: write model IFFT_AP_fifo_w64_d3_S_x
INFO-FLOW: To file: write model IFFT_AP_fifo_w8_d2_S_x
INFO-FLOW: To file: write model IFFT_AP_fifo_w8_d2_S_x
INFO-FLOW: To file: write model IFFT_AP_fifo_w16_d2_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w16_d2_S
INFO-FLOW: To file: write model IFFT_AP_fifo_w8_d2_S_x
INFO-FLOW: To file: write model IFFT_AP_fifo_w64_d2_S
INFO-FLOW: To file: write model IFFT_AP_gmem_m_axi
INFO-FLOW: To file: write model IFFT_AP_ctrl_bus_s_axi
INFO-FLOW: To file: write model entry_proc21
INFO-FLOW: To file: write model Block_entry6_proc
INFO-FLOW: To file: write model entry_proc20
INFO-FLOW: To file: write model rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2
INFO-FLOW: To file: write model rd_data
INFO-FLOW: To file: write model collect_input_Pipeline_VITIS_LOOP_91_2
INFO-FLOW: To file: write model collect_input
INFO-FLOW: To file: write model fft_stage_Pipeline_SKIP_X_SKIP_Y
INFO-FLOW: To file: write model fft_stage_Pipeline_VITIS_LOOP_66_2
INFO-FLOW: To file: write model fft_stage
INFO-FLOW: To file: write model fft_stage_1_Pipeline_SKIP_X_SKIP_Y
INFO-FLOW: To file: write model fft_stage_1_Pipeline_VITIS_LOOP_66_2
INFO-FLOW: To file: write model fft_stage_1
INFO-FLOW: To file: write model fft_stage_2_Pipeline_VITIS_LOOP_66_2
INFO-FLOW: To file: write model fft_stage_2_Pipeline_SKIP_X_SKIP_Y
INFO-FLOW: To file: write model fft_stage_2
INFO-FLOW: To file: write model fft_stage_3_Pipeline_SKIP_X_SKIP_Y
INFO-FLOW: To file: write model fft_stage_3_Pipeline_VITIS_LOOP_66_2
INFO-FLOW: To file: write model fft_stage_3
INFO-FLOW: To file: write model fft_stage_4_Pipeline_VITIS_LOOP_66_2
INFO-FLOW: To file: write model fft_stage_4_Pipeline_SKIP_X_SKIP_Y
INFO-FLOW: To file: write model fft_stage_4
INFO-FLOW: To file: write model fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2
INFO-FLOW: To file: write model fft_stage_5_Pipeline_SKIP_X_SKIP_Y
INFO-FLOW: To file: write model fft_stage_5
INFO-FLOW: To file: write model pool_Pipeline_VITIS_LOOP_178_2
INFO-FLOW: To file: write model pool
INFO-FLOW: To file: write model push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2
INFO-FLOW: To file: write model push_out
INFO-FLOW: To file: write model dataflow_in_loop_VITIS_LOOP_208_1
INFO-FLOW: To file: write model dataflow_parent_loop_proc
INFO-FLOW: To file: write model vr_ifft
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3
INFO-FLOW: To file: write model buffer_r
INFO-FLOW: To file: write model write_Pipeline_VITIS_LOOP_273_2
INFO-FLOW: To file: write model write_Pipeline_VITIS_LOOP_286_5
INFO-FLOW: To file: write model write_r
INFO-FLOW: To file: write model dataflow_in_loop_VITIS_LOOP_332_1
INFO-FLOW: To file: write model dataflow_parent_loop_proc18
INFO-FLOW: To file: write model buffer_write
INFO-FLOW: To file: write model IFFT_AP
INFO-FLOW: Generating /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/vhdl' dstVlogDir='/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/vlog' tclDir='/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db' modelList='IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_mul_31ns_8ns_32_2_1
IFFT_AP_mul_8ns_31ns_38_2_1
IFFT_AP_mul_31ns_9s_32_2_1
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1
IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1
IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_mul_7ns_7ns_14_1_1
IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R
IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R
IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R
IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R
IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R
IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_mul_8ns_7ns_70_1_1
IFFT_AP_hdiv_16ns_16ns_16_7_no_dsp_1
IFFT_AP_hcmp_16ns_16ns_1_2_no_dsp_1
IFFT_AP_mux_21_16_1_1
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_uitofp_32ns_32_7_no_dsp_1
IFFT_AP_sptohp_32ns_16_2_no_dsp_1
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_udiv_8ns_8ns_8_12_seq_1
IFFT_AP_mul_8ns_8ns_71_1_1
IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W_memcore
IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W
IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore
IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W
IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore
IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W
IFFT_AP_fifo_w32_d10_S
IFFT_AP_fifo_w128_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_start_for_collect_input_U0
IFFT_AP_mul_8ns_8ns_16_1_1
IFFT_AP_mul_mul_16ns_16ns_32_4_1
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_mul_8ns_8ns_39_1_1
IFFT_AP_mul_8ns_16ns_47_1_1
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_udiv_16ns_8ns_16_20_seq_1
IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W_memcore
IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W
IFFT_AP_fifo_w64_d3_S
IFFT_AP_fifo_w64_d3_S
IFFT_AP_fifo_w16_d3_S
IFFT_AP_fifo_w8_d2_S
IFFT_AP_fifo_w8_d2_S
IFFT_AP_mul_mul_16ns_8ns_24_4_1
IFFT_AP_fifo_w64_d3_S_x
IFFT_AP_fifo_w64_d3_S_x
IFFT_AP_fifo_w8_d2_S_x
IFFT_AP_fifo_w8_d2_S_x
IFFT_AP_fifo_w16_d2_S
IFFT_AP_fifo_w16_d2_S
IFFT_AP_fifo_w8_d2_S_x
IFFT_AP_fifo_w64_d2_S
IFFT_AP_gmem_m_axi
IFFT_AP_ctrl_bus_s_axi
entry_proc21
Block_entry6_proc
entry_proc20
rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2
rd_data
collect_input_Pipeline_VITIS_LOOP_91_2
collect_input
fft_stage_Pipeline_SKIP_X_SKIP_Y
fft_stage_Pipeline_VITIS_LOOP_66_2
fft_stage
fft_stage_1_Pipeline_SKIP_X_SKIP_Y
fft_stage_1_Pipeline_VITIS_LOOP_66_2
fft_stage_1
fft_stage_2_Pipeline_VITIS_LOOP_66_2
fft_stage_2_Pipeline_SKIP_X_SKIP_Y
fft_stage_2
fft_stage_3_Pipeline_SKIP_X_SKIP_Y
fft_stage_3_Pipeline_VITIS_LOOP_66_2
fft_stage_3
fft_stage_4_Pipeline_VITIS_LOOP_66_2
fft_stage_4_Pipeline_SKIP_X_SKIP_Y
fft_stage_4
fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2
fft_stage_5_Pipeline_SKIP_X_SKIP_Y
fft_stage_5
pool_Pipeline_VITIS_LOOP_178_2
pool
push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2
push_out
dataflow_in_loop_VITIS_LOOP_208_1
dataflow_parent_loop_proc
vr_ifft
entry_proc
buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3
buffer_r
write_Pipeline_VITIS_LOOP_273_2
write_Pipeline_VITIS_LOOP_286_5
write_r
dataflow_in_loop_VITIS_LOOP_332_1
dataflow_parent_loop_proc18
buffer_write
IFFT_AP
' expOnly='0'
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc21.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/Block_entry6_proc.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc20.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input_Pipeline_VITIS_LOOP_91_2.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_66_2.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_SKIP_X_SKIP_Y.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool_Pipeline_VITIS_LOOP_178_2.compgen.tcl 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_208_1.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/vr_ifft.compgen.tcl 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_r.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_273_2.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_286_5.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_r.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_332_1.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc18.compgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_write.compgen.tcl 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute         ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.compgen.tcl 
Execute         source ./ctrl_bus.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.82 seconds; current allocated memory: 820.719 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='IFFT_AP_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc21
INFO-FLOW: No bind nodes found for module_name Block_entry6_proc
INFO-FLOW: No bind nodes found for module_name entry_proc20
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc18
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_mul_31ns_8ns_32_2_1
IFFT_AP_mul_8ns_31ns_38_2_1
IFFT_AP_mul_31ns_9s_32_2_1
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1
IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1
IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_mul_7ns_7ns_14_1_1
IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R
IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R
IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R
IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R
IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R
IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_mul_8ns_7ns_70_1_1
IFFT_AP_hdiv_16ns_16ns_16_7_no_dsp_1
IFFT_AP_hcmp_16ns_16ns_1_2_no_dsp_1
IFFT_AP_mux_21_16_1_1
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_uitofp_32ns_32_7_no_dsp_1
IFFT_AP_sptohp_32ns_16_2_no_dsp_1
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_udiv_8ns_8ns_8_12_seq_1
IFFT_AP_mul_8ns_8ns_71_1_1
IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W_memcore
IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W
IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore
IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W
IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore
IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W
IFFT_AP_fifo_w32_d10_S
IFFT_AP_fifo_w128_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_fifo_w32_d2_S
IFFT_AP_start_for_collect_input_U0
IFFT_AP_mul_8ns_8ns_16_1_1
IFFT_AP_mul_mul_16ns_16ns_32_4_1
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_mul_8ns_8ns_39_1_1
IFFT_AP_mul_8ns_16ns_47_1_1
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_flow_control_loop_pipe_sequential_init
IFFT_AP_udiv_16ns_8ns_16_20_seq_1
IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W_memcore
IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W
IFFT_AP_fifo_w64_d3_S
IFFT_AP_fifo_w64_d3_S
IFFT_AP_fifo_w16_d3_S
IFFT_AP_fifo_w8_d2_S
IFFT_AP_fifo_w8_d2_S
IFFT_AP_mul_mul_16ns_8ns_24_4_1
IFFT_AP_fifo_w64_d3_S_x
IFFT_AP_fifo_w64_d3_S_x
IFFT_AP_fifo_w8_d2_S_x
IFFT_AP_fifo_w8_d2_S_x
IFFT_AP_fifo_w16_d2_S
IFFT_AP_fifo_w16_d2_S
IFFT_AP_fifo_w8_d2_S_x
IFFT_AP_fifo_w64_d2_S
IFFT_AP_gmem_m_axi
IFFT_AP_ctrl_bus_s_axi
entry_proc21
Block_entry6_proc
entry_proc20
rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2
rd_data
collect_input_Pipeline_VITIS_LOOP_91_2
collect_input
fft_stage_Pipeline_SKIP_X_SKIP_Y
fft_stage_Pipeline_VITIS_LOOP_66_2
fft_stage
fft_stage_1_Pipeline_SKIP_X_SKIP_Y
fft_stage_1_Pipeline_VITIS_LOOP_66_2
fft_stage_1
fft_stage_2_Pipeline_VITIS_LOOP_66_2
fft_stage_2_Pipeline_SKIP_X_SKIP_Y
fft_stage_2
fft_stage_3_Pipeline_SKIP_X_SKIP_Y
fft_stage_3_Pipeline_VITIS_LOOP_66_2
fft_stage_3
fft_stage_4_Pipeline_VITIS_LOOP_66_2
fft_stage_4_Pipeline_SKIP_X_SKIP_Y
fft_stage_4
fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2
fft_stage_5_Pipeline_SKIP_X_SKIP_Y
fft_stage_5
pool_Pipeline_VITIS_LOOP_178_2
pool
push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2
push_out
dataflow_in_loop_VITIS_LOOP_208_1
dataflow_parent_loop_proc
vr_ifft
entry_proc
buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3
buffer_r
write_Pipeline_VITIS_LOOP_273_2
write_Pipeline_VITIS_LOOP_286_5
write_r
dataflow_in_loop_VITIS_LOOP_332_1
dataflow_parent_loop_proc18
buffer_write
IFFT_AP
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.compgen.dataonly.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.compgen.dataonly.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.rtl_wrap.cfg.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.compgen.dataonly.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc21.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/Block_entry6_proc.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc20.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/rd_data.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input_Pipeline_VITIS_LOOP_91_2.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/collect_input.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_SKIP_X_SKIP_Y.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_Pipeline_VITIS_LOOP_66_2.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_SKIP_X_SKIP_Y.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1_Pipeline_VITIS_LOOP_66_2.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_1.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_VITIS_LOOP_66_2.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2_Pipeline_SKIP_X_SKIP_Y.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_2.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_SKIP_X_SKIP_Y.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3_Pipeline_VITIS_LOOP_66_2.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_3.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_VITIS_LOOP_66_2.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4_Pipeline_SKIP_X_SKIP_Y.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_4.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5_Pipeline_SKIP_X_SKIP_Y.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/fft_stage_5.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool_Pipeline_VITIS_LOOP_178_2.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/pool.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/push_out.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_208_1.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/vr_ifft.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_r.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_273_2.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_Pipeline_VITIS_LOOP_286_5.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/write_r.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_in_loop_VITIS_LOOP_332_1.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/dataflow_parent_loop_proc18.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/buffer_write.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.tbgen.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data names -quiet 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info -quiet 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/IFFT_AP.constraint.tcl 
Execute       sc_get_clocks IFFT_AP 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/impl/misc/IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1_ip.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/impl/misc/IFFT_AP_hcmp_16ns_16ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/impl/misc/IFFT_AP_hdiv_16ns_16ns_16_7_no_dsp_1_ip.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/impl/misc/IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1_ip.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/impl/misc/IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1_ip.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/impl/misc/IFFT_AP_sptohp_32ns_16_2_no_dsp_1_ip.tcl 
Execute       source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/impl/misc/IFFT_AP_uitofp_32ns_32_7_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME ctrl_bus_s_axi_U SOURCE {} VARIABLE {} MODULE IFFT_AP LOOP {} BUNDLEDNAME ctrl_bus DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE IFFT_AP LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST IFFT_AP MODULE2INSTS {IFFT_AP IFFT_AP entry_proc21 entry_proc21_U0 vr_ifft vr_ifft_U0 dataflow_parent_loop_proc grp_dataflow_parent_loop_proc_fu_86 dataflow_in_loop_VITIS_LOOP_208_1 dataflow_in_loop_VITIS_LOOP_208_1_U0 entry_proc20 entry_proc20_U0 rd_data rd_data_U0 rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131 collect_input collect_input_U0 collect_input_Pipeline_VITIS_LOOP_91_2 grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78 fft_stage fft_stage_U0 fft_stage_Pipeline_SKIP_X_SKIP_Y grp_fft_stage_Pipeline_SKIP_X_SKIP_Y_fu_68 fft_stage_Pipeline_VITIS_LOOP_66_2 grp_fft_stage_Pipeline_VITIS_LOOP_66_2_fu_78 fft_stage_1 fft_stage_1_U0 fft_stage_1_Pipeline_SKIP_X_SKIP_Y grp_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_fu_74 fft_stage_1_Pipeline_VITIS_LOOP_66_2 grp_fft_stage_1_Pipeline_VITIS_LOOP_66_2_fu_88 fft_stage_2 fft_stage_2_U0 fft_stage_2_Pipeline_VITIS_LOOP_66_2 grp_fft_stage_2_Pipeline_VITIS_LOOP_66_2_fu_74 fft_stage_2_Pipeline_SKIP_X_SKIP_Y grp_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_fu_84 fft_stage_3 fft_stage_3_U0 fft_stage_3_Pipeline_SKIP_X_SKIP_Y grp_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_fu_74 fft_stage_3_Pipeline_VITIS_LOOP_66_2 grp_fft_stage_3_Pipeline_VITIS_LOOP_66_2_fu_88 fft_stage_4 fft_stage_4_U0 fft_stage_4_Pipeline_VITIS_LOOP_66_2 grp_fft_stage_4_Pipeline_VITIS_LOOP_66_2_fu_74 fft_stage_4_Pipeline_SKIP_X_SKIP_Y grp_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_fu_84 fft_stage_5 fft_stage_5_U0 fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56 fft_stage_5_Pipeline_SKIP_X_SKIP_Y grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72 pool pool_U0 pool_Pipeline_VITIS_LOOP_178_2 grp_pool_Pipeline_VITIS_LOOP_178_2_fu_110 push_out push_out_U0 push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58 Block_entry6_proc Block_entry6_proc_U0 buffer_write buffer_write_U0 dataflow_parent_loop_proc18 grp_dataflow_parent_loop_proc18_fu_100 dataflow_in_loop_VITIS_LOOP_332_1 dataflow_in_loop_VITIS_LOOP_332_1_U0 buffer_r buffer_U0 buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58 entry_proc entry_proc_U0 write_r write_U0 write_Pipeline_VITIS_LOOP_273_2 grp_write_Pipeline_VITIS_LOOP_273_2_fu_160 write_Pipeline_VITIS_LOOP_286_5 grp_write_Pipeline_VITIS_LOOP_286_5_fu_173} INST2MODULE {IFFT_AP IFFT_AP entry_proc21_U0 entry_proc21 vr_ifft_U0 vr_ifft grp_dataflow_parent_loop_proc_fu_86 dataflow_parent_loop_proc dataflow_in_loop_VITIS_LOOP_208_1_U0 dataflow_in_loop_VITIS_LOOP_208_1 entry_proc20_U0 entry_proc20 rd_data_U0 rd_data grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131 rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 collect_input_U0 collect_input grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78 collect_input_Pipeline_VITIS_LOOP_91_2 fft_stage_U0 fft_stage grp_fft_stage_Pipeline_SKIP_X_SKIP_Y_fu_68 fft_stage_Pipeline_SKIP_X_SKIP_Y grp_fft_stage_Pipeline_VITIS_LOOP_66_2_fu_78 fft_stage_Pipeline_VITIS_LOOP_66_2 fft_stage_1_U0 fft_stage_1 grp_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_fu_74 fft_stage_1_Pipeline_SKIP_X_SKIP_Y grp_fft_stage_1_Pipeline_VITIS_LOOP_66_2_fu_88 fft_stage_1_Pipeline_VITIS_LOOP_66_2 fft_stage_2_U0 fft_stage_2 grp_fft_stage_2_Pipeline_VITIS_LOOP_66_2_fu_74 fft_stage_2_Pipeline_VITIS_LOOP_66_2 grp_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_fu_84 fft_stage_2_Pipeline_SKIP_X_SKIP_Y fft_stage_3_U0 fft_stage_3 grp_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_fu_74 fft_stage_3_Pipeline_SKIP_X_SKIP_Y grp_fft_stage_3_Pipeline_VITIS_LOOP_66_2_fu_88 fft_stage_3_Pipeline_VITIS_LOOP_66_2 fft_stage_4_U0 fft_stage_4 grp_fft_stage_4_Pipeline_VITIS_LOOP_66_2_fu_74 fft_stage_4_Pipeline_VITIS_LOOP_66_2 grp_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_fu_84 fft_stage_4_Pipeline_SKIP_X_SKIP_Y fft_stage_5_U0 fft_stage_5 grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56 fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72 fft_stage_5_Pipeline_SKIP_X_SKIP_Y pool_U0 pool grp_pool_Pipeline_VITIS_LOOP_178_2_fu_110 pool_Pipeline_VITIS_LOOP_178_2 push_out_U0 push_out grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58 push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 Block_entry6_proc_U0 Block_entry6_proc buffer_write_U0 buffer_write grp_dataflow_parent_loop_proc18_fu_100 dataflow_parent_loop_proc18 dataflow_in_loop_VITIS_LOOP_332_1_U0 dataflow_in_loop_VITIS_LOOP_332_1 buffer_U0 buffer_r grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58 buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 entry_proc_U0 entry_proc write_U0 write_r grp_write_Pipeline_VITIS_LOOP_273_2_fu_160 write_Pipeline_VITIS_LOOP_273_2 grp_write_Pipeline_VITIS_LOOP_286_5_fu_173 write_Pipeline_VITIS_LOOP_286_5} INSTDATA {IFFT_AP {DEPTH 1 CHILDREN {entry_proc21_U0 vr_ifft_U0 Block_entry6_proc_U0 buffer_write_U0}} entry_proc21_U0 {DEPTH 2 CHILDREN {}} vr_ifft_U0 {DEPTH 2 CHILDREN grp_dataflow_parent_loop_proc_fu_86} grp_dataflow_parent_loop_proc_fu_86 {DEPTH 3 CHILDREN dataflow_in_loop_VITIS_LOOP_208_1_U0} dataflow_in_loop_VITIS_LOOP_208_1_U0 {DEPTH 4 CHILDREN {entry_proc20_U0 rd_data_U0 collect_input_U0 fft_stage_U0 fft_stage_1_U0 fft_stage_2_U0 fft_stage_3_U0 fft_stage_4_U0 fft_stage_5_U0 pool_U0 push_out_U0}} entry_proc20_U0 {DEPTH 5 CHILDREN {}} rd_data_U0 {DEPTH 5 CHILDREN grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131} grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131 {DEPTH 6 CHILDREN {}} collect_input_U0 {DEPTH 5 CHILDREN grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78} grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78 {DEPTH 6 CHILDREN {}} fft_stage_U0 {DEPTH 5 CHILDREN {grp_fft_stage_Pipeline_SKIP_X_SKIP_Y_fu_68 grp_fft_stage_Pipeline_VITIS_LOOP_66_2_fu_78}} grp_fft_stage_Pipeline_SKIP_X_SKIP_Y_fu_68 {DEPTH 6 CHILDREN {}} grp_fft_stage_Pipeline_VITIS_LOOP_66_2_fu_78 {DEPTH 6 CHILDREN {}} fft_stage_1_U0 {DEPTH 5 CHILDREN {grp_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_fu_74 grp_fft_stage_1_Pipeline_VITIS_LOOP_66_2_fu_88}} grp_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_fu_74 {DEPTH 6 CHILDREN {}} grp_fft_stage_1_Pipeline_VITIS_LOOP_66_2_fu_88 {DEPTH 6 CHILDREN {}} fft_stage_2_U0 {DEPTH 5 CHILDREN {grp_fft_stage_2_Pipeline_VITIS_LOOP_66_2_fu_74 grp_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_fu_84}} grp_fft_stage_2_Pipeline_VITIS_LOOP_66_2_fu_74 {DEPTH 6 CHILDREN {}} grp_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_fu_84 {DEPTH 6 CHILDREN {}} fft_stage_3_U0 {DEPTH 5 CHILDREN {grp_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_fu_74 grp_fft_stage_3_Pipeline_VITIS_LOOP_66_2_fu_88}} grp_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_fu_74 {DEPTH 6 CHILDREN {}} grp_fft_stage_3_Pipeline_VITIS_LOOP_66_2_fu_88 {DEPTH 6 CHILDREN {}} fft_stage_4_U0 {DEPTH 5 CHILDREN {grp_fft_stage_4_Pipeline_VITIS_LOOP_66_2_fu_74 grp_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_fu_84}} grp_fft_stage_4_Pipeline_VITIS_LOOP_66_2_fu_74 {DEPTH 6 CHILDREN {}} grp_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_fu_84 {DEPTH 6 CHILDREN {}} fft_stage_5_U0 {DEPTH 5 CHILDREN {grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56 grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72}} grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56 {DEPTH 6 CHILDREN {}} grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72 {DEPTH 6 CHILDREN {}} pool_U0 {DEPTH 5 CHILDREN grp_pool_Pipeline_VITIS_LOOP_178_2_fu_110} grp_pool_Pipeline_VITIS_LOOP_178_2_fu_110 {DEPTH 6 CHILDREN {}} push_out_U0 {DEPTH 5 CHILDREN grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58} grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58 {DEPTH 6 CHILDREN {}} Block_entry6_proc_U0 {DEPTH 2 CHILDREN {}} buffer_write_U0 {DEPTH 2 CHILDREN grp_dataflow_parent_loop_proc18_fu_100} grp_dataflow_parent_loop_proc18_fu_100 {DEPTH 3 CHILDREN dataflow_in_loop_VITIS_LOOP_332_1_U0} dataflow_in_loop_VITIS_LOOP_332_1_U0 {DEPTH 4 CHILDREN {buffer_U0 entry_proc_U0 write_U0}} buffer_U0 {DEPTH 5 CHILDREN grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58} grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58 {DEPTH 6 CHILDREN {}} entry_proc_U0 {DEPTH 5 CHILDREN {}} write_U0 {DEPTH 5 CHILDREN {grp_write_Pipeline_VITIS_LOOP_273_2_fu_160 grp_write_Pipeline_VITIS_LOOP_286_5_fu_173}} grp_write_Pipeline_VITIS_LOOP_273_2_fu_160 {DEPTH 6 CHILDREN {}} grp_write_Pipeline_VITIS_LOOP_286_5_fu_173 {DEPTH 6 CHILDREN {}}} MODULEDATA {rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_103_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_157_1_VITIS_LOOP_160_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} rd_data {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_177_p2 SOURCE src/fft.cpp:157 VARIABLE add_ln157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_201_p2 SOURCE src/fft.cpp:160 VARIABLE add_ln160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_1_fu_224_p2 SOURCE src/fft.cpp:157 VARIABLE add_ln157_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_8ns_32_2_1_U16 SOURCE src/fft.cpp:157 VARIABLE mul_ln157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_31ns_38_2_1_U17 SOURCE src/fft.cpp:157 VARIABLE mul_ln157_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_9s_32_2_1_U18 SOURCE src/fft.cpp:157 VARIABLE mul_ln157_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 3 BRAM 0 URAM 0}} collect_input_Pipeline_VITIS_LOOP_91_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_182_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_200_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:173 VARIABLE add_ln173 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_299_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:173 VARIABLE add_ln173_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_2_fu_334_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:173 VARIABLE add_ln173_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_3_fu_356_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:173 VARIABLE add_ln173_3 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_318_p2 SOURCE src/fft.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} collect_input {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_96_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_133_p2 SOURCE src/fft.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_88_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_stage_Pipeline_SKIP_X_SKIP_Y {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_308_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_320_p2 SOURCE src/fft.cpp:57 VARIABLE add_ln57 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_407_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_418_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:328 VARIABLE add_ln328 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U49 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U42 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U50 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U35 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_8 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_1_fu_434_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388_1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_2_fu_445_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388_2 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U51 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i2 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U43 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r_1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U49 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i2 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U35 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_18 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U50 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i3 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U42 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r_2 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U51 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i3 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U36 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_19 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U37 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_15 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U36 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_15 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U37 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_18 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U38 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_20 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U43 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_13 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U44 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_13 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U45 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_19 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U46 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_21 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U38 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_12 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U39 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_12 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U40 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_14 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U41 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_14 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U44 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_16 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U45 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_16 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U47 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_17 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U48 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_17 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_451_p2 SOURCE src/fft.cpp:47 VARIABLE add_ln47 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_344_p2 SOURCE src/fft.cpp:22 VARIABLE add_ln22 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 34 BRAM 0 URAM 0}} fft_stage_Pipeline_VITIS_LOOP_66_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_179_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_192_p2 SOURCE src/fft.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_209_p2 SOURCE src/fft.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_241_p2 SOURCE src/fft.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_256_p2 SOURCE src/fft.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_220_p2 SOURCE src/fft.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_stage {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_14_1_1_U63 SOURCE src/fft.cpp:17 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_112_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_168_p2 SOURCE src/fft.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 34 BRAM 0 URAM 0}} fft_stage_1_Pipeline_SKIP_X_SKIP_Y {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add40_fu_405_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add40 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_416_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_437_p2 SOURCE src/fft.cpp:57 VARIABLE add_ln57 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add40_mid1_fu_502_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add40_mid1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_4_fu_575_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027_4 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_598_p2 SOURCE src/fft.cpp:29 VARIABLE add_ln29 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_696_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_706_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:328 VARIABLE add_ln328 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U82 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U83 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U75 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U84 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U85 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U68 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_113 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_604_p2 SOURCE src/fft.cpp:30 VARIABLE add_ln30 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_9_fu_711_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388_9 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_10_fu_721_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388_10 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U86 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i9 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U87 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i9 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U76 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r_11 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U82 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i9 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U83 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i9 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U68 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_123 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U84 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U85 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U75 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r_12 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U86 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U87 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U69 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_124 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U70 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_110 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U69 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_120 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U70 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_113 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U71 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_125 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U76 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_108 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U77 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_118 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U78 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_114 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U79 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_126 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U71 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_107 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U72 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_117 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U73 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_109 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U74 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_119 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U77 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_111 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U78 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_121 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U80 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_112 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U81 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_122 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_622_p2 SOURCE src/fft.cpp:47 VARIABLE add_ln47 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_516_p2 SOURCE src/fft.cpp:22 VARIABLE add_ln22 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME w_U SOURCE {} VARIABLE w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME w_10_U SOURCE {} VARIABLE w_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 40 BRAM 0 URAM 0}} fft_stage_1_Pipeline_VITIS_LOOP_66_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_179_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_192_p2 SOURCE src/fft.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_209_p2 SOURCE src/fft.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_241_p2 SOURCE src/fft.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_256_p2 SOURCE src/fft.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_220_p2 SOURCE src/fft.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_stage_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_14_1_1_U98 SOURCE src/fft.cpp:17 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_122_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_180_p2 SOURCE src/fft.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 40 BRAM 0 URAM 0}} fft_stage_2_Pipeline_VITIS_LOOP_66_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_179_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_192_p2 SOURCE src/fft.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_209_p2 SOURCE src/fft.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_241_p2 SOURCE src/fft.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_256_p2 SOURCE src/fft.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_220_p2 SOURCE src/fft.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_stage_2_Pipeline_SKIP_X_SKIP_Y {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add40_fu_407_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add40 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_418_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j1_20_fu_433_p2 SOURCE src/fft.cpp:52 VARIABLE j1_20 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_445_p2 SOURCE src/fft.cpp:57 VARIABLE add_ln57 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add40_mid1_fu_508_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add40_mid1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_3_fu_581_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027_3 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_604_p2 SOURCE src/fft.cpp:28 VARIABLE add_ln28 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_609_p2 SOURCE src/fft.cpp:29 VARIABLE add_ln29 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_706_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_716_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:328 VARIABLE add_ln328 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U120 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U121 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U113 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U122 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U123 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U106 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_92 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_615_p2 SOURCE src/fft.cpp:30 VARIABLE add_ln30 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_7_fu_721_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388_7 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_8_fu_731_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388_8 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U124 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i7 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U125 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i7 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U114 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r_9 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U120 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i7 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U121 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i7 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U106 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_102 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U122 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i8 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U123 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i8 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U113 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r_10 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U124 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i8 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U125 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i8 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U107 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_103 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U108 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_91 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U107 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_99 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U108 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_94 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U109 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_104 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U114 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_89 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U115 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_97 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U116 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_95 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U117 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_105 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U109 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_88 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U110 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_96 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U111 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_90 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U112 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_98 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U115 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_92 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U116 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_100 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U118 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_93 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U119 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_101 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j2_10_fu_627_p2 SOURCE src/fft.cpp:42 VARIABLE j2_10 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_639_p2 SOURCE src/fft.cpp:47 VARIABLE add_ln47 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_522_p2 SOURCE src/fft.cpp:22 VARIABLE add_ln22 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME w_6_U SOURCE {} VARIABLE w_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME w_11_U SOURCE {} VARIABLE w_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 40 BRAM 0 URAM 0}} fft_stage_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_122_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_159_p2 SOURCE src/fft.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_14_1_1_U132 SOURCE src/fft.cpp:17 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 40 BRAM 0 URAM 0}} fft_stage_3_Pipeline_SKIP_X_SKIP_Y {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add40_fu_405_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add40 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_416_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j1_16_fu_431_p2 SOURCE src/fft.cpp:52 VARIABLE j1_16 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_443_p2 SOURCE src/fft.cpp:57 VARIABLE add_ln57 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add40_mid1_fu_506_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add40_mid1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_2_fu_579_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027_2 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_602_p2 SOURCE src/fft.cpp:28 VARIABLE add_ln28 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_607_p2 SOURCE src/fft.cpp:29 VARIABLE add_ln29 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_704_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_714_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:328 VARIABLE add_ln328 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U150 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U151 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U143 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U152 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U153 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U136 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_71 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_613_p2 SOURCE src/fft.cpp:30 VARIABLE add_ln30 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_5_fu_719_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388_5 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_6_fu_729_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388_6 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U154 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i5 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U155 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i5 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U144 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r_7 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U150 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i5 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U151 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i5 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U136 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_81 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U152 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i6 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U153 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i6 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U143 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r_8 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U154 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i6 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U155 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i6 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U137 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_82 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U138 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_72 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U137 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_78 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U138 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_75 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U139 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_83 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U144 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_70 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U145 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_76 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U146 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_76 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U147 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_84 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U139 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_69 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U140 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_75 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U141 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_71 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U142 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_77 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U145 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_73 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U146 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_79 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U148 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_74 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U149 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_80 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j2_7_fu_625_p2 SOURCE src/fft.cpp:42 VARIABLE j2_7 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_637_p2 SOURCE src/fft.cpp:47 VARIABLE add_ln47 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_520_p2 SOURCE src/fft.cpp:22 VARIABLE add_ln22 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME w_7_U SOURCE {} VARIABLE w_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME w_12_U SOURCE {} VARIABLE w_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 40 BRAM 0 URAM 0}} fft_stage_3_Pipeline_VITIS_LOOP_66_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_179_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_192_p2 SOURCE src/fft.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_209_p2 SOURCE src/fft.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_241_p2 SOURCE src/fft.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_256_p2 SOURCE src/fft.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_220_p2 SOURCE src/fft.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_stage_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_14_1_1_U166 SOURCE src/fft.cpp:17 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_122_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_180_p2 SOURCE src/fft.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 40 BRAM 0 URAM 0}} fft_stage_4_Pipeline_VITIS_LOOP_66_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_179_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_192_p2 SOURCE src/fft.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_209_p2 SOURCE src/fft.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_241_p2 SOURCE src/fft.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_256_p2 SOURCE src/fft.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_220_p2 SOURCE src/fft.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_stage_4_Pipeline_SKIP_X_SKIP_Y {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add40_fu_407_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add40 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_418_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j1_12_fu_433_p2 SOURCE src/fft.cpp:52 VARIABLE j1_12 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_445_p2 SOURCE src/fft.cpp:57 VARIABLE add_ln57 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add40_mid1_fu_508_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add40_mid1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_1_fu_581_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027_1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_604_p2 SOURCE src/fft.cpp:28 VARIABLE add_ln28 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_609_p2 SOURCE src/fft.cpp:29 VARIABLE add_ln29 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_706_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_716_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:328 VARIABLE add_ln328 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U188 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U189 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U181 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U190 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U191 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U174 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_50 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_615_p2 SOURCE src/fft.cpp:30 VARIABLE add_ln30 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_3_fu_721_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388_3 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_4_fu_731_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388_4 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U192 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i3 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U193 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i3 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U182 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r_5 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U188 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i3 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U189 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i3 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U174 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_60 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U190 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i4 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U191 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i4 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U181 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r_6 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U192 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i4 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U193 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i4 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U175 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_61 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U176 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_53 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U175 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_57 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U176 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_56 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U177 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_62 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U182 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_51 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U183 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_55 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U184 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_57 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U185 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_63 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U177 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_50 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U178 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_54 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U179 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_52 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U180 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_56 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U183 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_54 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U184 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_58 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U186 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_55 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U187 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_59 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j2_4_fu_627_p2 SOURCE src/fft.cpp:42 VARIABLE j2_4 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_639_p2 SOURCE src/fft.cpp:47 VARIABLE add_ln47 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_522_p2 SOURCE src/fft.cpp:22 VARIABLE add_ln22 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME w_8_U SOURCE {} VARIABLE w_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME w_13_U SOURCE {} VARIABLE w_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 40 BRAM 0 URAM 0}} fft_stage_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_122_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_159_p2 SOURCE src/fft.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_14_1_1_U200 SOURCE src/fft.cpp:17 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 40 BRAM 0 URAM 0}} fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_264_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_63_1_VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_276_p2 SOURCE src/fft.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_1_VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_340_p2 SOURCE src/fft.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_63_1_VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_396_p2 SOURCE src/fft.cpp:70 VARIABLE add_ln70_1 LOOP VITIS_LOOP_63_1_VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_367_p2 SOURCE src/fft.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_63_1_VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_414_p2 SOURCE src/fft.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_63_1_VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_429_p2 SOURCE src/fft.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_63_1_VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_444_p2 SOURCE src/fft.cpp:72 VARIABLE add_ln72_1 LOOP VITIS_LOOP_63_1_VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_378_p2 SOURCE src/fft.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_63_1_VITIS_LOOP_66_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fft_stage_5_Pipeline_SKIP_X_SKIP_Y {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add40_fu_493_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add40 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_510_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j1_5_fu_525_p2 SOURCE src/fft.cpp:52 VARIABLE j1_5 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_537_p2 SOURCE src/fft.cpp:57 VARIABLE add_ln57 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add40_mid1_fu_616_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add40_mid1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_734_p2 SOURCE src/fft.cpp:28 VARIABLE add_ln28 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_746_p2 SOURCE src/fft.cpp:29 VARIABLE add_ln29 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_751_p2 SOURCE src/fft.cpp:29 VARIABLE add_ln29_1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_890_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_900_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:328 VARIABLE add_ln328 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U220 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U221 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U216 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U222 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U220 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U211 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_29 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_756_p2 SOURCE src/fft.cpp:30 VARIABLE add_ln30 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_762_p2 SOURCE src/fft.cpp:30 VARIABLE add_ln30_1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_1_fu_905_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388_1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_2_fu_915_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388 VARIABLE add_ln388_2 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U221 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U222 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U216 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r_3 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U220 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U221 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U211 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_37 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U222 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul_i_i2 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U220 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE mul3_i_i2 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U216 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301 VARIABLE p_r_4 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U221 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul6_i_i2 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U222 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE mul9_i_i2 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U211 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302 VARIABLE p_r_M_imag_38 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U212 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_34 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U212 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_36 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U211 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_35 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U212 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_39 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U216 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_32 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U217 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_34 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U217 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_36 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U218 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_40 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U212 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_31 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U213 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_33 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_1017_p2 SOURCE src/fft.cpp:36 VARIABLE add_ln36 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_1030_p2 SOURCE src/fft.cpp:38 VARIABLE add_ln38 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U214 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278 VARIABLE p_r_M_real_33 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hadd PRAGMA {} RTLNAME hadd_16ns_16ns_16_5_full_dsp_1_U215 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279 VARIABLE p_r_M_imag_35 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_1035_p2 SOURCE src/fft.cpp:37 VARIABLE add_ln37 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_1040_p2 SOURCE src/fft.cpp:39 VARIABLE add_ln39 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U217 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U218 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U219 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289 VARIABLE p_r_M_real_3 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE hsub PRAGMA {} RTLNAME hsub_16ns_16ns_16_5_full_dsp_1_U218 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290 VARIABLE p_r_M_imag_3 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j2_1_fu_798_p2 SOURCE src/fft.cpp:42 VARIABLE j2_1 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_808_p2 SOURCE src/fft.cpp:47 VARIABLE add_ln47 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_666_p2 SOURCE src/fft.cpp:22 VARIABLE add_ln22 LOOP SKIP_X_SKIP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w_9_U SOURCE {} VARIABLE w_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME w_14_U SOURCE {} VARIABLE w_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 24 BRAM 0 URAM 0}} fft_stage_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_116_p2 SOURCE src/fft.cpp:63 VARIABLE add_ln63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7ns_70_1_1_U232 SOURCE src/fft.cpp:63 VARIABLE mul_ln63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_14_1_1_U233 SOURCE src/fft.cpp:17 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 24 BRAM 0 URAM 0}} pool_Pipeline_VITIS_LOOP_178_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_1_fu_1295_p2 SOURCE src/fft.cpp:196 VARIABLE add_ln196_1 LOOP VITIS_LOOP_178_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_493_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:151 VARIABLE add_ln151 LOOP VITIS_LOOP_178_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_1_fu_505_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:151 VARIABLE add_ln151_1 LOOP VITIS_LOOP_178_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_466_p2 SOURCE src/fft.cpp:188 VARIABLE add_ln188 LOOP VITIS_LOOP_178_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_2_fu_517_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:151 VARIABLE add_ln151_2 LOOP VITIS_LOOP_178_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_3_fu_529_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:151 VARIABLE add_ln151_3 LOOP VITIS_LOOP_178_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE hdiv PRAGMA {} RTLNAME hdiv_16ns_16ns_16_7_no_dsp_1_U241 SOURCE src/fft.cpp:196 VARIABLE div LOOP VITIS_LOOP_178_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op hdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 6 OPTYPE hdiv PRAGMA {} RTLNAME hdiv_16ns_16ns_16_7_no_dsp_1_U242 SOURCE src/fft.cpp:196 VARIABLE div1 LOOP VITIS_LOOP_178_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op hdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_1306_p2 SOURCE src/fft.cpp:196 VARIABLE add_ln196 LOOP VITIS_LOOP_178_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_482_p2 SOURCE src/fft.cpp:178 VARIABLE add_ln178 LOOP VITIS_LOOP_178_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pool {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE hmul PRAGMA {} RTLNAME hmul_16ns_16ns_16_4_max_dsp_1_U302 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op hmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_1_fu_246_p2 SOURCE src/fft.cpp:175 VARIABLE add_ln175_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_292_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE empty_70 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_2_fu_324_p2 SOURCE src/fft.cpp:175 VARIABLE add_ln175_2 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_3_fu_329_p2 SOURCE src/fft.cpp:175 VARIABLE add_ln175_3 LOOP VITIS_LOOP_175_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_153_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_136_1_VITIS_LOOP_139_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_165_p2 SOURCE src/fft.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_1_VITIS_LOOP_139_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_215_p2 SOURCE src/fft.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_136_1_VITIS_LOOP_139_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_232_p2 SOURCE src/fft.cpp:144 VARIABLE add_ln144 LOOP VITIS_LOOP_136_1_VITIS_LOOP_139_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_243_p2 SOURCE src/fft.cpp:139 VARIABLE add_ln139 LOOP VITIS_LOOP_136_1_VITIS_LOOP_139_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} push_out {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_95_p2 SOURCE src/fft.cpp:136 VARIABLE add_ln136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_71_1_1_U317 SOURCE src/fft.cpp:136 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_VITIS_LOOP_208_1 {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME actp_regp_c9_U SOURCE {} VARIABLE actp_regp_c9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ctrl1_regp_c8_U SOURCE {} VARIABLE ctrl1_regp_c8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_st1_U SOURCE {} VARIABLE in_st1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME input_data2_U SOURCE {} VARIABLE input_data2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME out_data_13_U SOURCE {} VARIABLE out_data_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME out_data_24_U SOURCE {} VARIABLE out_data_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME out_data_35_U SOURCE {} VARIABLE out_data_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME out_data_46_U SOURCE {} VARIABLE out_data_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME out_data_57_U SOURCE {} VARIABLE out_data_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME out_data_6_0_08_U SOURCE {} VARIABLE out_data_6_0_08 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME out_data_6_0_19_U SOURCE {} VARIABLE out_data_6_0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME out_data_6_1_010_U SOURCE {} VARIABLE out_data_6_1_010 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME out_data_6_1_111_U SOURCE {} VARIABLE out_data_6_1_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME out_data_712_U SOURCE {} VARIABLE out_data_712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ctrl1_regp_c7_channel8_U SOURCE src/fft.cpp:249 VARIABLE ctrl1_regp_c7_channel8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ctrl1_regp_c6_channel7_U SOURCE src/fft.cpp:250 VARIABLE ctrl1_regp_c6_channel7 LOOP {} BUNDLEDNAME {} DSP 34 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ctrl1_regp_c5_channel6_U SOURCE src/fft.cpp:251 VARIABLE ctrl1_regp_c5_channel6 LOOP {} BUNDLEDNAME {} DSP 40 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ctrl1_regp_c4_channel5_U SOURCE src/fft.cpp:252 VARIABLE ctrl1_regp_c4_channel5 LOOP {} BUNDLEDNAME {} DSP 40 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ctrl1_regp_c3_channel4_U SOURCE src/fft.cpp:253 VARIABLE ctrl1_regp_c3_channel4 LOOP {} BUNDLEDNAME {} DSP 40 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ctrl1_regp_c2_channel3_U SOURCE src/fft.cpp:254 VARIABLE ctrl1_regp_c2_channel3 LOOP {} BUNDLEDNAME {} DSP 40 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ctrl1_regp_c1_channel2_U SOURCE src/fft.cpp:255 VARIABLE ctrl1_regp_c1_channel2 LOOP {} BUNDLEDNAME {} DSP 24 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ctrl1_regp_c_channel_U SOURCE src/fft.cpp:256 VARIABLE ctrl1_regp_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME actp_regp_c_channel_U SOURCE src/fft.cpp:256 VARIABLE actp_regp_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 223 BRAM 128 URAM 0}} vr_ifft {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U352 SOURCE {} VARIABLE conv3_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_16ns_32_4_1_U353 SOURCE src/fft.cpp:208 VARIABLE mul_ln208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 224 BRAM 128 URAM 0}} buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_236_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pn_x_2_fu_245_p2 SOURCE src/fft.cpp:304 VARIABLE pn_x_2 LOOP VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U369 SOURCE src/fft.cpp:302 VARIABLE mul_ln302 LOOP VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_356_p2 SOURCE src/fft.cpp:307 VARIABLE add_ln307 LOOP VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_4_fu_409_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V_4 LOOP VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln314_fu_423_p2 SOURCE src/fft.cpp:314 VARIABLE add_ln314 LOOP VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_429_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V LOOP VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_fu_445_p2 SOURCE src/fft.cpp:316 VARIABLE add_ln316 LOOP VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_fu_451_p2 SOURCE src/fft.cpp:310 VARIABLE x LOOP VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_1_fu_264_p2 SOURCE src/fft.cpp:307 VARIABLE add_ln307_1 LOOP VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} buffer_r {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln304_fu_82_p2 SOURCE src/fft.cpp:304 VARIABLE add_ln304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_39_1_1_U379 SOURCE src/fft.cpp:304 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_16ns_47_1_1_U380 SOURCE src/fft.cpp:304 VARIABLE bound4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} write_Pipeline_VITIS_LOOP_273_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_216_p2 SOURCE src/fft.cpp:273 VARIABLE add_ln273 LOOP VITIS_LOOP_273_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_fu_235_p2 SOURCE src/fft.cpp:278 VARIABLE add_ln278 LOOP VITIS_LOOP_273_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_1_fu_252_p2 SOURCE src/fft.cpp:278 VARIABLE add_ln278_1 LOOP VITIS_LOOP_273_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_2_fu_284_p2 SOURCE src/fft.cpp:278 VARIABLE add_ln278_2 LOOP VITIS_LOOP_273_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_3_fu_300_p2 SOURCE src/fft.cpp:278 VARIABLE add_ln278_3 LOOP VITIS_LOOP_273_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_1_fu_263_p2 SOURCE src/fft.cpp:273 VARIABLE add_ln273_1 LOOP VITIS_LOOP_273_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} write_Pipeline_VITIS_LOOP_286_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln286_fu_216_p2 SOURCE src/fft.cpp:286 VARIABLE add_ln286 LOOP VITIS_LOOP_286_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_fu_235_p2 SOURCE src/fft.cpp:291 VARIABLE add_ln291 LOOP VITIS_LOOP_286_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_1_fu_252_p2 SOURCE src/fft.cpp:291 VARIABLE add_ln291_1 LOOP VITIS_LOOP_286_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_2_fu_284_p2 SOURCE src/fft.cpp:291 VARIABLE add_ln291_2 LOOP VITIS_LOOP_286_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln291_3_fu_300_p2 SOURCE src/fft.cpp:291 VARIABLE add_ln291_3 LOOP VITIS_LOOP_286_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln286_1_fu_263_p2 SOURCE src/fft.cpp:286 VARIABLE add_ln286_1 LOOP VITIS_LOOP_286_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} write_r {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln270_fu_219_p2 SOURCE src/fft.cpp:270 VARIABLE add_ln270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln270_1_fu_245_p2 SOURCE src/fft.cpp:270 VARIABLE add_ln270_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_1_fu_251_p2 SOURCE src/fft.cpp:273 VARIABLE add_ln273_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln270_2_fu_273_p2 SOURCE src/fft.cpp:270 VARIABLE add_ln270_2 LOOP VITIS_LOOP_270_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_303_p2 SOURCE src/fft.cpp:273 VARIABLE add_ln273 LOOP VITIS_LOOP_270_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_318_p2 SOURCE src/fft.cpp:280 VARIABLE add_ln280 LOOP VITIS_LOOP_270_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_fu_336_p2 SOURCE src/fft.cpp:293 VARIABLE add_ln293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_fu_377_p2 SOURCE src/fft.cpp:283 VARIABLE add_ln283 LOOP VITIS_LOOP_283_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln286_fu_407_p2 SOURCE src/fft.cpp:286 VARIABLE add_ln286 LOOP VITIS_LOOP_283_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_1_fu_422_p2 SOURCE src/fft.cpp:293 VARIABLE add_ln293_1 LOOP VITIS_LOOP_283_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_VITIS_LOOP_332_1 {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_reg_ifs_c_U SOURCE {} VARIABLE layer2_reg_ifs_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out2_c_U SOURCE {} VARIABLE out2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out1_c_U SOURCE {} VARIABLE out1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buffer1_U SOURCE src/fft.cpp:328 VARIABLE buffer1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME buffer1_1_U SOURCE src/fft.cpp:328 VARIABLE buffer1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ctrl1_reg_ls_c_channel_U SOURCE src/fft.cpp:336 VARIABLE ctrl1_reg_ls_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME actp_reg_pool_size_c_channel_U SOURCE src/fft.cpp:336 VARIABLE actp_reg_pool_size_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 1 BRAM 32 URAM 0}} buffer_write {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_8ns_24_4_1_U435 SOURCE {} VARIABLE mul_i_i LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 32 URAM 0}} IFFT_AP {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out2_c_U SOURCE src/fft.cpp:368 VARIABLE out2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out1_c_U SOURCE src/fft.cpp:368 VARIABLE out1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_st_U SOURCE {} VARIABLE out_st LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME trunc_ln372_loc_channel_U SOURCE {} VARIABLE trunc_ln372_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME trunc_ln372_1_loc_channel_U SOURCE {} VARIABLE trunc_ln372_1_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME trunc_ln372_2_loc_channel_U SOURCE {} VARIABLE trunc_ln372_2_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME trunc_ln372_3_loc_channel_U SOURCE {} VARIABLE trunc_ln372_3_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME trunc_ln372_4_loc_channel_U SOURCE {} VARIABLE trunc_ln372_4_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 226 BRAM 160 URAM 0}} entry_proc21 {AREA {DSP 0 BRAM 0 URAM 0}} Block_entry6_proc {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc20 {AREA {DSP 0 BRAM 0 URAM 0}} dataflow_parent_loop_proc {AREA {DSP 223 BRAM 128 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} dataflow_parent_loop_proc18 {AREA {DSP 1 BRAM 32 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.54 seconds; current allocated memory: 846.156 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for IFFT_AP.
INFO: [VLOG 209-307] Generating Verilog RTL for IFFT_AP.
Execute       syn_report -model IFFT_AP -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 234.63 MHz
Command     autosyn done; 24.15 sec.
Command   csynth_design done; 41.49 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 39.91 seconds. CPU system time: 1.55 seconds. Elapsed time: 41.49 seconds; current allocated memory: 640.734 MB.
Command ap_source done; 51.87 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1 opened at Fri Dec 09 11:06:25 IST 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     ap_set_clock -name default -uncertainty 2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     set_part xczu7cg-fbvb900-1-i 
Execute       create_platform xczu7cg-fbvb900-1-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7cg-fbvb900-1-i'
Command       create_platform done; 0.19 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=VR_IFFT 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=VR_IFFT
Execute     config_export -display_name=VR_IFFT 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo
Execute     config_export -output=/home/shine/Desktop/fft_story/vivado/ip_repo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
Execute     config_export -version=1.0 
Command   open_solution done; 0.3 sec.
Execute   set_part xczu7cg-fbvb900-1-i 
INFO: [HLS 200-1510] Running: set_part xczu7cg-fbvb900-1-i 
Execute     create_platform xczu7cg-fbvb900-1-i -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
INFO: [HLS 200-1510] Running: config_export -display_name VR_IFFT -format ip_catalog -output /home/shine/Desktop/fft_story/vivado/ip_repo -rtl verilog -version 1.0 
Execute   set_clock_uncertainty 2 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2 
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Execute     source /home/shine/Documents/research/fft_story/hls/inv_fft/v10/v10/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xczu7cg-fbvb900-1-i -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 5
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 3.78 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.51 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.78 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 14.16 sec.
Execute cleanup_all 
