Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Jan 21 11:14:22 2019
| Host         : inyo running 64-bit Pop!_OS 18.10
| Command      : report_timing_summary -max_paths 10 -file mmap_wrapper_timing_summary_routed.rpt -pb mmap_wrapper_timing_summary_routed.pb -rpx mmap_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mmap_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 229 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.329    -1289.922                    175                 1111        0.055        0.000                      0                 1111       -0.303       -0.303                       1                   371  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_fpga_0                               {0.000 5.000}        10.000          100.000         
clk_fpga_1                               {0.000 10.000}       20.000          50.000          
sys_clk_pin                              {0.000 4.000}        8.000           125.000         
  clk_out1_mmap_clk_wiz_0_1              {0.000 4.630}        9.259           108.000         
    CLKFBIN_1                            {0.000 4.630}        9.259           108.000         
    PixelClkIO_1                         {0.000 4.630}        9.259           108.000         
    SerialClkIO_1                        {0.000 0.926}        1.852           540.000         
  clkfbout_mmap_clk_wiz_0_1              {0.000 20.000}       40.000          25.000          
sysclk                                   {0.000 4.000}        8.000           125.000         
  clk_out1_mmap_clk_wiz_0                {0.000 4.630}        9.259           108.000         
    CLKFBIN                              {0.000 4.630}        9.259           108.000         
    PixelClkIO                           {0.000 4.630}        9.259           108.000         
    SerialClkIO                          {0.000 0.926}        1.852           540.000         
    mmap_i/display/rgb2dvi/U0/SerialClk  {0.000 0.926}        1.852           540.000         
  clkfbout_mmap_clk_wiz_0                {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                     7.845        0.000                       0                     1  
clk_fpga_1                         8.961        0.000                      0                  507        0.059        0.000                      0                  507        9.500        0.000                       0                   128  
sys_clk_pin                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_mmap_clk_wiz_0_1        3.154        0.000                      0                  562        0.165        0.000                      0                  562        2.630        0.000                       0                   216  
    CLKFBIN_1                                                                                                                                                                  8.010        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                               7.104        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                             -0.303       -0.303                       1                    10  
  clkfbout_mmap_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_mmap_clk_wiz_0          3.152        0.000                      0                  562        0.165        0.000                      0                  562        2.630        0.000                       0                   216  
    CLKFBIN                                                                                                                                                                    8.010        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                 7.104        0.000                       0                    10  
    SerialClkIO                                                                                                                                                               -0.303       -0.303                       1                    10  
  clkfbout_mmap_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmap_clk_wiz_0_1  clk_fpga_1                      -5.154       -9.609                      2                    2        1.147        0.000                      0                    2  
clk_out1_mmap_clk_wiz_0    clk_fpga_1                      -5.154       -9.610                      2                    2        1.146        0.000                      0                    2  
clk_fpga_1                 clk_out1_mmap_clk_wiz_0_1       -8.328    -1280.227                    173                  173        1.545        0.000                      0                  173  
clk_out1_mmap_clk_wiz_0    clk_out1_mmap_clk_wiz_0_1        3.152        0.000                      0                  562        0.055        0.000                      0                  562  
clk_out1_mmap_clk_wiz_0_1  PixelClkIO_1                     3.613        0.000                      0                   38        0.067        0.000                      0                   38  
clk_out1_mmap_clk_wiz_0    PixelClkIO_1                     3.613        0.000                      0                   38        0.067        0.000                      0                   38  
clk_fpga_1                 clk_out1_mmap_clk_wiz_0         -8.329    -1280.312                    173                  173        1.544        0.000                      0                  173  
clk_out1_mmap_clk_wiz_0_1  clk_out1_mmap_clk_wiz_0          3.152        0.000                      0                  562        0.055        0.000                      0                  562  
clk_out1_mmap_clk_wiz_0_1  PixelClkIO                       3.613        0.000                      0                   38        0.067        0.000                      0                   38  
clk_out1_mmap_clk_wiz_0    PixelClkIO                       3.613        0.000                      0                   38        0.067        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_out1_mmap_clk_wiz_0    clk_out1_mmap_clk_wiz_0          7.771        0.000                      0                    4        0.375        0.000                      0                    4  
**async_default**          clk_out1_mmap_clk_wiz_0_1  clk_out1_mmap_clk_wiz_0          7.771        0.000                      0                    4        0.265        0.000                      0                    4  
**async_default**          clk_out1_mmap_clk_wiz_0    clk_out1_mmap_clk_wiz_0_1        7.771        0.000                      0                    4        0.265        0.000                      0                    4  
**async_default**          clk_out1_mmap_clk_wiz_0_1  clk_out1_mmap_clk_wiz_0_1        7.772        0.000                      0                    4        0.375        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mmap_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.961ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/graphics/inst/D_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.755ns  (logic 3.868ns (35.964%)  route 6.887ns (64.036%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 22.961 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.975     3.269    mmap_i/linetest_0/inst/clk
    SLICE_X100Y110       FDRE                                         r  mmap_i/linetest_0/inst/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDRE (Prop_fdre_C_Q)         0.518     3.787 r  mmap_i/linetest_0/inst/y_reg[8]/Q
                         net (fo=83, routed)          1.524     5.311    mmap_i/graphics/inst/y[0]
    SLICE_X102Y101       LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  mmap_i/graphics/inst/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     5.435    mmap_i/graphics/inst/dq1[0]_i_8_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.687 f  mmap_i/graphics/inst/dq1_reg[0]_i_2/O[0]
                         net (fo=15, routed)          1.435     7.122    mmap_i/graphics/inst/dq1_reg[0]_i_2_n_7
    SLICE_X103Y102       LUT5 (Prop_lut5_I2_O)        0.295     7.417 r  mmap_i/graphics/inst/dq1[5]_i_5/O
                         net (fo=1, routed)           0.665     8.082    mmap_i/graphics/inst/dq1[5]_i_5_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I1_O)        0.152     8.234 r  mmap_i/graphics/inst/dq1[5]_i_2/O
                         net (fo=7, routed)           0.829     9.063    mmap_i/graphics/inst/p_0_in1_in[5]
    SLICE_X103Y104       LUT4 (Prop_lut4_I1_O)        0.326     9.389 r  mmap_i/graphics/inst/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.389    mmap_i/graphics/inst/steep0_carry_i_6_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.787 r  mmap_i/graphics/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.787    mmap_i/graphics/inst/steep0_carry_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.058 r  mmap_i/graphics/inst/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.959    11.017    mmap_i/graphics/inst/steep0_carry__0_n_3
    SLICE_X104Y103       LUT5 (Prop_lut5_I3_O)        0.373    11.390 r  mmap_i/graphics/inst/D0_carry_i_5/O
                         net (fo=1, routed)           0.671    12.061    mmap_i/graphics/inst/C[1]
    SLICE_X102Y104       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.619    12.680 r  mmap_i/graphics/inst/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.680    mmap_i/graphics/inst/D0_carry_n_0
    SLICE_X102Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.919 r  mmap_i/graphics/inst/D0_carry__0/O[2]
                         net (fo=1, routed)           0.805    13.723    mmap_i/graphics/inst/D[7]
    SLICE_X102Y107       LUT4 (Prop_lut4_I0_O)        0.301    14.024 r  mmap_i/graphics/inst/D[7]_i_1/O
                         net (fo=1, routed)           0.000    14.024    mmap_i/graphics/inst/p_1_in[7]
    SLICE_X102Y107       FDRE                                         r  mmap_i/graphics/inst/D_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.782    22.961    mmap_i/graphics/inst/clk
    SLICE_X102Y107       FDRE                                         r  mmap_i/graphics/inst/D_reg[7]/C
                         clock pessimism              0.247    23.208    
                         clock uncertainty           -0.302    22.906    
    SLICE_X102Y107       FDRE (Setup_fdre_C_D)        0.079    22.985    mmap_i/graphics/inst/D_reg[7]
  -------------------------------------------------------------------
                         required time                         22.985    
                         arrival time                         -14.024    
  -------------------------------------------------------------------
                         slack                                  8.961    

Slack (MET) :             9.106ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/graphics/inst/D_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.608ns  (logic 4.074ns (38.406%)  route 6.534ns (61.594%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 22.961 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.975     3.269    mmap_i/linetest_0/inst/clk
    SLICE_X100Y110       FDRE                                         r  mmap_i/linetest_0/inst/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDRE (Prop_fdre_C_Q)         0.518     3.787 r  mmap_i/linetest_0/inst/y_reg[8]/Q
                         net (fo=83, routed)          1.524     5.311    mmap_i/graphics/inst/y[0]
    SLICE_X102Y101       LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  mmap_i/graphics/inst/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     5.435    mmap_i/graphics/inst/dq1[0]_i_8_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.687 f  mmap_i/graphics/inst/dq1_reg[0]_i_2/O[0]
                         net (fo=15, routed)          1.435     7.122    mmap_i/graphics/inst/dq1_reg[0]_i_2_n_7
    SLICE_X103Y102       LUT5 (Prop_lut5_I2_O)        0.295     7.417 r  mmap_i/graphics/inst/dq1[5]_i_5/O
                         net (fo=1, routed)           0.665     8.082    mmap_i/graphics/inst/dq1[5]_i_5_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I1_O)        0.152     8.234 r  mmap_i/graphics/inst/dq1[5]_i_2/O
                         net (fo=7, routed)           0.829     9.063    mmap_i/graphics/inst/p_0_in1_in[5]
    SLICE_X103Y104       LUT4 (Prop_lut4_I1_O)        0.326     9.389 r  mmap_i/graphics/inst/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.389    mmap_i/graphics/inst/steep0_carry_i_6_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.787 r  mmap_i/graphics/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.787    mmap_i/graphics/inst/steep0_carry_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.058 r  mmap_i/graphics/inst/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.959    11.017    mmap_i/graphics/inst/steep0_carry__0_n_3
    SLICE_X104Y103       LUT5 (Prop_lut5_I3_O)        0.373    11.390 r  mmap_i/graphics/inst/D0_carry_i_5/O
                         net (fo=1, routed)           0.671    12.061    mmap_i/graphics/inst/C[1]
    SLICE_X102Y104       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.619    12.680 r  mmap_i/graphics/inst/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.680    mmap_i/graphics/inst/D0_carry_n_0
    SLICE_X102Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  mmap_i/graphics/inst/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.797    mmap_i/graphics/inst/D0_carry__0_n_0
    SLICE_X102Y106       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.120 r  mmap_i/graphics/inst/D0_carry__1/O[1]
                         net (fo=1, routed)           0.451    13.571    mmap_i/graphics/inst/D0_carry__1_n_6
    SLICE_X102Y108       LUT4 (Prop_lut4_I0_O)        0.306    13.877 r  mmap_i/graphics/inst/D[10]_i_2/O
                         net (fo=1, routed)           0.000    13.877    mmap_i/graphics/inst/p_1_in[10]
    SLICE_X102Y108       FDRE                                         r  mmap_i/graphics/inst/D_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.782    22.961    mmap_i/graphics/inst/clk
    SLICE_X102Y108       FDRE                                         r  mmap_i/graphics/inst/D_reg[10]/C
                         clock pessimism              0.247    23.208    
                         clock uncertainty           -0.302    22.906    
    SLICE_X102Y108       FDRE (Setup_fdre_C_D)        0.077    22.983    mmap_i/graphics/inst/D_reg[10]
  -------------------------------------------------------------------
                         required time                         22.983    
                         arrival time                         -13.877    
  -------------------------------------------------------------------
                         slack                                  9.106    

Slack (MET) :             9.111ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/graphics/inst/D_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.605ns  (logic 3.950ns (37.248%)  route 6.655ns (62.752%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 22.961 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.975     3.269    mmap_i/linetest_0/inst/clk
    SLICE_X100Y110       FDRE                                         r  mmap_i/linetest_0/inst/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDRE (Prop_fdre_C_Q)         0.518     3.787 r  mmap_i/linetest_0/inst/y_reg[8]/Q
                         net (fo=83, routed)          1.524     5.311    mmap_i/graphics/inst/y[0]
    SLICE_X102Y101       LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  mmap_i/graphics/inst/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     5.435    mmap_i/graphics/inst/dq1[0]_i_8_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.687 f  mmap_i/graphics/inst/dq1_reg[0]_i_2/O[0]
                         net (fo=15, routed)          1.435     7.122    mmap_i/graphics/inst/dq1_reg[0]_i_2_n_7
    SLICE_X103Y102       LUT5 (Prop_lut5_I2_O)        0.295     7.417 r  mmap_i/graphics/inst/dq1[5]_i_5/O
                         net (fo=1, routed)           0.665     8.082    mmap_i/graphics/inst/dq1[5]_i_5_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I1_O)        0.152     8.234 r  mmap_i/graphics/inst/dq1[5]_i_2/O
                         net (fo=7, routed)           0.829     9.063    mmap_i/graphics/inst/p_0_in1_in[5]
    SLICE_X103Y104       LUT4 (Prop_lut4_I1_O)        0.326     9.389 r  mmap_i/graphics/inst/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.389    mmap_i/graphics/inst/steep0_carry_i_6_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.787 r  mmap_i/graphics/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.787    mmap_i/graphics/inst/steep0_carry_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.058 r  mmap_i/graphics/inst/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.959    11.017    mmap_i/graphics/inst/steep0_carry__0_n_3
    SLICE_X104Y103       LUT5 (Prop_lut5_I3_O)        0.373    11.390 r  mmap_i/graphics/inst/D0_carry_i_5/O
                         net (fo=1, routed)           0.671    12.061    mmap_i/graphics/inst/C[1]
    SLICE_X102Y104       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.619    12.680 r  mmap_i/graphics/inst/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.680    mmap_i/graphics/inst/D0_carry_n_0
    SLICE_X102Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.995 r  mmap_i/graphics/inst/D0_carry__0/O[3]
                         net (fo=1, routed)           0.572    13.567    mmap_i/graphics/inst/D[8]
    SLICE_X102Y107       LUT4 (Prop_lut4_I0_O)        0.307    13.874 r  mmap_i/graphics/inst/D[8]_i_1/O
                         net (fo=1, routed)           0.000    13.874    mmap_i/graphics/inst/p_1_in[8]
    SLICE_X102Y107       FDRE                                         r  mmap_i/graphics/inst/D_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.782    22.961    mmap_i/graphics/inst/clk
    SLICE_X102Y107       FDRE                                         r  mmap_i/graphics/inst/D_reg[8]/C
                         clock pessimism              0.247    23.208    
                         clock uncertainty           -0.302    22.906    
    SLICE_X102Y107       FDRE (Setup_fdre_C_D)        0.079    22.985    mmap_i/graphics/inst/D_reg[8]
  -------------------------------------------------------------------
                         required time                         22.985    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  9.111    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/graphics/inst/D_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.624ns  (logic 3.957ns (37.247%)  route 6.667ns (62.753%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.975     3.269    mmap_i/linetest_0/inst/clk
    SLICE_X100Y110       FDRE                                         r  mmap_i/linetest_0/inst/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDRE (Prop_fdre_C_Q)         0.518     3.787 r  mmap_i/linetest_0/inst/y_reg[8]/Q
                         net (fo=83, routed)          1.524     5.311    mmap_i/graphics/inst/y[0]
    SLICE_X102Y101       LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  mmap_i/graphics/inst/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     5.435    mmap_i/graphics/inst/dq1[0]_i_8_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.687 f  mmap_i/graphics/inst/dq1_reg[0]_i_2/O[0]
                         net (fo=15, routed)          1.435     7.122    mmap_i/graphics/inst/dq1_reg[0]_i_2_n_7
    SLICE_X103Y102       LUT5 (Prop_lut5_I2_O)        0.295     7.417 r  mmap_i/graphics/inst/dq1[5]_i_5/O
                         net (fo=1, routed)           0.665     8.082    mmap_i/graphics/inst/dq1[5]_i_5_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I1_O)        0.152     8.234 r  mmap_i/graphics/inst/dq1[5]_i_2/O
                         net (fo=7, routed)           0.829     9.063    mmap_i/graphics/inst/p_0_in1_in[5]
    SLICE_X103Y104       LUT4 (Prop_lut4_I1_O)        0.326     9.389 r  mmap_i/graphics/inst/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.389    mmap_i/graphics/inst/steep0_carry_i_6_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.787 r  mmap_i/graphics/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.787    mmap_i/graphics/inst/steep0_carry_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.058 r  mmap_i/graphics/inst/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.959    11.017    mmap_i/graphics/inst/steep0_carry__0_n_3
    SLICE_X104Y103       LUT5 (Prop_lut5_I3_O)        0.373    11.390 r  mmap_i/graphics/inst/D0_carry_i_5/O
                         net (fo=1, routed)           0.671    12.061    mmap_i/graphics/inst/C[1]
    SLICE_X102Y104       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.619    12.680 r  mmap_i/graphics/inst/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.680    mmap_i/graphics/inst/D0_carry_n_0
    SLICE_X102Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.003 r  mmap_i/graphics/inst/D0_carry__0/O[1]
                         net (fo=1, routed)           0.584    13.587    mmap_i/graphics/inst/D[6]
    SLICE_X100Y107       LUT4 (Prop_lut4_I0_O)        0.306    13.893 r  mmap_i/graphics/inst/D[6]_i_1/O
                         net (fo=1, routed)           0.000    13.893    mmap_i/graphics/inst/p_1_in[6]
    SLICE_X100Y107       FDRE                                         r  mmap_i/graphics/inst/D_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.781    22.960    mmap_i/graphics/inst/clk
    SLICE_X100Y107       FDRE                                         r  mmap_i/graphics/inst/D_reg[6]/C
                         clock pessimism              0.285    23.245    
                         clock uncertainty           -0.302    22.943    
    SLICE_X100Y107       FDRE (Setup_fdre_C_D)        0.077    23.020    mmap_i/graphics/inst/D_reg[6]
  -------------------------------------------------------------------
                         required time                         23.020    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.151ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/graphics/inst/D_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 3.740ns (35.408%)  route 6.823ns (64.592%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 22.961 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.975     3.269    mmap_i/linetest_0/inst/clk
    SLICE_X100Y110       FDRE                                         r  mmap_i/linetest_0/inst/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDRE (Prop_fdre_C_Q)         0.518     3.787 r  mmap_i/linetest_0/inst/y_reg[8]/Q
                         net (fo=83, routed)          1.524     5.311    mmap_i/graphics/inst/y[0]
    SLICE_X102Y101       LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  mmap_i/graphics/inst/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     5.435    mmap_i/graphics/inst/dq1[0]_i_8_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.687 f  mmap_i/graphics/inst/dq1_reg[0]_i_2/O[0]
                         net (fo=15, routed)          1.435     7.122    mmap_i/graphics/inst/dq1_reg[0]_i_2_n_7
    SLICE_X103Y102       LUT5 (Prop_lut5_I2_O)        0.295     7.417 r  mmap_i/graphics/inst/dq1[5]_i_5/O
                         net (fo=1, routed)           0.665     8.082    mmap_i/graphics/inst/dq1[5]_i_5_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I1_O)        0.152     8.234 r  mmap_i/graphics/inst/dq1[5]_i_2/O
                         net (fo=7, routed)           0.829     9.063    mmap_i/graphics/inst/p_0_in1_in[5]
    SLICE_X103Y104       LUT4 (Prop_lut4_I1_O)        0.326     9.389 r  mmap_i/graphics/inst/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.389    mmap_i/graphics/inst/steep0_carry_i_6_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.787 r  mmap_i/graphics/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.787    mmap_i/graphics/inst/steep0_carry_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.058 r  mmap_i/graphics/inst/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.959    11.017    mmap_i/graphics/inst/steep0_carry__0_n_3
    SLICE_X104Y103       LUT5 (Prop_lut5_I3_O)        0.373    11.390 r  mmap_i/graphics/inst/D0_carry_i_5/O
                         net (fo=1, routed)           0.671    12.061    mmap_i/graphics/inst/C[1]
    SLICE_X102Y104       CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.724    12.785 r  mmap_i/graphics/inst/D0_carry/O[3]
                         net (fo=1, routed)           0.740    13.525    mmap_i/graphics/inst/D[4]
    SLICE_X102Y107       LUT4 (Prop_lut4_I0_O)        0.307    13.832 r  mmap_i/graphics/inst/D[4]_i_1/O
                         net (fo=1, routed)           0.000    13.832    mmap_i/graphics/inst/p_1_in[4]
    SLICE_X102Y107       FDRE                                         r  mmap_i/graphics/inst/D_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.782    22.961    mmap_i/graphics/inst/clk
    SLICE_X102Y107       FDRE                                         r  mmap_i/graphics/inst/D_reg[4]/C
                         clock pessimism              0.247    23.208    
                         clock uncertainty           -0.302    22.906    
    SLICE_X102Y107       FDRE (Setup_fdre_C_D)        0.077    22.983    mmap_i/graphics/inst/D_reg[4]
  -------------------------------------------------------------------
                         required time                         22.983    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                  9.151    

Slack (MET) :             9.160ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/graphics/inst/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.504ns  (logic 3.185ns (30.322%)  route 7.319ns (69.678%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 22.959 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.975     3.269    mmap_i/linetest_0/inst/clk
    SLICE_X100Y110       FDRE                                         r  mmap_i/linetest_0/inst/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDRE (Prop_fdre_C_Q)         0.518     3.787 r  mmap_i/linetest_0/inst/y_reg[8]/Q
                         net (fo=83, routed)          1.524     5.311    mmap_i/graphics/inst/y[0]
    SLICE_X102Y101       LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  mmap_i/graphics/inst/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     5.435    mmap_i/graphics/inst/dq1[0]_i_8_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.687 f  mmap_i/graphics/inst/dq1_reg[0]_i_2/O[0]
                         net (fo=15, routed)          1.435     7.122    mmap_i/graphics/inst/dq1_reg[0]_i_2_n_7
    SLICE_X103Y102       LUT5 (Prop_lut5_I2_O)        0.295     7.417 r  mmap_i/graphics/inst/dq1[5]_i_5/O
                         net (fo=1, routed)           0.665     8.082    mmap_i/graphics/inst/dq1[5]_i_5_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I1_O)        0.152     8.234 r  mmap_i/graphics/inst/dq1[5]_i_2/O
                         net (fo=7, routed)           0.829     9.063    mmap_i/graphics/inst/p_0_in1_in[5]
    SLICE_X103Y104       LUT4 (Prop_lut4_I1_O)        0.326     9.389 r  mmap_i/graphics/inst/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.389    mmap_i/graphics/inst/steep0_carry_i_6_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.787 r  mmap_i/graphics/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.787    mmap_i/graphics/inst/steep0_carry_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.058 r  mmap_i/graphics/inst/steep0_carry__0/CO[0]
                         net (fo=56, routed)          1.338    11.397    mmap_i/graphics/inst/steep0_carry__0_n_3
    SLICE_X94Y105        LUT5 (Prop_lut5_I4_O)        0.397    11.794 r  mmap_i/graphics/inst/dq0[5]_i_5/O
                         net (fo=13, routed)          1.094    12.888    mmap_i/graphics/inst/dq0[5]_i_5_n_0
    SLICE_X91Y101        LUT6 (Prop_lut6_I1_O)        0.328    13.216 r  mmap_i/graphics/inst/q0[4]_i_2/O
                         net (fo=1, routed)           0.433    13.649    mmap_i/graphics/inst/q0[4]_i_2_n_0
    SLICE_X91Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.773 r  mmap_i/graphics/inst/q0[4]_i_1/O
                         net (fo=1, routed)           0.000    13.773    mmap_i/graphics/inst/q0[4]_i_1_n_0
    SLICE_X91Y101        FDRE                                         r  mmap_i/graphics/inst/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.780    22.959    mmap_i/graphics/inst/clk
    SLICE_X91Y101        FDRE                                         r  mmap_i/graphics/inst/q0_reg[4]/C
                         clock pessimism              0.247    23.206    
                         clock uncertainty           -0.302    22.904    
    SLICE_X91Y101        FDRE (Setup_fdre_C_D)        0.029    22.933    mmap_i/graphics/inst/q0_reg[4]
  -------------------------------------------------------------------
                         required time                         22.933    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                  9.160    

Slack (MET) :             9.197ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/graphics/inst/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.468ns  (logic 3.185ns (30.427%)  route 7.283ns (69.573%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.975     3.269    mmap_i/linetest_0/inst/clk
    SLICE_X100Y110       FDRE                                         r  mmap_i/linetest_0/inst/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDRE (Prop_fdre_C_Q)         0.518     3.787 r  mmap_i/linetest_0/inst/y_reg[8]/Q
                         net (fo=83, routed)          1.524     5.311    mmap_i/graphics/inst/y[0]
    SLICE_X102Y101       LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  mmap_i/graphics/inst/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     5.435    mmap_i/graphics/inst/dq1[0]_i_8_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.687 f  mmap_i/graphics/inst/dq1_reg[0]_i_2/O[0]
                         net (fo=15, routed)          1.435     7.122    mmap_i/graphics/inst/dq1_reg[0]_i_2_n_7
    SLICE_X103Y102       LUT5 (Prop_lut5_I2_O)        0.295     7.417 r  mmap_i/graphics/inst/dq1[5]_i_5/O
                         net (fo=1, routed)           0.665     8.082    mmap_i/graphics/inst/dq1[5]_i_5_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I1_O)        0.152     8.234 r  mmap_i/graphics/inst/dq1[5]_i_2/O
                         net (fo=7, routed)           0.829     9.063    mmap_i/graphics/inst/p_0_in1_in[5]
    SLICE_X103Y104       LUT4 (Prop_lut4_I1_O)        0.326     9.389 r  mmap_i/graphics/inst/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.389    mmap_i/graphics/inst/steep0_carry_i_6_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.787 r  mmap_i/graphics/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.787    mmap_i/graphics/inst/steep0_carry_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.058 r  mmap_i/graphics/inst/steep0_carry__0/CO[0]
                         net (fo=56, routed)          1.338    11.397    mmap_i/graphics/inst/steep0_carry__0_n_3
    SLICE_X94Y105        LUT5 (Prop_lut5_I4_O)        0.397    11.794 r  mmap_i/graphics/inst/dq0[5]_i_5/O
                         net (fo=13, routed)          1.088    12.882    mmap_i/graphics/inst/dq0[5]_i_5_n_0
    SLICE_X93Y101        LUT5 (Prop_lut5_I1_O)        0.328    13.210 r  mmap_i/graphics/inst/q0[5]_i_3/O
                         net (fo=1, routed)           0.403    13.613    mmap_i/graphics/inst/q0[5]_i_3_n_0
    SLICE_X93Y101        LUT6 (Prop_lut6_I1_O)        0.124    13.737 r  mmap_i/graphics/inst/q0[5]_i_1/O
                         net (fo=1, routed)           0.000    13.737    mmap_i/graphics/inst/q0[5]_i_1_n_0
    SLICE_X93Y101        FDRE                                         r  mmap_i/graphics/inst/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.781    22.960    mmap_i/graphics/inst/clk
    SLICE_X93Y101        FDRE                                         r  mmap_i/graphics/inst/q0_reg[5]/C
                         clock pessimism              0.247    23.207    
                         clock uncertainty           -0.302    22.905    
    SLICE_X93Y101        FDRE (Setup_fdre_C_D)        0.029    22.934    mmap_i/graphics/inst/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         22.934    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  9.197    

Slack (MET) :             9.229ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/graphics/inst/D_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.522ns  (logic 3.959ns (37.625%)  route 6.563ns (62.375%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 22.960 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.975     3.269    mmap_i/linetest_0/inst/clk
    SLICE_X100Y110       FDRE                                         r  mmap_i/linetest_0/inst/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDRE (Prop_fdre_C_Q)         0.518     3.787 r  mmap_i/linetest_0/inst/y_reg[8]/Q
                         net (fo=83, routed)          1.524     5.311    mmap_i/graphics/inst/y[0]
    SLICE_X102Y101       LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  mmap_i/graphics/inst/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     5.435    mmap_i/graphics/inst/dq1[0]_i_8_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.687 f  mmap_i/graphics/inst/dq1_reg[0]_i_2/O[0]
                         net (fo=15, routed)          1.435     7.122    mmap_i/graphics/inst/dq1_reg[0]_i_2_n_7
    SLICE_X103Y102       LUT5 (Prop_lut5_I2_O)        0.295     7.417 r  mmap_i/graphics/inst/dq1[5]_i_5/O
                         net (fo=1, routed)           0.665     8.082    mmap_i/graphics/inst/dq1[5]_i_5_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I1_O)        0.152     8.234 r  mmap_i/graphics/inst/dq1[5]_i_2/O
                         net (fo=7, routed)           0.829     9.063    mmap_i/graphics/inst/p_0_in1_in[5]
    SLICE_X103Y104       LUT4 (Prop_lut4_I1_O)        0.326     9.389 r  mmap_i/graphics/inst/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.389    mmap_i/graphics/inst/steep0_carry_i_6_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.787 r  mmap_i/graphics/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.787    mmap_i/graphics/inst/steep0_carry_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.058 r  mmap_i/graphics/inst/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.959    11.017    mmap_i/graphics/inst/steep0_carry__0_n_3
    SLICE_X104Y103       LUT5 (Prop_lut5_I3_O)        0.373    11.390 r  mmap_i/graphics/inst/D0_carry_i_5/O
                         net (fo=1, routed)           0.671    12.061    mmap_i/graphics/inst/C[1]
    SLICE_X102Y104       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.619    12.680 r  mmap_i/graphics/inst/D0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.680    mmap_i/graphics/inst/D0_carry_n_0
    SLICE_X102Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.797 r  mmap_i/graphics/inst/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.797    mmap_i/graphics/inst/D0_carry__0_n_0
    SLICE_X102Y106       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.016 r  mmap_i/graphics/inst/D0_carry__1/O[0]
                         net (fo=1, routed)           0.481    13.496    mmap_i/graphics/inst/D[9]
    SLICE_X100Y108       LUT4 (Prop_lut4_I0_O)        0.295    13.791 r  mmap_i/graphics/inst/D[9]_i_1/O
                         net (fo=1, routed)           0.000    13.791    mmap_i/graphics/inst/p_1_in[9]
    SLICE_X100Y108       FDRE                                         r  mmap_i/graphics/inst/D_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.781    22.960    mmap_i/graphics/inst/clk
    SLICE_X100Y108       FDRE                                         r  mmap_i/graphics/inst/D_reg[9]/C
                         clock pessimism              0.285    23.245    
                         clock uncertainty           -0.302    22.943    
    SLICE_X100Y108       FDRE (Setup_fdre_C_D)        0.077    23.020    mmap_i/graphics/inst/D_reg[9]
  -------------------------------------------------------------------
                         required time                         23.020    
                         arrival time                         -13.791    
  -------------------------------------------------------------------
                         slack                                  9.229    

Slack (MET) :             9.240ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/graphics/inst/D_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.464ns  (logic 3.672ns (35.091%)  route 6.792ns (64.909%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 22.961 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.975     3.269    mmap_i/linetest_0/inst/clk
    SLICE_X100Y110       FDRE                                         r  mmap_i/linetest_0/inst/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDRE (Prop_fdre_C_Q)         0.518     3.787 r  mmap_i/linetest_0/inst/y_reg[8]/Q
                         net (fo=83, routed)          1.524     5.311    mmap_i/graphics/inst/y[0]
    SLICE_X102Y101       LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  mmap_i/graphics/inst/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     5.435    mmap_i/graphics/inst/dq1[0]_i_8_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.687 f  mmap_i/graphics/inst/dq1_reg[0]_i_2/O[0]
                         net (fo=15, routed)          1.435     7.122    mmap_i/graphics/inst/dq1_reg[0]_i_2_n_7
    SLICE_X103Y102       LUT5 (Prop_lut5_I2_O)        0.295     7.417 r  mmap_i/graphics/inst/dq1[5]_i_5/O
                         net (fo=1, routed)           0.665     8.082    mmap_i/graphics/inst/dq1[5]_i_5_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I1_O)        0.152     8.234 r  mmap_i/graphics/inst/dq1[5]_i_2/O
                         net (fo=7, routed)           0.829     9.063    mmap_i/graphics/inst/p_0_in1_in[5]
    SLICE_X103Y104       LUT4 (Prop_lut4_I1_O)        0.326     9.389 r  mmap_i/graphics/inst/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.389    mmap_i/graphics/inst/steep0_carry_i_6_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.787 r  mmap_i/graphics/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.787    mmap_i/graphics/inst/steep0_carry_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.058 r  mmap_i/graphics/inst/steep0_carry__0/CO[0]
                         net (fo=56, routed)          0.959    11.017    mmap_i/graphics/inst/steep0_carry__0_n_3
    SLICE_X104Y103       LUT5 (Prop_lut5_I3_O)        0.373    11.390 r  mmap_i/graphics/inst/D0_carry_i_5/O
                         net (fo=1, routed)           0.671    12.061    mmap_i/graphics/inst/C[1]
    SLICE_X102Y104       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.662    12.723 r  mmap_i/graphics/inst/D0_carry/O[2]
                         net (fo=1, routed)           0.710    13.432    mmap_i/graphics/inst/D[3]
    SLICE_X99Y106        LUT4 (Prop_lut4_I0_O)        0.301    13.733 r  mmap_i/graphics/inst/D[3]_i_1/O
                         net (fo=1, routed)           0.000    13.733    mmap_i/graphics/inst/p_1_in[3]
    SLICE_X99Y106        FDRE                                         r  mmap_i/graphics/inst/D_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.782    22.961    mmap_i/graphics/inst/clk
    SLICE_X99Y106        FDRE                                         r  mmap_i/graphics/inst/D_reg[3]/C
                         clock pessimism              0.285    23.246    
                         clock uncertainty           -0.302    22.944    
    SLICE_X99Y106        FDRE (Setup_fdre_C_D)        0.029    22.973    mmap_i/graphics/inst/D_reg[3]
  -------------------------------------------------------------------
                         required time                         22.973    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                  9.240    

Slack (MET) :             9.328ns  (required time - arrival time)
  Source:                 mmap_i/linetest_0/inst/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/graphics/inst/dq0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.429ns  (logic 3.185ns (30.541%)  route 7.244ns (69.459%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 22.962 - 20.000 ) 
    Source Clock Delay      (SCD):    3.269ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.975     3.269    mmap_i/linetest_0/inst/clk
    SLICE_X100Y110       FDRE                                         r  mmap_i/linetest_0/inst/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y110       FDRE (Prop_fdre_C_Q)         0.518     3.787 r  mmap_i/linetest_0/inst/y_reg[8]/Q
                         net (fo=83, routed)          1.524     5.311    mmap_i/graphics/inst/y[0]
    SLICE_X102Y101       LUT2 (Prop_lut2_I1_O)        0.124     5.435 r  mmap_i/graphics/inst/dq1[0]_i_8/O
                         net (fo=1, routed)           0.000     5.435    mmap_i/graphics/inst/dq1[0]_i_8_n_0
    SLICE_X102Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.687 f  mmap_i/graphics/inst/dq1_reg[0]_i_2/O[0]
                         net (fo=15, routed)          1.435     7.122    mmap_i/graphics/inst/dq1_reg[0]_i_2_n_7
    SLICE_X103Y102       LUT5 (Prop_lut5_I2_O)        0.295     7.417 r  mmap_i/graphics/inst/dq1[5]_i_5/O
                         net (fo=1, routed)           0.665     8.082    mmap_i/graphics/inst/dq1[5]_i_5_n_0
    SLICE_X103Y102       LUT3 (Prop_lut3_I1_O)        0.152     8.234 r  mmap_i/graphics/inst/dq1[5]_i_2/O
                         net (fo=7, routed)           0.829     9.063    mmap_i/graphics/inst/p_0_in1_in[5]
    SLICE_X103Y104       LUT4 (Prop_lut4_I1_O)        0.326     9.389 r  mmap_i/graphics/inst/steep0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.389    mmap_i/graphics/inst/steep0_carry_i_6_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.787 r  mmap_i/graphics/inst/steep0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.787    mmap_i/graphics/inst/steep0_carry_n_0
    SLICE_X103Y105       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.058 r  mmap_i/graphics/inst/steep0_carry__0/CO[0]
                         net (fo=56, routed)          1.338    11.397    mmap_i/graphics/inst/steep0_carry__0_n_3
    SLICE_X94Y105        LUT5 (Prop_lut5_I4_O)        0.397    11.794 r  mmap_i/graphics/inst/dq0[5]_i_5/O
                         net (fo=13, routed)          0.782    12.576    mmap_i/graphics/inst/dq0[5]_i_5_n_0
    SLICE_X98Y102        LUT6 (Prop_lut6_I5_O)        0.328    12.904 r  mmap_i/graphics/inst/dq0[0]_i_2/O
                         net (fo=1, routed)           0.670    13.574    mmap_i/graphics/inst/dq0[0]_i_2_n_0
    SLICE_X98Y102        LUT5 (Prop_lut5_I0_O)        0.124    13.698 r  mmap_i/graphics/inst/dq0[0]_i_1/O
                         net (fo=1, routed)           0.000    13.698    mmap_i/graphics/inst/dq0[0]_i_1_n_0
    SLICE_X98Y102        FDRE                                         r  mmap_i/graphics/inst/dq0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.783    22.962    mmap_i/graphics/inst/clk
    SLICE_X98Y102        FDRE                                         r  mmap_i/graphics/inst/dq0_reg[0]/C
                         clock pessimism              0.285    23.247    
                         clock uncertainty           -0.302    22.945    
    SLICE_X98Y102        FDRE (Setup_fdre_C_D)        0.081    23.026    mmap_i/graphics/inst/dq0_reg[0]
  -------------------------------------------------------------------
                         required time                         23.026    
                         arrival time                         -13.698    
  -------------------------------------------------------------------
                         slack                                  9.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.240%)  route 0.301ns (64.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.688     1.024    mmap_i/graphics/inst/clk
    SLICE_X92Y104        FDRE                                         r  mmap_i/graphics/inst/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.164     1.188 r  mmap_i/graphics/inst/address_reg[15]/Q
                         net (fo=32, routed)          0.301     1.489    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.919     1.285    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.035     1.250    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.430    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.433%)  route 0.342ns (67.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.689     1.025    mmap_i/graphics/inst/clk
    SLICE_X90Y102        FDRE                                         r  mmap_i/graphics/inst/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.164     1.189 r  mmap_i/graphics/inst/address_reg[3]/Q
                         net (fo=16, routed)          0.342     1.531    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.919     1.285    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.035     1.250    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.433    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.949%)  route 0.349ns (68.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.689     1.025    mmap_i/graphics/inst/clk
    SLICE_X90Y102        FDRE                                         r  mmap_i/graphics/inst/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.164     1.189 r  mmap_i/graphics/inst/address_reg[4]/Q
                         net (fo=16, routed)          0.349     1.538    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.919     1.285    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.035     1.250    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.433    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.969%)  route 0.349ns (68.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.688     1.024    mmap_i/graphics/inst/clk
    SLICE_X96Y108        FDRE                                         r  mmap_i/graphics/inst/data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y108        FDRE (Prop_fdre_C_Q)         0.164     1.188 r  mmap_i/graphics/inst/data_reg/Q
                         net (fo=17, routed)          0.349     1.537    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.003     1.369    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.268     1.101    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.397    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.095%)  route 0.235ns (58.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.688     1.024    mmap_i/graphics/inst/clk
    SLICE_X92Y104        FDRE                                         r  mmap_i/graphics/inst/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDRE (Prop_fdre_C_Q)         0.164     1.188 r  mmap_i/graphics/inst/address_reg[15]/Q
                         net (fo=32, routed)          0.235     1.423    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.004     1.370    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.268     1.102    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.282    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.468%)  route 0.241ns (59.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.688     1.024    mmap_i/graphics/inst/clk
    SLICE_X92Y105        FDRE                                         r  mmap_i/graphics/inst/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y105        FDRE (Prop_fdre_C_Q)         0.164     1.188 r  mmap_i/graphics/inst/address_reg[8]/Q
                         net (fo=16, routed)          0.241     1.429    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.003     1.369    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.268     1.101    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.284    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.164ns (31.151%)  route 0.362ns (68.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.688     1.024    mmap_i/graphics/inst/clk
    SLICE_X96Y108        FDRE                                         r  mmap_i/graphics/inst/data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y108        FDRE (Prop_fdre_C_Q)         0.164     1.188 r  mmap_i/graphics/inst/data_reg/Q
                         net (fo=17, routed)          0.362     1.550    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X5Y21         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.006     1.372    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.268     1.104    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.400    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.530%)  route 0.251ns (60.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.688     1.024    mmap_i/graphics/inst/clk
    SLICE_X92Y105        FDRE                                         r  mmap_i/graphics/inst/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y105        FDRE (Prop_fdre_C_Q)         0.164     1.188 r  mmap_i/graphics/inst/address_reg[13]/Q
                         net (fo=16, routed)          0.251     1.439    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.003     1.369    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y21         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.268     1.101    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.284    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.036%)  route 0.236ns (58.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.689     1.025    mmap_i/graphics/inst/clk
    SLICE_X90Y102        FDRE                                         r  mmap_i/graphics/inst/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.164     1.189 r  mmap_i/graphics/inst/address_reg[3]/Q
                         net (fo=16, routed)          0.236     1.425    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X4Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.004     1.370    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.288     1.082    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.265    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.965%)  route 0.236ns (59.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.689     1.025    mmap_i/graphics/inst/clk
    SLICE_X90Y101        FDRE                                         r  mmap_i/graphics/inst/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_fdre_C_Q)         0.164     1.189 r  mmap_i/graphics/inst/address_reg[0]/Q
                         net (fo=16, routed)          0.236     1.425    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X4Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.004     1.370    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.288     1.082    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.265    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y18    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y20    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y22    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y22    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y24    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y23    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y21    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y18    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X5Y19    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X4Y21    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y101   mmap_i/graphics/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X92Y103   mmap_i/graphics/inst/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X96Y103   mmap_i/graphics/inst/address_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X92Y105   mmap_i/graphics/inst/address_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X92Y105   mmap_i/graphics/inst/address_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X92Y104   mmap_i/graphics/inst/address_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X93Y104   mmap_i/graphics/inst/address_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X92Y106   mmap_i/graphics/inst/address_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X92Y103   mmap_i/graphics/inst/address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y102   mmap_i/graphics/inst/address_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X92Y113   mmap_i/graphics/inst/buffer_sel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X104Y103  mmap_i/graphics/inst/dq1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X104Y104  mmap_i/graphics/inst/dq1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y101   mmap_i/graphics/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y101   mmap_i/graphics/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y103   mmap_i/graphics/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X90Y103   mmap_i/graphics/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X92Y103   mmap_i/graphics/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X92Y103   mmap_i/graphics/inst/address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X96Y103   mmap_i/graphics/inst/address_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.109     8.343    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.524     7.819    mmap_i/display/videogen/inst/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.109     8.343    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.524     7.819    mmap_i/display/videogen/inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.109     8.343    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.524     7.819    mmap_i/display/videogen/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.109     8.343    
    SLICE_X91Y110        FDRE (Setup_fdre_C_R)       -0.429     7.914    mmap_i/display/videogen/inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          7.914    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[3]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.109     8.343    
    SLICE_X91Y110        FDRE (Setup_fdre_C_R)       -0.429     7.914    mmap_i/display/videogen/inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.914    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.109     8.343    
    SLICE_X91Y110        FDRE (Setup_fdre_C_R)       -0.429     7.914    mmap_i/display/videogen/inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.914    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[6]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.109     8.341    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.817    mmap_i/display/videogen/inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[7]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.109     8.341    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.817    mmap_i/display/videogen/inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.109     8.341    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.817    mmap_i/display/videogen/inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[9]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.109     8.341    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.817    mmap_i/display/videogen/inst/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hcountd2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.684    -0.547    mmap_i/display/vidsel/inst/vclock
    SLICE_X92Y114        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  mmap_i/display/vidsel/inst/hcountd2_reg[10]/Q
                         net (fo=2, routed)           0.061    -0.322    mmap_i/display/vidsel/inst/hcountd2[10]
    SLICE_X93Y114        LUT6 (Prop_lut6_I2_O)        0.045    -0.277 r  mmap_i/display/vidsel/inst/color[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    mmap_i/display/vidsel/inst/color[23]_i_1_n_0
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.957    -0.783    mmap_i/display/vidsel/inst/vclock
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/C
                         clock pessimism              0.249    -0.534    
    SLICE_X93Y114        FDRE (Hold_fdre_C_D)         0.092    -0.442    mmap_i/display/vidsel/inst/color_reg[23]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.686    -0.545    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mmap_i/display/videogen/inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.133    -0.271    mmap_i/display/videogen/inst/vcount[0]
    SLICE_X90Y110        LUT3 (Prop_lut3_I1_O)        0.048    -0.223 r  mmap_i/display/videogen/inst/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    mmap_i/display/videogen/inst/p_0_in[2]
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.960    -0.780    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/C
                         clock pessimism              0.248    -0.532    
    SLICE_X90Y110        FDRE (Hold_fdre_C_D)         0.131    -0.401    mmap_i/display/videogen/inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.686    -0.545    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mmap_i/display/videogen/inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.133    -0.271    mmap_i/display/videogen/inst/vcount[0]
    SLICE_X90Y110        LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  mmap_i/display/videogen/inst/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    mmap_i/display/videogen/inst/p_0_in[1]
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.960    -0.780    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/C
                         clock pessimism              0.248    -0.532    
    SLICE_X90Y110        FDRE (Hold_fdre_C_D)         0.120    -0.412    mmap_i/display/videogen/inst/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.029%)  route 0.129ns (40.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.253    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X110Y129       LUT5 (Prop_lut5_I3_O)        0.045    -0.208 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.208    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X110Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.983    -0.757    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.271    -0.486    
    SLICE_X110Y129       FDRE (Hold_fdre_C_D)         0.092    -0.394    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.685    -0.546    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y112        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y112        FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.365    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X93Y112        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.958    -0.782    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y112        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.546    
    SLICE_X93Y112        FDRE (Hold_fdre_C_D)        -0.007    -0.553    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.686    -0.545    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mmap_i/display/videogen/inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.137    -0.267    mmap_i/display/videogen/inst/vcount[0]
    SLICE_X90Y110        LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  mmap_i/display/videogen/inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    mmap_i/display/videogen/inst/p_0_in[5]
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.960    -0.780    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
                         clock pessimism              0.248    -0.532    
    SLICE_X90Y110        FDRE (Hold_fdre_C_D)         0.121    -0.411    mmap_i/display/videogen/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.152%)  route 0.113ns (37.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.272    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X111Y127       LUT5 (Prop_lut5_I3_O)        0.045    -0.227 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.227    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.092    -0.418    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.343%)  route 0.163ns (46.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          0.163    -0.217    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X108Y130       LUT6 (Prop_lut6_I0_O)        0.045    -0.172 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X108Y130       FDRE (Hold_fdre_C_D)         0.120    -0.368    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.682    -0.549    mmap_i/display/vidsel/inst/vclock
    SLICE_X104Y119       FDRE                                         r  mmap_i/display/vidsel/inst/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  mmap_i/display/vidsel/inst/hsync_out_reg/Q
                         net (fo=1, routed)           0.116    -0.269    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X105Y119       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.955    -0.785    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X105Y119       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.249    -0.536    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.070    -0.466    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.073    -0.373    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X112Y51        LUT3 (Prop_lut3_I1_O)        0.098    -0.275 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.275    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.236    -0.594    
    SLICE_X112Y51        FDPE (Hold_fdpe_C_D)         0.120    -0.474    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmap_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y18     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y20     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X3Y22     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y22     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y24     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y23     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y21     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y18     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y19     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y21     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X93Y97     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_49_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X81Y114    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_58_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X81Y114    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_58_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X93Y113    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_61_cooolDelFlop/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X112Y50    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X112Y50    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X113Y51    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X113Y51    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X97Y109    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X105Y119   mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X105Y119   mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X110Y130   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X111Y131   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X111Y131   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X109Y129   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X109Y129   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y128    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y127    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y126    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y125    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y130    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y129    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y122    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y121    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.303ns,  Total Violation       -0.303ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.926 }
Period(ns):         1.852
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.852       -0.303     BUFGCTRL_X0Y1    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y128    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y127    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y126    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y125    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y130    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y129    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y122    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y121    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         1.852       0.603      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.852       211.508    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmap_clk_wiz_0_1
  To Clock:  clkfbout_mmap_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmap_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   mmap_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.524     7.817    mmap_i/display/videogen/inst/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.524     7.817    mmap_i/display/videogen/inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.524     7.817    mmap_i/display/videogen/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X91Y110        FDRE (Setup_fdre_C_R)       -0.429     7.912    mmap_i/display/videogen/inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[3]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X91Y110        FDRE (Setup_fdre_C_R)       -0.429     7.912    mmap_i/display/videogen/inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X91Y110        FDRE (Setup_fdre_C_R)       -0.429     7.912    mmap_i/display/videogen/inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[6]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.110     8.339    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.815    mmap_i/display/videogen/inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[7]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.110     8.339    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.815    mmap_i/display/videogen/inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.110     8.339    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.815    mmap_i/display/videogen/inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[9]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.110     8.339    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.815    mmap_i/display/videogen/inst/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hcountd2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.684    -0.547    mmap_i/display/vidsel/inst/vclock
    SLICE_X92Y114        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  mmap_i/display/vidsel/inst/hcountd2_reg[10]/Q
                         net (fo=2, routed)           0.061    -0.322    mmap_i/display/vidsel/inst/hcountd2[10]
    SLICE_X93Y114        LUT6 (Prop_lut6_I2_O)        0.045    -0.277 r  mmap_i/display/vidsel/inst/color[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    mmap_i/display/vidsel/inst/color[23]_i_1_n_0
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.957    -0.783    mmap_i/display/vidsel/inst/vclock
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/C
                         clock pessimism              0.249    -0.534    
    SLICE_X93Y114        FDRE (Hold_fdre_C_D)         0.092    -0.442    mmap_i/display/vidsel/inst/color_reg[23]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.686    -0.545    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mmap_i/display/videogen/inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.133    -0.271    mmap_i/display/videogen/inst/vcount[0]
    SLICE_X90Y110        LUT3 (Prop_lut3_I1_O)        0.048    -0.223 r  mmap_i/display/videogen/inst/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    mmap_i/display/videogen/inst/p_0_in[2]
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.960    -0.780    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/C
                         clock pessimism              0.248    -0.532    
    SLICE_X90Y110        FDRE (Hold_fdre_C_D)         0.131    -0.401    mmap_i/display/videogen/inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.686    -0.545    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mmap_i/display/videogen/inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.133    -0.271    mmap_i/display/videogen/inst/vcount[0]
    SLICE_X90Y110        LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  mmap_i/display/videogen/inst/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    mmap_i/display/videogen/inst/p_0_in[1]
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.960    -0.780    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/C
                         clock pessimism              0.248    -0.532    
    SLICE_X90Y110        FDRE (Hold_fdre_C_D)         0.120    -0.412    mmap_i/display/videogen/inst/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.029%)  route 0.129ns (40.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.253    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X110Y129       LUT5 (Prop_lut5_I3_O)        0.045    -0.208 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.208    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X110Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.983    -0.757    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.271    -0.486    
    SLICE_X110Y129       FDRE (Hold_fdre_C_D)         0.092    -0.394    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.685    -0.546    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y112        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y112        FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.365    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X93Y112        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.958    -0.782    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y112        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.546    
    SLICE_X93Y112        FDRE (Hold_fdre_C_D)        -0.007    -0.553    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.686    -0.545    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mmap_i/display/videogen/inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.137    -0.267    mmap_i/display/videogen/inst/vcount[0]
    SLICE_X90Y110        LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  mmap_i/display/videogen/inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    mmap_i/display/videogen/inst/p_0_in[5]
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.960    -0.780    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
                         clock pessimism              0.248    -0.532    
    SLICE_X90Y110        FDRE (Hold_fdre_C_D)         0.121    -0.411    mmap_i/display/videogen/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.152%)  route 0.113ns (37.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.272    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X111Y127       LUT5 (Prop_lut5_I3_O)        0.045    -0.227 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.227    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.092    -0.418    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.343%)  route 0.163ns (46.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          0.163    -0.217    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X108Y130       LUT6 (Prop_lut6_I0_O)        0.045    -0.172 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X108Y130       FDRE (Hold_fdre_C_D)         0.120    -0.368    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.682    -0.549    mmap_i/display/vidsel/inst/vclock
    SLICE_X104Y119       FDRE                                         r  mmap_i/display/vidsel/inst/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  mmap_i/display/vidsel/inst/hsync_out_reg/Q
                         net (fo=1, routed)           0.116    -0.269    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X105Y119       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.955    -0.785    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X105Y119       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.249    -0.536    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.070    -0.466    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.073    -0.373    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X112Y51        LUT3 (Prop_lut3_I1_O)        0.098    -0.275 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.275    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.236    -0.594    
    SLICE_X112Y51        FDPE (Hold_fdpe_C_D)         0.120    -0.474    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmap_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y18     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y20     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X3Y22     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y22     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y24     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y23     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y21     mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y18     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X5Y19     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         9.259       6.367      RAMB36_X4Y21     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X93Y97     mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_49_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X81Y114    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_58_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X81Y114    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_58_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X93Y113    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_61_cooolDelFlop/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X112Y50    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X112Y50    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X113Y51    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X113Y51    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.630       2.630      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X97Y109    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X105Y119   mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X105Y119   mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X110Y130   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X111Y131   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X111Y131   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X109Y129   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X109Y129   mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.259       90.741     MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y128    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y127    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y126    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y125    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y130    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y129    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y122    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         9.259       7.592      OLOGIC_X1Y121    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.303ns,  Total Violation       -0.303ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.926 }
Period(ns):         1.852
Sources:            { mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.852       -0.303     BUFGCTRL_X0Y1    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y128    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y127    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y126    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y125    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y130    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y129    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y122    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.852       0.185      OLOGIC_X1Y121    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         1.852       0.603      MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.852       211.508    MMCME2_ADV_X1Y0  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmap_clk_wiz_0
  To Clock:  clkfbout_mmap_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmap_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   mmap_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_fpga_1

Setup :            2  Failing Endpoints,  Worst Slack       -5.154ns,  Total Violation       -9.609ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.154ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics/inst/iready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_1 rise@380.000ns - clk_out1_mmap_clk_wiz_0_1 rise@379.630ns)
  Data Path Delay:        8.708ns  (logic 1.054ns (12.103%)  route 7.654ns (87.897%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 382.960 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 378.884 - 379.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    379.630   379.630 r  
    H16                                               0.000   379.630 r  sysclk (IN)
                         net (fo=0)                   0.000   379.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   381.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   382.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   374.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   376.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   376.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.971   378.884    mmap_i/display/vidsel/inst/vclock
    SLICE_X95Y114        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y114        FDRE (Prop_fdre_C_Q)         0.456   379.340 f  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=3, routed)           4.938   384.278    mmap_i/graphics/inst/vsync
    SLICE_X94Y107        LUT4 (Prop_lut4_I1_O)        0.146   384.424 r  mmap_i/graphics/inst/iready_i_6/O
                         net (fo=1, routed)           1.590   386.014    mmap_i/graphics/inst/buffer_sel2_out
    SLICE_X94Y107        LUT6 (Prop_lut6_I5_O)        0.328   386.342 r  mmap_i/graphics/inst/iready_i_2/O
                         net (fo=1, routed)           1.127   387.469    mmap_i/graphics/inst/iready_i_2_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I5_O)        0.124   387.593 r  mmap_i/graphics/inst/iready_i_1/O
                         net (fo=1, routed)           0.000   387.593    mmap_i/graphics/inst/iready_i_1_n_0
    SLICE_X95Y107        FDRE                                         r  mmap_i/graphics/inst/iready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   381.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   381.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.781   382.960    mmap_i/graphics/inst/clk
    SLICE_X95Y107        FDRE                                         r  mmap_i/graphics/inst/iready_reg/C
                         clock pessimism              0.000   382.960    
                         clock uncertainty           -0.553   382.407    
    SLICE_X95Y107        FDRE (Setup_fdre_C_D)        0.032   382.439    mmap_i/graphics/inst/iready_reg
  -------------------------------------------------------------------
                         required time                        382.439    
                         arrival time                        -387.593    
  -------------------------------------------------------------------
                         slack                                 -5.154    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics/inst/buffer_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_1 rise@380.000ns - clk_out1_mmap_clk_wiz_0_1 rise@379.630ns)
  Data Path Delay:        7.944ns  (logic 0.580ns (7.301%)  route 7.364ns (92.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 382.954 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 378.884 - 379.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    379.630   379.630 r  
    H16                                               0.000   379.630 r  sysclk (IN)
                         net (fo=0)                   0.000   379.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   381.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   382.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   374.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   376.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   376.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.971   378.884    mmap_i/display/vidsel/inst/vclock
    SLICE_X95Y114        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y114        FDRE (Prop_fdre_C_Q)         0.456   379.340 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=3, routed)           4.938   384.278    mmap_i/graphics/inst/vsync
    SLICE_X94Y107        LUT5 (Prop_lut5_I2_O)        0.124   384.402 r  mmap_i/graphics/inst/buffer_sel_i_1/O
                         net (fo=1, routed)           2.426   386.828    mmap_i/graphics/inst/buffer_sel_i_1_n_0
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   381.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   381.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.775   382.954    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
                         clock pessimism              0.000   382.954    
                         clock uncertainty           -0.553   382.401    
    SLICE_X92Y113        FDRE (Setup_fdre_C_D)       -0.028   382.373    mmap_i/graphics/inst/buffer_sel_reg
  -------------------------------------------------------------------
                         required time                        382.373    
                         arrival time                        -386.828    
  -------------------------------------------------------------------
                         slack                                 -4.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics/inst/buffer_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.186ns (5.121%)  route 3.446ns (94.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.685    -0.546    mmap_i/display/vidsel/inst/vclock
    SLICE_X95Y114        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=3, routed)           2.234     1.829    mmap_i/graphics/inst/vsync
    SLICE_X94Y107        LUT5 (Prop_lut5_I2_O)        0.045     1.874 r  mmap_i/graphics/inst/buffer_sel_i_1/O
                         net (fo=1, routed)           1.212     3.086    mmap_i/graphics/inst/buffer_sel_i_1_n_0
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.957     1.323    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
                         clock pessimism              0.000     1.323    
                         clock uncertainty            0.553     1.876    
    SLICE_X92Y113        FDRE (Hold_fdre_C_D)         0.063     1.939    mmap_i/graphics/inst/buffer_sel_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.248ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics/inst/iready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.341ns (9.051%)  route 3.426ns (90.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.685    -0.546    mmap_i/display/vidsel/inst/vclock
    SLICE_X95Y114        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.405 f  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=3, routed)           2.234     1.829    mmap_i/graphics/inst/vsync
    SLICE_X94Y107        LUT4 (Prop_lut4_I1_O)        0.044     1.873 r  mmap_i/graphics/inst/iready_i_6/O
                         net (fo=1, routed)           0.739     2.612    mmap_i/graphics/inst/buffer_sel2_out
    SLICE_X94Y107        LUT6 (Prop_lut6_I5_O)        0.111     2.723 r  mmap_i/graphics/inst/iready_i_2/O
                         net (fo=1, routed)           0.454     3.176    mmap_i/graphics/inst/iready_i_2_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I5_O)        0.045     3.221 r  mmap_i/graphics/inst/iready_i_1/O
                         net (fo=1, routed)           0.000     3.221    mmap_i/graphics/inst/iready_i_1_n_0
    SLICE_X95Y107        FDRE                                         r  mmap_i/graphics/inst/iready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.962     1.328    mmap_i/graphics/inst/clk
    SLICE_X95Y107        FDRE                                         r  mmap_i/graphics/inst/iready_reg/C
                         clock pessimism              0.000     1.328    
                         clock uncertainty            0.553     1.881    
    SLICE_X95Y107        FDRE (Hold_fdre_C_D)         0.092     1.973    mmap_i/graphics/inst/iready_reg
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  1.248    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_fpga_1

Setup :            2  Failing Endpoints,  Worst Slack       -5.154ns,  Total Violation       -9.610ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.154ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics/inst/iready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_1 rise@380.000ns - clk_out1_mmap_clk_wiz_0 rise@379.630ns)
  Data Path Delay:        8.708ns  (logic 1.054ns (12.103%)  route 7.654ns (87.897%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 382.960 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 378.884 - 379.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    379.630   379.630 r  
    H16                                               0.000   379.630 r  sysclk (IN)
                         net (fo=0)                   0.000   379.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   381.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   382.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   374.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   376.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   376.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.971   378.884    mmap_i/display/vidsel/inst/vclock
    SLICE_X95Y114        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y114        FDRE (Prop_fdre_C_Q)         0.456   379.340 f  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=3, routed)           4.938   384.278    mmap_i/graphics/inst/vsync
    SLICE_X94Y107        LUT4 (Prop_lut4_I1_O)        0.146   384.424 r  mmap_i/graphics/inst/iready_i_6/O
                         net (fo=1, routed)           1.590   386.014    mmap_i/graphics/inst/buffer_sel2_out
    SLICE_X94Y107        LUT6 (Prop_lut6_I5_O)        0.328   386.342 r  mmap_i/graphics/inst/iready_i_2/O
                         net (fo=1, routed)           1.127   387.469    mmap_i/graphics/inst/iready_i_2_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I5_O)        0.124   387.593 r  mmap_i/graphics/inst/iready_i_1/O
                         net (fo=1, routed)           0.000   387.593    mmap_i/graphics/inst/iready_i_1_n_0
    SLICE_X95Y107        FDRE                                         r  mmap_i/graphics/inst/iready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   381.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   381.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.781   382.960    mmap_i/graphics/inst/clk
    SLICE_X95Y107        FDRE                                         r  mmap_i/graphics/inst/iready_reg/C
                         clock pessimism              0.000   382.960    
                         clock uncertainty           -0.554   382.406    
    SLICE_X95Y107        FDRE (Setup_fdre_C_D)        0.032   382.439    mmap_i/graphics/inst/iready_reg
  -------------------------------------------------------------------
                         required time                        382.438    
                         arrival time                        -387.593    
  -------------------------------------------------------------------
                         slack                                 -5.154    

Slack (VIOLATED) :        -4.456ns  (required time - arrival time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics/inst/buffer_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_fpga_1 rise@380.000ns - clk_out1_mmap_clk_wiz_0 rise@379.630ns)
  Data Path Delay:        7.944ns  (logic 0.580ns (7.301%)  route 7.364ns (92.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 382.954 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.745ns = ( 378.884 - 379.630 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    379.630   379.630 r  
    H16                                               0.000   379.630 r  sysclk (IN)
                         net (fo=0)                   0.000   379.630    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   381.080 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   382.365    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   374.606 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   376.812    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   376.913 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.971   378.884    mmap_i/display/vidsel/inst/vclock
    SLICE_X95Y114        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y114        FDRE (Prop_fdre_C_Q)         0.456   379.340 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=3, routed)           4.938   384.278    mmap_i/graphics/inst/vsync
    SLICE_X94Y107        LUT5 (Prop_lut5_I2_O)        0.124   384.402 r  mmap_i/graphics/inst/buffer_sel_i_1/O
                         net (fo=1, routed)           2.426   386.828    mmap_i/graphics/inst/buffer_sel_i_1_n_0
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    380.000   380.000 r  
    PS7_X0Y0             PS7                          0.000   380.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   381.088    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   381.179 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.775   382.954    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
                         clock pessimism              0.000   382.954    
                         clock uncertainty           -0.554   382.400    
    SLICE_X92Y113        FDRE (Setup_fdre_C_D)       -0.028   382.372    mmap_i/graphics/inst/buffer_sel_reg
  -------------------------------------------------------------------
                         required time                        382.372    
                         arrival time                        -386.828    
  -------------------------------------------------------------------
                         slack                                 -4.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics/inst/buffer_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.186ns (5.121%)  route 3.446ns (94.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.685    -0.546    mmap_i/display/vidsel/inst/vclock
    SLICE_X95Y114        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=3, routed)           2.234     1.829    mmap_i/graphics/inst/vsync
    SLICE_X94Y107        LUT5 (Prop_lut5_I2_O)        0.045     1.874 r  mmap_i/graphics/inst/buffer_sel_i_1/O
                         net (fo=1, routed)           1.212     3.086    mmap_i/graphics/inst/buffer_sel_i_1_n_0
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.957     1.323    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
                         clock pessimism              0.000     1.323    
                         clock uncertainty            0.554     1.877    
    SLICE_X92Y113        FDRE (Hold_fdre_C_D)         0.063     1.940    mmap_i/graphics/inst/buffer_sel_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.248ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/graphics/inst/iready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.341ns (9.051%)  route 3.426ns (90.949%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.685    -0.546    mmap_i/display/vidsel/inst/vclock
    SLICE_X95Y114        FDRE                                         r  mmap_i/display/vidsel/inst/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.405 f  mmap_i/display/vidsel/inst/vsync_out_reg/Q
                         net (fo=3, routed)           2.234     1.829    mmap_i/graphics/inst/vsync
    SLICE_X94Y107        LUT4 (Prop_lut4_I1_O)        0.044     1.873 r  mmap_i/graphics/inst/iready_i_6/O
                         net (fo=1, routed)           0.739     2.612    mmap_i/graphics/inst/buffer_sel2_out
    SLICE_X94Y107        LUT6 (Prop_lut6_I5_O)        0.111     2.723 r  mmap_i/graphics/inst/iready_i_2/O
                         net (fo=1, routed)           0.454     3.176    mmap_i/graphics/inst/iready_i_2_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I5_O)        0.045     3.221 r  mmap_i/graphics/inst/iready_i_1/O
                         net (fo=1, routed)           0.000     3.221    mmap_i/graphics/inst/iready_i_1_n_0
    SLICE_X95Y107        FDRE                                         r  mmap_i/graphics/inst/iready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.962     1.328    mmap_i/graphics/inst/clk
    SLICE_X95Y107        FDRE                                         r  mmap_i/graphics/inst/iready_reg/C
                         clock pessimism              0.000     1.328    
                         clock uncertainty            0.554     1.882    
    SLICE_X95Y107        FDRE (Hold_fdre_C_D)         0.092     1.974    mmap_i/graphics/inst/iready_reg
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  1.248    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :          173  Failing Endpoints,  Worst Slack       -8.328ns,  Total Violation    -1280.227ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.545ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.328ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.908ns  (logic 0.766ns (26.338%)  route 2.142ns (73.662%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 118.841 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.627   125.707    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X91Y92         LUT5 (Prop_lut5_I2_O)        0.124   125.831 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_50_LOPT_REMAP/O
                         net (fo=1, routed)           0.341   126.172    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_34
    RAMB36_X4Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.639   118.841    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.841    
                         clock uncertainty           -0.553   118.287    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.844    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.844    
                         arrival time                        -126.172    
  -------------------------------------------------------------------
                         slack                                 -8.328    

Slack (VIOLATED) :        -8.284ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.868ns  (logic 0.766ns (26.708%)  route 2.102ns (73.292%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 118.845 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.585   125.666    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb
    SLICE_X105Y92        LUT5 (Prop_lut5_I1_O)        0.124   125.790 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_53_LOPT_REMAP/O
                         net (fo=1, routed)           0.342   126.132    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_36
    RAMB36_X5Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.643   118.845    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.845    
                         clock uncertainty           -0.553   118.291    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.848    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.848    
                         arrival time                        -126.132    
  -------------------------------------------------------------------
                         slack                                 -8.284    

Slack (VIOLATED) :        -8.269ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.851ns  (logic 0.766ns (26.864%)  route 2.085ns (73.136%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 118.843 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.410   125.490    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb
    SLICE_X93Y97         LUT3 (Prop_lut3_I2_O)        0.124   125.614 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=2, routed)           0.501   126.115    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.641   118.843    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.843    
                         clock uncertainty           -0.553   118.289    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.846    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.846    
                         arrival time                        -126.115    
  -------------------------------------------------------------------
                         slack                                 -8.269    

Slack (VIOLATED) :        -8.214ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.801ns  (logic 0.766ns (27.350%)  route 2.035ns (72.650%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 118.847 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.916   124.996    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb
    SLICE_X97Y109        LUT3 (Prop_lut3_I1_O)        0.124   125.120 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__0/i_/O
                         net (fo=2, routed)           0.945   126.065    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X5Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.645   118.847    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.847    
                         clock uncertainty           -0.553   118.293    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.850    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.850    
                         arrival time                        -126.065    
  -------------------------------------------------------------------
                         slack                                 -8.214    

Slack (VIOLATED) :        -8.027ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.709ns  (logic 0.766ns (28.275%)  route 1.943ns (71.725%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -4.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 118.942 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.881   124.961    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb
    SLICE_X81Y114        LUT3 (Prop_lut3_I2_O)        0.124   125.085 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__2/i_/O
                         net (fo=2, routed)           0.888   125.973    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y23         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.740   118.942    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.942    
                         clock uncertainty           -0.553   118.389    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.946    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.946    
                         arrival time                        -125.973    
  -------------------------------------------------------------------
                         slack                                 -8.027    

Slack (VIOLATED) :        -8.003ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.670ns  (logic 0.642ns (24.042%)  route 2.028ns (75.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 119.000 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.854   125.934    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X4Y25         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.798   119.000    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   119.000    
                         clock uncertainty           -0.553   118.447    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515   117.932    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.932    
                         arrival time                        -125.934    
  -------------------------------------------------------------------
                         slack                                 -8.003    

Slack (VIOLATED) :        -7.983ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_49_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.931ns  (logic 0.766ns (26.131%)  route 2.165ns (73.869%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 118.808 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.410   125.490    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb
    SLICE_X93Y97         LUT3 (Prop_lut3_I2_O)        0.124   125.614 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=2, routed)           0.581   126.195    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    SLICE_X93Y97         FDCE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_49_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.607   118.808    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLICE_X93Y97         FDCE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_49_cooolDelFlop/C
                         clock pessimism              0.000   118.808    
                         clock uncertainty           -0.553   118.255    
    SLICE_X93Y97         FDCE (Setup_fdce_C_D)       -0.043   118.212    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_49_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        118.212    
                         arrival time                        -126.195    
  -------------------------------------------------------------------
                         slack                                 -7.983    

Slack (VIOLATED) :        -7.978ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.641ns  (logic 0.642ns (24.308%)  route 1.999ns (75.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 118.841 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.825   125.905    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB36_X4Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.639   118.841    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.841    
                         clock uncertainty           -0.553   118.287    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   117.927    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.927    
                         arrival time                        -125.905    
  -------------------------------------------------------------------
                         slack                                 -7.978    

Slack (VIOLATED) :        -7.976ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.662ns  (logic 0.766ns (28.780%)  route 1.896ns (71.220%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -4.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 118.946 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.427   124.508    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb
    SLICE_X91Y112        LUT5 (Prop_lut5_I2_O)        0.124   124.632 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_59_LOPT_REMAP/O
                         net (fo=1, routed)           1.294   125.926    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_40
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.744   118.946    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.946    
                         clock uncertainty           -0.553   118.393    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.950    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.950    
                         arrival time                        -125.926    
  -------------------------------------------------------------------
                         slack                                 -7.976    

Slack (VIOLATED) :        -7.885ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0_1 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.501ns  (logic 0.642ns (25.667%)  route 1.859ns (74.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 119.000 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.685   125.765    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X4Y25         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.798   119.000    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   119.000    
                         clock uncertainty           -0.553   118.447    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566   117.881    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.881    
                         arrival time                        -125.765    
  -------------------------------------------------------------------
                         slack                                 -7.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.545ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/vidsel/inst/color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.964%)  route 0.178ns (46.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 r  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.178     1.362    mmap_i/display/vidsel/inst/buffer_sel
    SLICE_X93Y114        LUT6 (Prop_lut6_I4_O)        0.045     1.407 r  mmap_i/display/vidsel/inst/color[23]_i_1/O
                         net (fo=1, routed)           0.000     1.407    mmap_i/display/vidsel/inst/color[23]_i_1_n_0
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.957    -0.783    mmap_i/display/vidsel/inst/vclock
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/C
                         clock pessimism              0.000    -0.783    
                         clock uncertainty            0.553    -0.229    
    SLICE_X93Y114        FDRE (Hold_fdre_C_D)         0.092    -0.137    mmap_i/display/vidsel/inst/color_reg[23]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.209ns (33.693%)  route 0.411ns (66.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.338     1.640    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.553    -0.184    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.001    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.647ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.401%)  route 0.417ns (66.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.343     1.646    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.553    -0.184    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.001    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.647ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.401%)  route 0.417ns (66.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.343     1.646    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.553    -0.184    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.001    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.402%)  route 0.436ns (67.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.363     1.665    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.553    -0.184    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183    -0.001    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.402%)  route 0.436ns (67.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.363     1.665    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.553    -0.184    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.001    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.682ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.209ns (31.596%)  route 0.452ns (68.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.379     1.681    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.553    -0.184    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.001    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.682ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.209ns (31.596%)  route 0.452ns (68.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.379     1.681    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.553    -0.184    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.001    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.540%)  route 0.454ns (68.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.380     1.683    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.553    -0.184    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.001    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/vidsel/inst/color_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.712%)  route 0.317ns (60.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.553ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 r  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.317     1.501    mmap_i/display/vidsel/inst/buffer_sel
    SLICE_X93Y114        LUT6 (Prop_lut6_I1_O)        0.045     1.546 r  mmap_i/display/vidsel/inst/color[19]_i_1/O
                         net (fo=1, routed)           0.000     1.546    mmap_i/display/vidsel/inst/color[19]_i_1_n_0
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.957    -0.783    mmap_i/display/vidsel/inst/vclock
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[19]/C
                         clock pessimism              0.000    -0.783    
                         clock uncertainty            0.553    -0.229    
    SLICE_X93Y114        FDRE (Hold_fdre_C_D)         0.092    -0.137    mmap_i/display/vidsel/inst/color_reg[19]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  1.684    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.524     7.817    mmap_i/display/videogen/inst/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.524     7.817    mmap_i/display/videogen/inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.524     7.817    mmap_i/display/videogen/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X91Y110        FDRE (Setup_fdre_C_R)       -0.429     7.912    mmap_i/display/videogen/inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[3]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X91Y110        FDRE (Setup_fdre_C_R)       -0.429     7.912    mmap_i/display/videogen/inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X91Y110        FDRE (Setup_fdre_C_R)       -0.429     7.912    mmap_i/display/videogen/inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[6]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.110     8.339    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.815    mmap_i/display/videogen/inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[7]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.110     8.339    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.815    mmap_i/display/videogen/inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.110     8.339    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.815    mmap_i/display/videogen/inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[9]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.110     8.339    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.815    mmap_i/display/videogen/inst/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hcountd2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.684    -0.547    mmap_i/display/vidsel/inst/vclock
    SLICE_X92Y114        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  mmap_i/display/vidsel/inst/hcountd2_reg[10]/Q
                         net (fo=2, routed)           0.061    -0.322    mmap_i/display/vidsel/inst/hcountd2[10]
    SLICE_X93Y114        LUT6 (Prop_lut6_I2_O)        0.045    -0.277 r  mmap_i/display/vidsel/inst/color[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    mmap_i/display/vidsel/inst/color[23]_i_1_n_0
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.957    -0.783    mmap_i/display/vidsel/inst/vclock
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/C
                         clock pessimism              0.249    -0.534    
                         clock uncertainty            0.110    -0.424    
    SLICE_X93Y114        FDRE (Hold_fdre_C_D)         0.092    -0.332    mmap_i/display/vidsel/inst/color_reg[23]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.686    -0.545    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mmap_i/display/videogen/inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.133    -0.271    mmap_i/display/videogen/inst/vcount[0]
    SLICE_X90Y110        LUT3 (Prop_lut3_I1_O)        0.048    -0.223 r  mmap_i/display/videogen/inst/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    mmap_i/display/videogen/inst/p_0_in[2]
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.960    -0.780    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/C
                         clock pessimism              0.248    -0.532    
                         clock uncertainty            0.110    -0.422    
    SLICE_X90Y110        FDRE (Hold_fdre_C_D)         0.131    -0.291    mmap_i/display/videogen/inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.686    -0.545    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mmap_i/display/videogen/inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.133    -0.271    mmap_i/display/videogen/inst/vcount[0]
    SLICE_X90Y110        LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  mmap_i/display/videogen/inst/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    mmap_i/display/videogen/inst/p_0_in[1]
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.960    -0.780    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/C
                         clock pessimism              0.248    -0.532    
                         clock uncertainty            0.110    -0.422    
    SLICE_X90Y110        FDRE (Hold_fdre_C_D)         0.120    -0.302    mmap_i/display/videogen/inst/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.029%)  route 0.129ns (40.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.253    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X110Y129       LUT5 (Prop_lut5_I3_O)        0.045    -0.208 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.208    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X110Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.983    -0.757    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.110    -0.376    
    SLICE_X110Y129       FDRE (Hold_fdre_C_D)         0.092    -0.284    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.685    -0.546    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y112        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y112        FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.365    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X93Y112        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.958    -0.782    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y112        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.546    
                         clock uncertainty            0.110    -0.436    
    SLICE_X93Y112        FDRE (Hold_fdre_C_D)        -0.007    -0.443    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.686    -0.545    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mmap_i/display/videogen/inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.137    -0.267    mmap_i/display/videogen/inst/vcount[0]
    SLICE_X90Y110        LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  mmap_i/display/videogen/inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    mmap_i/display/videogen/inst/p_0_in[5]
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.960    -0.780    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
                         clock pessimism              0.248    -0.532    
                         clock uncertainty            0.110    -0.422    
    SLICE_X90Y110        FDRE (Hold_fdre_C_D)         0.121    -0.301    mmap_i/display/videogen/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.152%)  route 0.113ns (37.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.272    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X111Y127       LUT5 (Prop_lut5_I3_O)        0.045    -0.227 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.227    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.110    -0.400    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.092    -0.308    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.343%)  route 0.163ns (46.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          0.163    -0.217    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X108Y130       LUT6 (Prop_lut6_I0_O)        0.045    -0.172 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.110    -0.378    
    SLICE_X108Y130       FDRE (Hold_fdre_C_D)         0.120    -0.258    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.682    -0.549    mmap_i/display/vidsel/inst/vclock
    SLICE_X104Y119       FDRE                                         r  mmap_i/display/vidsel/inst/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  mmap_i/display/vidsel/inst/hsync_out_reg/Q
                         net (fo=1, routed)           0.116    -0.269    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X105Y119       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.955    -0.785    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X105Y119       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.249    -0.536    
                         clock uncertainty            0.110    -0.426    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.070    -0.356    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.073    -0.373    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X112Y51        LUT3 (Prop_lut3_I1_O)        0.098    -0.275 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.275    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.236    -0.594    
                         clock uncertainty            0.110    -0.484    
    SLICE_X112Y51        FDPE (Hold_fdpe_C_D)         0.120    -0.364    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        3.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.997ns  (logic 0.518ns (6.477%)  route 7.479ns (93.523%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.039    -0.677    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518    -0.159 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           7.479     7.320    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    10.933    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 0.419ns (6.005%)  route 6.559ns (93.995%))
  Logic Levels:           0  
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.559     6.298    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 0.419ns (6.126%)  route 6.420ns (93.874%))
  Logic Levels:           0  
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.420     6.160    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 0.419ns (6.262%)  route 6.272ns (93.738%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.272     6.012    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 0.419ns (6.280%)  route 6.252ns (93.720%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.252     5.992    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 0.518ns (7.439%)  route 6.445ns (92.561%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.044    -0.672    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518    -0.154 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.445     6.291    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.936    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 0.419ns (6.404%)  route 6.124ns (93.596%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.124     5.863    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 0.518ns (7.534%)  route 6.358ns (92.466%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.040    -0.676    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.358     6.200    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 0.419ns (6.552%)  route 5.976ns (93.448%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.976     5.715    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.419ns (6.603%)  route 5.926ns (93.397%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.926     5.666    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  4.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.418ns (9.427%)  route 4.016ns (90.573%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.016     3.108    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.418ns (9.417%)  route 4.021ns (90.583%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.845    -1.324    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.418    -0.906 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.021     3.115    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.385ns (8.737%)  route 4.022ns (91.263%))
  Logic Levels:           0  
  Clock Path Skew:        4.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.321ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.848    -1.321    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.385    -0.936 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.022     3.086    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.201     2.905    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.164ns (7.012%)  route 2.175ns (92.988%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.175     1.813    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.148ns (6.457%)  route 2.144ns (93.543%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.144     1.769    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.562    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.148ns (6.441%)  route 2.150ns (93.559%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.148    -0.373 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.150     1.777    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.563    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.141ns (5.996%)  route 2.211ns (94.004%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.211     1.829    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.164ns (6.964%)  route 2.191ns (93.036%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.191     1.834    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.164ns (6.961%)  route 2.192ns (93.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.192     1.835    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.164ns (6.936%)  route 2.200ns (93.064%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.164    -0.359 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.200     1.841    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.615    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        3.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.997ns  (logic 0.518ns (6.477%)  route 7.479ns (93.523%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.039    -0.677    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518    -0.159 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           7.479     7.320    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    10.933    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 0.419ns (6.005%)  route 6.559ns (93.995%))
  Logic Levels:           0  
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.559     6.298    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 0.419ns (6.126%)  route 6.420ns (93.874%))
  Logic Levels:           0  
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.420     6.160    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 0.419ns (6.262%)  route 6.272ns (93.738%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.272     6.012    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 0.419ns (6.280%)  route 6.252ns (93.720%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.252     5.992    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 0.518ns (7.439%)  route 6.445ns (92.561%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.044    -0.672    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518    -0.154 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.445     6.291    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.936    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 0.419ns (6.404%)  route 6.124ns (93.596%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.124     5.863    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 0.518ns (7.534%)  route 6.358ns (92.466%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.040    -0.676    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.358     6.200    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 0.419ns (6.552%)  route 5.976ns (93.448%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.976     5.715    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.419ns (6.603%)  route 5.926ns (93.397%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.926     5.666    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  4.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.418ns (9.427%)  route 4.016ns (90.573%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.016     3.108    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.418ns (9.417%)  route 4.021ns (90.583%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.845    -1.324    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.418    -0.906 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.021     3.115    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.385ns (8.737%)  route 4.022ns (91.263%))
  Logic Levels:           0  
  Clock Path Skew:        4.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.321ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.848    -1.321    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.385    -0.936 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.022     3.086    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.201     2.905    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.164ns (7.012%)  route 2.175ns (92.988%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.175     1.813    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.148ns (6.457%)  route 2.144ns (93.543%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.144     1.769    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.562    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.148ns (6.441%)  route 2.150ns (93.559%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.148    -0.373 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.150     1.777    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.563    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.141ns (5.996%)  route 2.211ns (94.004%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.211     1.829    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.164ns (6.964%)  route 2.191ns (93.036%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.191     1.834    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.164ns (6.961%)  route 2.192ns (93.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.192     1.835    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.164ns (6.936%)  route 2.200ns (93.064%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.164    -0.359 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.200     1.841    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.615    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :          173  Failing Endpoints,  Worst Slack       -8.329ns,  Total Violation    -1280.312ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.329ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.908ns  (logic 0.766ns (26.338%)  route 2.142ns (73.662%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 118.841 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.627   125.707    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    SLICE_X91Y92         LUT5 (Prop_lut5_I2_O)        0.124   125.831 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_50_LOPT_REMAP/O
                         net (fo=1, routed)           0.341   126.172    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_34
    RAMB36_X4Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.639   118.841    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.841    
                         clock uncertainty           -0.554   118.287    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.844    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.844    
                         arrival time                        -126.172    
  -------------------------------------------------------------------
                         slack                                 -8.329    

Slack (VIOLATED) :        -8.284ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.868ns  (logic 0.766ns (26.708%)  route 2.102ns (73.292%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 118.845 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.585   125.666    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb
    SLICE_X105Y92        LUT5 (Prop_lut5_I1_O)        0.124   125.790 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_53_LOPT_REMAP/O
                         net (fo=1, routed)           0.342   126.132    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_36
    RAMB36_X5Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.643   118.845    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.845    
                         clock uncertainty           -0.554   118.291    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.848    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.848    
                         arrival time                        -126.132    
  -------------------------------------------------------------------
                         slack                                 -8.284    

Slack (VIOLATED) :        -8.270ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.851ns  (logic 0.766ns (26.864%)  route 2.085ns (73.136%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 118.843 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.410   125.490    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb
    SLICE_X93Y97         LUT3 (Prop_lut3_I2_O)        0.124   125.614 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=2, routed)           0.501   126.115    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.641   118.843    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.843    
                         clock uncertainty           -0.554   118.289    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.846    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.846    
                         arrival time                        -126.115    
  -------------------------------------------------------------------
                         slack                                 -8.270    

Slack (VIOLATED) :        -8.215ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.801ns  (logic 0.766ns (27.350%)  route 2.035ns (72.650%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 118.847 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.916   124.996    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb
    SLICE_X97Y109        LUT3 (Prop_lut3_I1_O)        0.124   125.120 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__0/i_/O
                         net (fo=2, routed)           0.945   126.065    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X5Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.645   118.847    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y19         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.847    
                         clock uncertainty           -0.554   118.293    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.850    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.850    
                         arrival time                        -126.065    
  -------------------------------------------------------------------
                         slack                                 -8.215    

Slack (VIOLATED) :        -8.028ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.709ns  (logic 0.766ns (28.275%)  route 1.943ns (71.725%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -4.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 118.942 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.881   124.961    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb
    SLICE_X81Y114        LUT3 (Prop_lut3_I2_O)        0.124   125.085 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb_inferred__2/i_/O
                         net (fo=2, routed)           0.888   125.973    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y23         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.740   118.942    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   118.942    
                         clock uncertainty           -0.554   118.388    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.945    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.945    
                         arrival time                        -125.973    
  -------------------------------------------------------------------
                         slack                                 -8.028    

Slack (VIOLATED) :        -8.003ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.670ns  (logic 0.642ns (24.042%)  route 2.028ns (75.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 119.000 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.854   125.934    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X4Y25         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.798   119.000    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   119.000    
                         clock uncertainty           -0.554   118.446    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515   117.931    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.931    
                         arrival time                        -125.934    
  -------------------------------------------------------------------
                         slack                                 -8.003    

Slack (VIOLATED) :        -7.984ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_49_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.931ns  (logic 0.766ns (26.131%)  route 2.165ns (73.869%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 118.808 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.410   125.490    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb
    SLICE_X93Y97         LUT3 (Prop_lut3_I2_O)        0.124   125.614 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=2, routed)           0.581   126.195    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    SLICE_X93Y97         FDCE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_49_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.607   118.808    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    SLICE_X93Y97         FDCE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_49_cooolDelFlop/C
                         clock pessimism              0.000   118.808    
                         clock uncertainty           -0.554   118.255    
    SLICE_X93Y97         FDCE (Setup_fdce_C_D)       -0.043   118.212    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_49_cooolDelFlop
  -------------------------------------------------------------------
                         required time                        118.212    
                         arrival time                        -126.195    
  -------------------------------------------------------------------
                         slack                                 -7.984    

Slack (VIOLATED) :        -7.978ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.641ns  (logic 0.642ns (24.308%)  route 1.999ns (75.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 118.841 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.825   125.905    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB36_X4Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.639   118.841    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y18         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.841    
                         clock uncertainty           -0.554   118.287    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360   117.927    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.927    
                         arrival time                        -125.905    
  -------------------------------------------------------------------
                         slack                                 -7.978    

Slack (VIOLATED) :        -7.976ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.662ns  (logic 0.766ns (28.780%)  route 1.896ns (71.220%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -4.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 118.946 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.427   124.508    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb
    SLICE_X91Y112        LUT5 (Prop_lut5_I2_O)        0.124   124.632 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_59_LOPT_REMAP/O
                         net (fo=1, routed)           1.294   125.926    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_40
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.744   118.946    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000   118.946    
                         clock uncertainty           -0.554   118.392    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   117.949    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        117.949    
                         arrival time                        -125.926    
  -------------------------------------------------------------------
                         slack                                 -7.976    

Slack (VIOLATED) :        -7.885ns  (required time - arrival time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_mmap_clk_wiz_0 rise@120.370ns - clk_fpga_1 rise@120.000ns)
  Data Path Delay:        2.501ns  (logic 0.642ns (25.667%)  route 1.859ns (74.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 119.000 - 120.370 ) 
    Source Clock Delay      (SCD):    3.264ns = ( 123.264 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193   121.193    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   121.294 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         1.970   123.264    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.518   123.782 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.174   123.956    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.124   124.080 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         1.685   125.765    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X4Y25         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    H16                                               0.000   120.370 r  sysclk (IN)
                         net (fo=0)                   0.000   120.370    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   121.751 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.913    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   115.098 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   117.111    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   117.202 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.798   119.000    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000   119.000    
                         clock uncertainty           -0.554   118.446    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566   117.880    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        117.880    
                         arrival time                        -125.765    
  -------------------------------------------------------------------
                         slack                                 -7.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.544ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/vidsel/inst/color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.964%)  route 0.178ns (46.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 r  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.178     1.362    mmap_i/display/vidsel/inst/buffer_sel
    SLICE_X93Y114        LUT6 (Prop_lut6_I4_O)        0.045     1.407 r  mmap_i/display/vidsel/inst/color[23]_i_1/O
                         net (fo=1, routed)           0.000     1.407    mmap_i/display/vidsel/inst/color[23]_i_1_n_0
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.957    -0.783    mmap_i/display/vidsel/inst/vclock
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/C
                         clock pessimism              0.000    -0.783    
                         clock uncertainty            0.554    -0.229    
    SLICE_X93Y114        FDRE (Hold_fdre_C_D)         0.092    -0.137    mmap_i/display/vidsel/inst/color_reg[23]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.641ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.209ns (33.693%)  route 0.411ns (66.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.338     1.640    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.554    -0.183    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.000    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.646ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.401%)  route 0.417ns (66.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.343     1.646    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.554    -0.183    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.000    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.646ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.209ns (33.401%)  route 0.417ns (66.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.343     1.646    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.554    -0.183    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.000    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.402%)  route 0.436ns (67.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.363     1.665    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.554    -0.183    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183    -0.000    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.402%)  route 0.436ns (67.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.363     1.665    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.554    -0.183    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.000    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.682ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.209ns (31.596%)  route 0.452ns (68.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.379     1.681    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.554    -0.183    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.000    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.682ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.209ns (31.596%)  route 0.452ns (68.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.379     1.681    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.554    -0.183    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.000    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.540%)  route 0.454ns (68.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 f  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.073     1.257    mmap_i/display/vidsel/buffer_sel
    SLICE_X93Y113        LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  mmap_i/display/vidsel/enable0_INST_0/O
                         net (fo=153, routed)         0.380     1.683    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.002    -0.737    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y22         RAMB36E1                                     r  mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    -0.737    
                         clock uncertainty            0.554    -0.183    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.000    mmap_i/display/buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 mmap_i/graphics/inst/buffer_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmap_i/display/vidsel/inst/color_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.712%)  route 0.317ns (60.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.554ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mmap_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    mmap_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mmap_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=127, routed)         0.684     1.020    mmap_i/graphics/inst/clk
    SLICE_X92Y113        FDRE                                         r  mmap_i/graphics/inst/buffer_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y113        FDRE (Prop_fdre_C_Q)         0.164     1.184 r  mmap_i/graphics/inst/buffer_sel_reg/Q
                         net (fo=21, routed)          0.317     1.501    mmap_i/display/vidsel/inst/buffer_sel
    SLICE_X93Y114        LUT6 (Prop_lut6_I1_O)        0.045     1.546 r  mmap_i/display/vidsel/inst/color[19]_i_1/O
                         net (fo=1, routed)           0.000     1.546    mmap_i/display/vidsel/inst/color[19]_i_1_n_0
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.957    -0.783    mmap_i/display/vidsel/inst/vclock
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[19]/C
                         clock pessimism              0.000    -0.783    
                         clock uncertainty            0.554    -0.229    
    SLICE_X93Y114        FDRE (Hold_fdre_C_D)         0.092    -0.137    mmap_i/display/vidsel/inst/color_reg[19]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  1.683    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.524     7.817    mmap_i/display/videogen/inst/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.524     7.817    mmap_i/display/videogen/inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.524     7.817    mmap_i/display/videogen/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.817    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X91Y110        FDRE (Setup_fdre_C_R)       -0.429     7.912    mmap_i/display/videogen/inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[3]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X91Y110        FDRE (Setup_fdre_C_R)       -0.429     7.912    mmap_i/display/videogen/inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.890ns (16.453%)  route 4.520ns (83.547%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 7.868 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.800     4.665    mmap_i/display/videogen/inst/vcount0
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.777     7.868    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[4]/C
                         clock pessimism              0.584     8.452    
                         clock uncertainty           -0.110     8.341    
    SLICE_X91Y110        FDRE (Setup_fdre_C_R)       -0.429     7.912    mmap_i/display/videogen/inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[6]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.110     8.339    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.815    mmap_i/display/videogen/inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[7]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.110     8.339    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.815    mmap_i/display/videogen/inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[8]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.110     8.339    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.815    mmap_i/display/videogen/inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 mmap_i/display/videogen/inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.890ns (17.461%)  route 4.207ns (82.539%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 7.866 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.972    -0.744    mmap_i/display/videogen/inst/vclock
    SLICE_X94Y112        FDRE                                         r  mmap_i/display/videogen/inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.226 f  mmap_i/display/videogen/inst/hcount_reg[2]/Q
                         net (fo=10, routed)          1.150     0.924    mmap_i/display/videogen/inst/hcount[2]
    SLICE_X90Y113        LUT6 (Prop_lut6_I2_O)        0.124     1.048 f  mmap_i/display/videogen/inst/hblank_i_2/O
                         net (fo=4, routed)           1.116     2.164    mmap_i/display/videogen/inst/hblank_i_2_n_0
    SLICE_X95Y112        LUT4 (Prop_lut4_I3_O)        0.124     2.288 r  mmap_i/display/videogen/inst/hcount[11]_i_3/O
                         net (fo=28, routed)          1.453     3.741    mmap_i/display/videogen/inst/hreset
    SLICE_X91Y110        LUT5 (Prop_lut5_I1_O)        0.124     3.865 r  mmap_i/display/videogen/inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.488     4.353    mmap_i/display/videogen/inst/vcount0
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.775     7.866    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y112        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[9]/C
                         clock pessimism              0.584     8.450    
                         clock uncertainty           -0.110     8.339    
    SLICE_X90Y112        FDRE (Setup_fdre_C_R)       -0.524     7.815    mmap_i/display/videogen/inst/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hcountd2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/vidsel/inst/color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.684    -0.547    mmap_i/display/vidsel/inst/vclock
    SLICE_X92Y114        FDRE                                         r  mmap_i/display/vidsel/inst/hcountd2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.383 f  mmap_i/display/vidsel/inst/hcountd2_reg[10]/Q
                         net (fo=2, routed)           0.061    -0.322    mmap_i/display/vidsel/inst/hcountd2[10]
    SLICE_X93Y114        LUT6 (Prop_lut6_I2_O)        0.045    -0.277 r  mmap_i/display/vidsel/inst/color[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    mmap_i/display/vidsel/inst/color[23]_i_1_n_0
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.957    -0.783    mmap_i/display/vidsel/inst/vclock
    SLICE_X93Y114        FDRE                                         r  mmap_i/display/vidsel/inst/color_reg[23]/C
                         clock pessimism              0.249    -0.534    
                         clock uncertainty            0.110    -0.424    
    SLICE_X93Y114        FDRE (Hold_fdre_C_D)         0.092    -0.332    mmap_i/display/vidsel/inst/color_reg[23]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.686    -0.545    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mmap_i/display/videogen/inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.133    -0.271    mmap_i/display/videogen/inst/vcount[0]
    SLICE_X90Y110        LUT3 (Prop_lut3_I1_O)        0.048    -0.223 r  mmap_i/display/videogen/inst/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    mmap_i/display/videogen/inst/p_0_in[2]
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.960    -0.780    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[2]/C
                         clock pessimism              0.248    -0.532    
                         clock uncertainty            0.110    -0.422    
    SLICE_X90Y110        FDRE (Hold_fdre_C_D)         0.131    -0.291    mmap_i/display/videogen/inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.686    -0.545    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mmap_i/display/videogen/inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.133    -0.271    mmap_i/display/videogen/inst/vcount[0]
    SLICE_X90Y110        LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  mmap_i/display/videogen/inst/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    mmap_i/display/videogen/inst/p_0_in[1]
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.960    -0.780    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[1]/C
                         clock pessimism              0.248    -0.532    
                         clock uncertainty            0.110    -0.422    
    SLICE_X90Y110        FDRE (Hold_fdre_C_D)         0.120    -0.302    mmap_i/display/videogen/inst/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.029%)  route 0.129ns (40.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.129    -0.253    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X110Y129       LUT5 (Prop_lut5_I3_O)        0.045    -0.208 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.208    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X110Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.983    -0.757    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.271    -0.486    
                         clock uncertainty            0.110    -0.376    
    SLICE_X110Y129       FDRE (Hold_fdre_C_D)         0.092    -0.284    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.685    -0.546    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y112        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y112        FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.365    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X93Y112        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.958    -0.782    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y112        FDRE                                         r  mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.546    
                         clock uncertainty            0.110    -0.436    
    SLICE_X93Y112        FDRE (Hold_fdre_C_D)        -0.007    -0.443    mmap_i/display/buffer_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mmap_i/display/videogen/inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/videogen/inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.686    -0.545    mmap_i/display/videogen/inst/vclock
    SLICE_X91Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mmap_i/display/videogen/inst/vcount_reg[0]/Q
                         net (fo=9, routed)           0.137    -0.267    mmap_i/display/videogen/inst/vcount[0]
    SLICE_X90Y110        LUT6 (Prop_lut6_I2_O)        0.045    -0.222 r  mmap_i/display/videogen/inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    mmap_i/display/videogen/inst/p_0_in[5]
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.960    -0.780    mmap_i/display/videogen/inst/vclock
    SLICE_X90Y110        FDRE                                         r  mmap_i/display/videogen/inst/vcount_reg[5]/C
                         clock pessimism              0.248    -0.532    
                         clock uncertainty            0.110    -0.422    
    SLICE_X90Y110        FDRE (Hold_fdre_C_D)         0.121    -0.301    mmap_i/display/videogen/inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.152%)  route 0.113ns (37.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.272    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X111Y127       LUT5 (Prop_lut5_I3_O)        0.045    -0.227 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.227    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.110    -0.400    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.092    -0.308    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.343%)  route 0.163ns (46.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=13, routed)          0.163    -0.217    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X108Y130       LUT6 (Prop_lut6_I0_O)        0.045    -0.172 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.172    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.981    -0.759    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.110    -0.378    
    SLICE_X108Y130       FDRE (Hold_fdre_C_D)         0.120    -0.258    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mmap_i/display/vidsel/inst/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.682    -0.549    mmap_i/display/vidsel/inst/vclock
    SLICE_X104Y119       FDRE                                         r  mmap_i/display/vidsel/inst/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  mmap_i/display/vidsel/inst/hsync_out_reg/Q
                         net (fo=1, routed)           0.116    -0.269    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X105Y119       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.955    -0.785    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X105Y119       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.249    -0.536    
                         clock uncertainty            0.110    -0.426    
    SLICE_X105Y119       FDRE (Hold_fdre_C_D)         0.070    -0.356    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_mmap_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.073    -0.373    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X112Y51        LUT3 (Prop_lut3_I1_O)        0.098    -0.275 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.275    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.236    -0.594    
                         clock uncertainty            0.110    -0.484    
    SLICE_X112Y51        FDPE (Hold_fdpe_C_D)         0.120    -0.364    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        3.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.997ns  (logic 0.518ns (6.477%)  route 7.479ns (93.523%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.039    -0.677    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518    -0.159 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           7.479     7.320    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    10.933    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 0.419ns (6.005%)  route 6.559ns (93.995%))
  Logic Levels:           0  
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.559     6.298    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 0.419ns (6.126%)  route 6.420ns (93.874%))
  Logic Levels:           0  
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.420     6.160    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 0.419ns (6.262%)  route 6.272ns (93.738%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.272     6.012    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 0.419ns (6.280%)  route 6.252ns (93.720%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.252     5.992    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 0.518ns (7.439%)  route 6.445ns (92.561%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.044    -0.672    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518    -0.154 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.445     6.291    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.936    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 0.419ns (6.404%)  route 6.124ns (93.596%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.124     5.863    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 0.518ns (7.534%)  route 6.358ns (92.466%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.040    -0.676    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.358     6.200    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 0.419ns (6.552%)  route 5.976ns (93.448%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.976     5.715    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.419ns (6.603%)  route 5.926ns (93.397%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.926     5.666    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  4.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.418ns (9.427%)  route 4.016ns (90.573%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.016     3.108    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.418ns (9.417%)  route 4.021ns (90.583%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.845    -1.324    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.418    -0.906 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.021     3.115    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.385ns (8.737%)  route 4.022ns (91.263%))
  Logic Levels:           0  
  Clock Path Skew:        4.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.321ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.848    -1.321    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.385    -0.936 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.022     3.086    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.201     2.905    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.164ns (7.012%)  route 2.175ns (92.988%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.175     1.813    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.148ns (6.457%)  route 2.144ns (93.543%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.144     1.769    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.562    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.148ns (6.441%)  route 2.150ns (93.559%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.148    -0.373 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.150     1.777    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.563    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.141ns (5.996%)  route 2.211ns (94.004%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.211     1.829    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.164ns (6.964%)  route 2.191ns (93.036%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.191     1.834    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.164ns (6.961%)  route 2.192ns (93.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.192     1.835    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.164ns (6.936%)  route 2.200ns (93.064%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.164    -0.359 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.200     1.841    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.615    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        3.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.997ns  (logic 0.518ns (6.477%)  route 7.479ns (93.523%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.039    -0.677    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518    -0.159 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           7.479     7.320    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    10.933    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.933    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             4.238ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 0.419ns (6.005%)  route 6.559ns (93.995%))
  Logic Levels:           0  
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.559     6.298    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  4.238    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.839ns  (logic 0.419ns (6.126%)  route 6.420ns (93.874%))
  Logic Levels:           0  
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.420     6.160    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.537    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 0.419ns (6.262%)  route 6.272ns (93.738%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.272     6.012    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 0.419ns (6.280%)  route 6.252ns (93.720%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.252     5.992    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 0.518ns (7.439%)  route 6.445ns (92.561%))
  Logic Levels:           0  
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.173ns = ( 11.432 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.044    -0.672    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.518    -0.154 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.445     6.291    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    11.432    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.885    
                         clock uncertainty           -0.324    11.561    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.936    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 0.419ns (6.404%)  route 6.124ns (93.596%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.124     5.863    mmap_i/display/rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 0.518ns (7.534%)  route 6.358ns (92.466%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.040    -0.676    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           6.358     6.200    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.935    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.395ns  (logic 0.419ns (6.552%)  route 5.976ns (93.448%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 11.429 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.976     5.715    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    11.429    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.452    11.882    
                         clock uncertainty           -0.324    11.558    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.534    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClkIO rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.419ns (6.603%)  route 5.926ns (93.397%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns = ( 11.431 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         2.037    -0.679    mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y125       FDPE                                         r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDPE (Prop_fdpe_C_Q)         0.419    -0.260 r  mmap_i/display/rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.926     5.666    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.612     7.703    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.786 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725     9.511    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.602 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    11.431    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.452    11.884    
                         clock uncertainty           -0.324    11.560    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.536    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  4.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.418ns (9.427%)  route 4.016ns (90.573%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.843    -1.326    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418    -0.908 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.016     3.108    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.418ns (9.417%)  route 4.021ns (90.583%))
  Logic Levels:           0  
  Clock Path Skew:        4.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.845    -1.324    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.418    -0.906 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.021     3.115    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     3.232    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.452     2.780    
                         clock uncertainty            0.324     3.104    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     3.041    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.385ns (8.737%)  route 4.022ns (91.263%))
  Logic Levels:           0  
  Clock Path Skew:        4.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    -1.321ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.848    -1.321    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.385    -0.936 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.022     3.086    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.806    -0.910    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.822 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.889     1.067    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.168 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     3.234    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.452     2.782    
                         clock uncertainty            0.324     3.106    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.201     2.905    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.164ns (7.012%)  route 2.175ns (92.988%))
  Logic Levels:           0  
  Clock Path Skew:        1.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.705    -0.526    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.175     1.813    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.148ns (6.457%)  route 2.144ns (93.543%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.144     1.769    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.562    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.148ns (6.441%)  route 2.150ns (93.559%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.148    -0.373 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.150     1.777    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.563    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.141ns (5.996%)  route 2.211ns (94.004%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.762ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.211     1.829    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     0.762    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.271    
                         clock uncertainty            0.324     1.595    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.614    mmap_i/display/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.164ns (6.964%)  route 2.191ns (93.036%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.191     1.834    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.164ns (6.961%)  route 2.192ns (93.039%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.710    -0.521    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.192     1.835    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     0.764    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.273    
                         clock uncertainty            0.324     1.597    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.616    mmap_i/display/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.164ns (6.936%)  route 2.200ns (93.064%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.324ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.127ns
    Phase Error              (PE):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.708    -0.523    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.164    -0.359 r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.200     1.841    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.864    -0.876    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.823 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576    -0.247    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.218 r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     0.763    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.509     1.272    
                         clock uncertainty            0.324     1.596    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.615    mmap_i/display/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.110     8.273    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.532     7.741    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.741    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.110     8.273    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.532     7.741    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.741    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.110     8.273    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.532     7.741    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.741    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.110     8.273    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.490     7.783    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.252    -0.578    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.702    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.702    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.702    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.702    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.110     8.273    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.532     7.741    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.741    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.110     8.273    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.532     7.741    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.741    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.110     8.273    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.532     7.741    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.741    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.110     8.273    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.490     7.783    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.110    -0.468    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.592    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.110    -0.468    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.592    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.110    -0.468    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.592    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.110    -0.468    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.592    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.110     8.273    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.532     7.741    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.741    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.110     8.273    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.532     7.741    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.741    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.110     8.273    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.532     7.741    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.741    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.110     8.273    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.490     7.783    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.110    -0.468    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.592    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.110    -0.468    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.592    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.110    -0.468    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.592    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.110    -0.468    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.592    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmap_clk_wiz_0_1
  To Clock:  clk_out1_mmap_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.109     8.275    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.532     7.743    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.743    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.109     8.275    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.532     7.743    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.743    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.109     8.275    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.532     7.743    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.743    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.814ns  (required time - arrival time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_mmap_clk_wiz_0_1 rise@9.259ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 7.777 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.866    -0.850    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.478    -0.372 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -0.029    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  sysclk (IN)
                         net (fo=0)                   0.000     9.259    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    10.640 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.802    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     3.987 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.999    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.090 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         1.687     7.777    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.607     8.384    
                         clock uncertainty           -0.109     8.275    
    SLICE_X112Y51        FDPE (Recov_fdpe_C_PRE)     -0.490     7.785    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  7.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.252    -0.578    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.702    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.702    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.702    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_mmap_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmap_clk_wiz_0_1 rise@0.000ns - clk_out1_mmap_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.637    -0.594    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y50        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDPE (Prop_fdpe_C_Q)         0.148    -0.446 f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.327    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y51        FDPE                                         f  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmap_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    mmap_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  mmap_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    mmap_i/clk_wiz/inst/clk_in1_mmap_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  mmap_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    mmap_i/clk_wiz/inst/clk_out1_mmap_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  mmap_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=214, routed)         0.909    -0.831    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y51        FDPE                                         r  mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X112Y51        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.702    mmap_i/display/rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.375    





