{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602910522655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602910522661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 17 00:55:22 2020 " "Processing started: Sat Oct 17 00:55:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602910522661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602910522661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_jump -c mejia_jump " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_jump -c mejia_jump" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602910522661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602910522960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602910522960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_reg16-arch " "Found design unit 1: mejia_reg16-arch" {  } { { "register16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Jump/register16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602910531517 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_reg16 " "Found entity 1: mejia_reg16" {  } { { "register16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Jump/register16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602910531517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602910531517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_extend-arch " "Found design unit 1: mejia_extend-arch" {  } { { "extend32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Jump/extend32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602910531518 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_extend " "Found entity 1: mejia_extend" {  } { { "extend32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Jump/extend32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602910531518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602910531518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_reg_32-arch " "Found design unit 1: mejia_reg_32-arch" {  } { { "register32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Jump/register32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602910531519 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_reg_32 " "Found entity 1: mejia_reg_32" {  } { { "register32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Jump/register32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602910531519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602910531519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_adder-arch " "Found design unit 1: mejia_adder-arch" {  } { { "mejia_adder.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Jump/mejia_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602910531520 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_adder " "Found entity 1: mejia_adder" {  } { { "mejia_adder.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Jump/mejia_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602910531520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602910531520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_shift-arch " "Found design unit 1: mejia_shift-arch" {  } { { "mejia_shift.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Jump/mejia_shift.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602910531521 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_shift " "Found entity 1: mejia_shift" {  } { { "mejia_shift.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Jump/mejia_shift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602910531521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602910531521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_jump-arch " "Found design unit 1: mejia_jump-arch" {  } { { "mejia_jump.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Jump/mejia_jump.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602910531522 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_jump " "Found entity 1: mejia_jump" {  } { { "mejia_jump.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Jump/mejia_jump.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602910531522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602910531522 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"maps\";  expecting \"map\" mejia_jump_tb.vhd(38) " "VHDL syntax error at mejia_jump_tb.vhd(38) near text \"maps\";  expecting \"map\"" {  } { { "mejia_jump_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Jump/mejia_jump_tb.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602910531523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_jump_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mejia_jump_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602910531523 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602910531773 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 17 00:55:31 2020 " "Processing ended: Sat Oct 17 00:55:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602910531773 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602910531773 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602910531773 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602910531773 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602910532387 ""}
