
stm32f103vct6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016528  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000df30  08016718  08016718  00026718  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08024648  08024648  000402c0  2**0
                  CONTENTS
  4 .ARM          00000000  08024648  08024648  000402c0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08024648  08024648  000402c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08024648  08024648  00034648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802464c  0802464c  0003464c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002c0  20000000  08024650  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006da0  200002c0  08024910  000402c0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20007060  08024910  00047060  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000402c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00079338  00000000  00000000  000402e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000af41  00000000  00000000  000b9621  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002cb0  00000000  00000000  000c4568  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000027f0  00000000  00000000  000c7218  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003e6d5  00000000  00000000  000c9a08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0003c61d  00000000  00000000  001080dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0012c543  00000000  00000000  001446fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00270c3d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000bdb0  00000000  00000000  00270cb8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200002c0 	.word	0x200002c0
 800020c:	00000000 	.word	0x00000000
 8000210:	08016700 	.word	0x08016700

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200002c4 	.word	0x200002c4
 800022c:	08016700 	.word	0x08016700

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800037e:	f1a4 0401 	sub.w	r4, r4, #1
 8000382:	d1e9      	bne.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b78:	4b20      	ldr	r3, [pc, #128]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b7a:	4a21      	ldr	r2, [pc, #132]	; (8000c00 <MX_ADC1_Init+0x98>)
 8000b7c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b7e:	4b1f      	ldr	r3, [pc, #124]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b80:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b84:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b86:	4b1d      	ldr	r3, [pc, #116]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b8c:	4b1b      	ldr	r3, [pc, #108]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b92:	4b1a      	ldr	r3, [pc, #104]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b94:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b9a:	4b18      	ldr	r3, [pc, #96]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000ba0:	4b16      	ldr	r3, [pc, #88]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000ba2:	2202      	movs	r2, #2
 8000ba4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ba6:	4815      	ldr	r0, [pc, #84]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000ba8:	f001 fbf2 	bl	8002390 <HAL_ADC_Init>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000bb2:	f000 fd89 	bl	80016c8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000bb6:	230e      	movs	r3, #14
 8000bb8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000bbe:	2305      	movs	r3, #5
 8000bc0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	480d      	ldr	r0, [pc, #52]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000bc8:	f001 fe92 	bl	80028f0 <HAL_ADC_ConfigChannel>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000bd2:	f000 fd79 	bl	80016c8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000bd6:	230f      	movs	r3, #15
 8000bd8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bde:	1d3b      	adds	r3, r7, #4
 8000be0:	4619      	mov	r1, r3
 8000be2:	4806      	ldr	r0, [pc, #24]	; (8000bfc <MX_ADC1_Init+0x94>)
 8000be4:	f001 fe84 	bl	80028f0 <HAL_ADC_ConfigChannel>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000bee:	f000 fd6b 	bl	80016c8 <Error_Handler>
  }

}
 8000bf2:	bf00      	nop
 8000bf4:	3710      	adds	r7, #16
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	20004ad8 	.word	0x20004ad8
 8000c00:	40012400 	.word	0x40012400

08000c04 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b088      	sub	sp, #32
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0c:	f107 0310 	add.w	r3, r7, #16
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a2c      	ldr	r2, [pc, #176]	; (8000cd0 <HAL_ADC_MspInit+0xcc>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d151      	bne.n	8000cc8 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c24:	4b2b      	ldr	r3, [pc, #172]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	4a2a      	ldr	r2, [pc, #168]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c2e:	6193      	str	r3, [r2, #24]
 8000c30:	4b28      	ldr	r3, [pc, #160]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c32:	699b      	ldr	r3, [r3, #24]
 8000c34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c38:	60fb      	str	r3, [r7, #12]
 8000c3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c3c:	4b25      	ldr	r3, [pc, #148]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c3e:	699b      	ldr	r3, [r3, #24]
 8000c40:	4a24      	ldr	r2, [pc, #144]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c42:	f043 0310 	orr.w	r3, r3, #16
 8000c46:	6193      	str	r3, [r2, #24]
 8000c48:	4b22      	ldr	r3, [pc, #136]	; (8000cd4 <HAL_ADC_MspInit+0xd0>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	f003 0310 	and.w	r3, r3, #16
 8000c50:	60bb      	str	r3, [r7, #8]
 8000c52:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|BAT_AD_CHECK_Pin;
 8000c54:	2330      	movs	r3, #48	; 0x30
 8000c56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c58:	2303      	movs	r3, #3
 8000c5a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c5c:	f107 0310 	add.w	r3, r7, #16
 8000c60:	4619      	mov	r1, r3
 8000c62:	481d      	ldr	r0, [pc, #116]	; (8000cd8 <HAL_ADC_MspInit+0xd4>)
 8000c64:	f002 fe36 	bl	80038d4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c68:	4b1c      	ldr	r3, [pc, #112]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c6a:	4a1d      	ldr	r2, [pc, #116]	; (8000ce0 <HAL_ADC_MspInit+0xdc>)
 8000c6c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c6e:	4b1b      	ldr	r3, [pc, #108]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c74:	4b19      	ldr	r3, [pc, #100]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c7a:	4b18      	ldr	r3, [pc, #96]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c7c:	2280      	movs	r2, #128	; 0x80
 8000c7e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c80:	4b16      	ldr	r3, [pc, #88]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c86:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c88:	4b14      	ldr	r3, [pc, #80]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c8e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c90:	4b12      	ldr	r3, [pc, #72]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c92:	2220      	movs	r2, #32
 8000c94:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c96:	4b11      	ldr	r3, [pc, #68]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c9c:	480f      	ldr	r0, [pc, #60]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000c9e:	f002 f997 	bl	8002fd0 <HAL_DMA_Init>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000ca8:	f000 fd0e 	bl	80016c8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	4a0b      	ldr	r2, [pc, #44]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000cb0:	621a      	str	r2, [r3, #32]
 8000cb2:	4a0a      	ldr	r2, [pc, #40]	; (8000cdc <HAL_ADC_MspInit+0xd8>)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 3, 0);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	2103      	movs	r1, #3
 8000cbc:	2012      	movs	r0, #18
 8000cbe:	f002 f95c 	bl	8002f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000cc2:	2012      	movs	r0, #18
 8000cc4:	f002 f975 	bl	8002fb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cc8:	bf00      	nop
 8000cca:	3720      	adds	r7, #32
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40012400 	.word	0x40012400
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	40011000 	.word	0x40011000
 8000cdc:	20004b08 	.word	0x20004b08
 8000ce0:	40020008 	.word	0x40020008

08000ce4 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
	ulHighFrequencyTimerTicks = 0ul;
 8000ce8:	4b03      	ldr	r3, [pc, #12]	; (8000cf8 <configureTimerForRunTimeStats+0x14>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
}
 8000cee:	bf00      	nop
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bc80      	pop	{r7}
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	20004b5c 	.word	0x20004b5c

08000cfc <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
return ulHighFrequencyTimerTicks;
 8000d00:	4b02      	ldr	r3, [pc, #8]	; (8000d0c <getRunTimeCounterValue+0x10>)
 8000d02:	681b      	ldr	r3, [r3, #0]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bc80      	pop	{r7}
 8000d0a:	4770      	bx	lr
 8000d0c:	20004b5c 	.word	0x20004b5c

08000d10 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	60f8      	str	r0, [r7, #12]
 8000d18:	60b9      	str	r1, [r7, #8]
 8000d1a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	4a06      	ldr	r2, [pc, #24]	; (8000d38 <vApplicationGetIdleTaskMemory+0x28>)
 8000d20:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d22:	68bb      	ldr	r3, [r7, #8]
 8000d24:	4a05      	ldr	r2, [pc, #20]	; (8000d3c <vApplicationGetIdleTaskMemory+0x2c>)
 8000d26:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2280      	movs	r2, #128	; 0x80
 8000d2c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8000d2e:	bf00      	nop
 8000d30:	3714      	adds	r7, #20
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr
 8000d38:	200002dc 	.word	0x200002dc
 8000d3c:	2000033c 	.word	0x2000033c

08000d40 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d40:	b5b0      	push	{r4, r5, r7, lr}
 8000d42:	b0b2      	sub	sp, #200	; 0xc8
 8000d44:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8000d46:	4b43      	ldr	r3, [pc, #268]	; (8000e54 <MX_FREERTOS_Init+0x114>)
 8000d48:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8000d4c:	461d      	mov	r5, r3
 8000d4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d52:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d56:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000d5a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000d5e:	2100      	movs	r1, #0
 8000d60:	4618      	mov	r0, r3
 8000d62:	f009 fb93 	bl	800a48c <osThreadCreate>
 8000d66:	4602      	mov	r2, r0
 8000d68:	4b3b      	ldr	r3, [pc, #236]	; (8000e58 <MX_FREERTOS_Init+0x118>)
 8000d6a:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityNormal, 0, 256);
 8000d6c:	4b3b      	ldr	r3, [pc, #236]	; (8000e5c <MX_FREERTOS_Init+0x11c>)
 8000d6e:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000d72:	461d      	mov	r5, r3
 8000d74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d78:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d7c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8000d80:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000d84:	2100      	movs	r1, #0
 8000d86:	4618      	mov	r0, r3
 8000d88:	f009 fb80 	bl	800a48c <osThreadCreate>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	4b34      	ldr	r3, [pc, #208]	; (8000e60 <MX_FREERTOS_Init+0x120>)
 8000d90:	601a      	str	r2, [r3, #0]

  /* definition and creation of myPrintfTask */
  osThreadDef(myPrintfTask, PrintfTask, osPriorityAboveNormal, 0, 1024);
 8000d92:	4b34      	ldr	r3, [pc, #208]	; (8000e64 <MX_FREERTOS_Init+0x124>)
 8000d94:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000d98:	461d      	mov	r5, r3
 8000d9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d9e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000da2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myPrintfTaskHandle = osThreadCreate(osThread(myPrintfTask), NULL);
 8000da6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000daa:	2100      	movs	r1, #0
 8000dac:	4618      	mov	r0, r3
 8000dae:	f009 fb6d 	bl	800a48c <osThreadCreate>
 8000db2:	4602      	mov	r2, r0
 8000db4:	4b2c      	ldr	r3, [pc, #176]	; (8000e68 <MX_FREERTOS_Init+0x128>)
 8000db6:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_4ms_Pro */
  osThreadDef(myTask_4ms_Pro, StartTask_4ms_Pro, osPriorityNormal, 0, 256);
 8000db8:	4b2c      	ldr	r3, [pc, #176]	; (8000e6c <MX_FREERTOS_Init+0x12c>)
 8000dba:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000dbe:	461d      	mov	r5, r3
 8000dc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dc4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dc8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_4ms_ProHandle = osThreadCreate(osThread(myTask_4ms_Pro), NULL);
 8000dcc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f009 fb5a 	bl	800a48c <osThreadCreate>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	4b25      	ldr	r3, [pc, #148]	; (8000e70 <MX_FREERTOS_Init+0x130>)
 8000ddc:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_8ms_Pro */
  osThreadDef(myTask_8ms_Pro, StartTask_8ms_Pro, osPriorityNormal, 0, 256);
 8000dde:	4b25      	ldr	r3, [pc, #148]	; (8000e74 <MX_FREERTOS_Init+0x134>)
 8000de0:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000de4:	461d      	mov	r5, r3
 8000de6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000de8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_8ms_ProHandle = osThreadCreate(osThread(myTask_8ms_Pro), NULL);
 8000df2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000df6:	2100      	movs	r1, #0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f009 fb47 	bl	800a48c <osThreadCreate>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	4b1d      	ldr	r3, [pc, #116]	; (8000e78 <MX_FREERTOS_Init+0x138>)
 8000e02:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_16ms_Pro */
  osThreadDef(myTask_16ms_Pro, StartTask_16ms_Pro, osPriorityNormal, 0, 256);
 8000e04:	4b1d      	ldr	r3, [pc, #116]	; (8000e7c <MX_FREERTOS_Init+0x13c>)
 8000e06:	f107 0420 	add.w	r4, r7, #32
 8000e0a:	461d      	mov	r5, r3
 8000e0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e10:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e14:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_16ms_ProHandle = osThreadCreate(osThread(myTask_16ms_Pro), NULL);
 8000e18:	f107 0320 	add.w	r3, r7, #32
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f009 fb34 	bl	800a48c <osThreadCreate>
 8000e24:	4602      	mov	r2, r0
 8000e26:	4b16      	ldr	r3, [pc, #88]	; (8000e80 <MX_FREERTOS_Init+0x140>)
 8000e28:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_100ms_Pr */
  osThreadDef(myTask_100ms_Pr, StartTask_100ms_Pro, osPriorityNormal, 0, 256);
 8000e2a:	4b16      	ldr	r3, [pc, #88]	; (8000e84 <MX_FREERTOS_Init+0x144>)
 8000e2c:	1d3c      	adds	r4, r7, #4
 8000e2e:	461d      	mov	r5, r3
 8000e30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e34:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_100ms_PrHandle = osThreadCreate(osThread(myTask_100ms_Pr), NULL);
 8000e3c:	1d3b      	adds	r3, r7, #4
 8000e3e:	2100      	movs	r1, #0
 8000e40:	4618      	mov	r0, r3
 8000e42:	f009 fb23 	bl	800a48c <osThreadCreate>
 8000e46:	4602      	mov	r2, r0
 8000e48:	4b0f      	ldr	r3, [pc, #60]	; (8000e88 <MX_FREERTOS_Init+0x148>)
 8000e4a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000e4c:	bf00      	nop
 8000e4e:	37c8      	adds	r7, #200	; 0xc8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bdb0      	pop	{r4, r5, r7, pc}
 8000e54:	08016724 	.word	0x08016724
 8000e58:	20004b50 	.word	0x20004b50
 8000e5c:	0801674c 	.word	0x0801674c
 8000e60:	20004b70 	.word	0x20004b70
 8000e64:	08016778 	.word	0x08016778
 8000e68:	20004b4c 	.word	0x20004b4c
 8000e6c:	080167a4 	.word	0x080167a4
 8000e70:	20004b54 	.word	0x20004b54
 8000e74:	080167d0 	.word	0x080167d0
 8000e78:	20004b64 	.word	0x20004b64
 8000e7c:	080167fc 	.word	0x080167fc
 8000e80:	20004b60 	.word	0x20004b60
 8000e84:	08016828 	.word	0x08016828
 8000e88:	20004b6c 	.word	0x20004b6c

08000e8c <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000e94:	f011 ff12 	bl	8012cbc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	printf("TaskDefault -- Software Version : %s \r\n", MCU_VERSION);
 8000e98:	490c      	ldr	r1, [pc, #48]	; (8000ecc <StartDefaultTask+0x40>)
 8000e9a:	480d      	ldr	r0, [pc, #52]	; (8000ed0 <StartDefaultTask+0x44>)
 8000e9c:	f012 fb4e 	bl	801353c <iprintf>
	SPI_FLASH_ReadDeviceID();
 8000ea0:	f011 fb54 	bl	801254c <SPI_FLASH_ReadDeviceID>
    vTaskDelay(200);
 8000ea4:	20c8      	movs	r0, #200	; 0xc8
 8000ea6:	f009 fd95 	bl	800a9d4 <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000eaa:	2201      	movs	r2, #1
 8000eac:	2108      	movs	r1, #8
 8000eae:	4809      	ldr	r0, [pc, #36]	; (8000ed4 <StartDefaultTask+0x48>)
 8000eb0:	f002 fe91 	bl	8003bd6 <HAL_GPIO_WritePin>
    vTaskDelay(200);
 8000eb4:	20c8      	movs	r0, #200	; 0xc8
 8000eb6:	f009 fd8d 	bl	800a9d4 <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2108      	movs	r1, #8
 8000ebe:	4805      	ldr	r0, [pc, #20]	; (8000ed4 <StartDefaultTask+0x48>)
 8000ec0:	f002 fe89 	bl	8003bd6 <HAL_GPIO_WritePin>
    osDelay(1);
 8000ec4:	2001      	movs	r0, #1
 8000ec6:	f009 fb2d 	bl	800a524 <osDelay>
	printf("TaskDefault -- Software Version : %s \r\n", MCU_VERSION);
 8000eca:	e7e5      	b.n	8000e98 <StartDefaultTask+0xc>
 8000ecc:	08016844 	.word	0x08016844
 8000ed0:	08016850 	.word	0x08016850
 8000ed4:	40011000 	.word	0x40011000

08000ed8 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af02      	add	r7, sp, #8
 8000ede:	6078      	str	r0, [r7, #4]
  for(;;)
  {
	 	 //vTaskDelay(500);
		 //printf("Task3 -- Software Version : %s \r\n", MCU_VERSION);
		/* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
		if (HAL_RTC_GetTime(&hrtc, &stimestructure, RTC_FORMAT_BIN) != HAL_OK)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	4915      	ldr	r1, [pc, #84]	; (8000f38 <StartTask03+0x60>)
 8000ee4:	4815      	ldr	r0, [pc, #84]	; (8000f3c <StartTask03+0x64>)
 8000ee6:	f004 fdcb 	bl	8005a80 <HAL_RTC_GetTime>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d00b      	beq.n	8000f08 <StartTask03+0x30>
		{
			printf("rx_time err=%d,%d,%d\r\n",stimestructure.Hours,stimestructure.Minutes,stimestructure.Seconds);//
 8000ef0:	4b11      	ldr	r3, [pc, #68]	; (8000f38 <StartTask03+0x60>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4b10      	ldr	r3, [pc, #64]	; (8000f38 <StartTask03+0x60>)
 8000ef8:	785b      	ldrb	r3, [r3, #1]
 8000efa:	461a      	mov	r2, r3
 8000efc:	4b0e      	ldr	r3, [pc, #56]	; (8000f38 <StartTask03+0x60>)
 8000efe:	789b      	ldrb	r3, [r3, #2]
 8000f00:	480f      	ldr	r0, [pc, #60]	; (8000f40 <StartTask03+0x68>)
 8000f02:	f012 fb1b 	bl	801353c <iprintf>
			return ;
 8000f06:	e013      	b.n	8000f30 <StartTask03+0x58>
		}
		printf("rx_time=%d,%d,%d,%d\r\n",stimestructure.Hours,stimestructure.Minutes,stimestructure.Seconds,rtc_alarm_flag);//
 8000f08:	4b0b      	ldr	r3, [pc, #44]	; (8000f38 <StartTask03+0x60>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4b0a      	ldr	r3, [pc, #40]	; (8000f38 <StartTask03+0x60>)
 8000f10:	785b      	ldrb	r3, [r3, #1]
 8000f12:	461a      	mov	r2, r3
 8000f14:	4b08      	ldr	r3, [pc, #32]	; (8000f38 <StartTask03+0x60>)
 8000f16:	789b      	ldrb	r3, [r3, #2]
 8000f18:	4618      	mov	r0, r3
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <StartTask03+0x6c>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	9300      	str	r3, [sp, #0]
 8000f20:	4603      	mov	r3, r0
 8000f22:	4809      	ldr	r0, [pc, #36]	; (8000f48 <StartTask03+0x70>)
 8000f24:	f012 fb0a 	bl	801353c <iprintf>

		
	  osDelay(1);
 8000f28:	2001      	movs	r0, #1
 8000f2a:	f009 fafb 	bl	800a524 <osDelay>
		if (HAL_RTC_GetTime(&hrtc, &stimestructure, RTC_FORMAT_BIN) != HAL_OK)
 8000f2e:	e7d7      	b.n	8000ee0 <StartTask03+0x8>
  }
  /* USER CODE END StartTask03 */
}
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	200060b8 	.word	0x200060b8
 8000f3c:	20004c64 	.word	0x20004c64
 8000f40:	08016878 	.word	0x08016878
 8000f44:	200060d2 	.word	0x200060d2
 8000f48:	08016890 	.word	0x08016890

08000f4c <PrintfTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PrintfTask */
void PrintfTask(void const * argument)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	1d3b      	adds	r3, r7, #4
 8000f56:	6018      	str	r0, [r3, #0]
  {
  
  	//printf("PrintfTask -- Software Version : %s \r\n", MCU_VERSION);
#if 1

	printf("=================================================\r\n");
 8000f58:	4812      	ldr	r0, [pc, #72]	; (8000fa4 <PrintfTask+0x58>)
 8000f5a:	f012 fb63 	bl	8013624 <puts>
	printf("	         \r\n");
 8000f5e:	4812      	ldr	r0, [pc, #72]	; (8000fa8 <PrintfTask+0x5c>)
 8000f60:	f012 fb60 	bl	8013624 <puts>
	vTaskList((char *)&pcWriteBuffer);
 8000f64:	f107 030c 	add.w	r3, r7, #12
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f00a fa5b 	bl	800b424 <vTaskList>
	printf("%s\r\n", pcWriteBuffer);
 8000f6e:	f107 030c 	add.w	r3, r7, #12
 8000f72:	4619      	mov	r1, r3
 8000f74:	480d      	ldr	r0, [pc, #52]	; (8000fac <PrintfTask+0x60>)
 8000f76:	f012 fae1 	bl	801353c <iprintf>
	
	printf("\r\n		 		  \r\n");
 8000f7a:	480d      	ldr	r0, [pc, #52]	; (8000fb0 <PrintfTask+0x64>)
 8000f7c:	f012 fb52 	bl	8013624 <puts>
	vTaskGetRunTimeStats((char *)&pcWriteBuffer);
 8000f80:	f107 030c 	add.w	r3, r7, #12
 8000f84:	4618      	mov	r0, r3
 8000f86:	f00a fae5 	bl	800b554 <vTaskGetRunTimeStats>
	printf("%s\r\n", pcWriteBuffer);
 8000f8a:	f107 030c 	add.w	r3, r7, #12
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4806      	ldr	r0, [pc, #24]	; (8000fac <PrintfTask+0x60>)
 8000f92:	f012 fad3 	bl	801353c <iprintf>


#endif
    vTaskDelay(20);
 8000f96:	2014      	movs	r0, #20
 8000f98:	f009 fd1c 	bl	800a9d4 <vTaskDelay>
    osDelay(1);
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	f009 fac1 	bl	800a524 <osDelay>
	printf("=================================================\r\n");
 8000fa2:	e7d9      	b.n	8000f58 <PrintfTask+0xc>
 8000fa4:	080168a8 	.word	0x080168a8
 8000fa8:	080168dc 	.word	0x080168dc
 8000fac:	0801690c 	.word	0x0801690c
 8000fb0:	08016914 	.word	0x08016914

08000fb4 <StartTask_4ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_4ms_Pro */
void StartTask_4ms_Pro(void const * argument)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_4ms_Pro */
  /* Infinite loop */
  for(;;)
  {
  	Task_4ms_Pro();
 8000fbc:	f011 f87e 	bl	80120bc <Task_4ms_Pro>
    osDelay(1);
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	f009 faaf 	bl	800a524 <osDelay>
  	Task_4ms_Pro();
 8000fc6:	e7f9      	b.n	8000fbc <StartTask_4ms_Pro+0x8>

08000fc8 <StartTask_8ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_8ms_Pro */
void StartTask_8ms_Pro(void const * argument)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_8ms_Pro */
  /* Infinite loop */
  for(;;)
  {
  	Task_8ms_Pro();
 8000fd0:	f011 f87a 	bl	80120c8 <Task_8ms_Pro>
    osDelay(1);
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	f009 faa5 	bl	800a524 <osDelay>
  	Task_8ms_Pro();
 8000fda:	e7f9      	b.n	8000fd0 <StartTask_8ms_Pro+0x8>

08000fdc <StartTask_16ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_16ms_Pro */
void StartTask_16ms_Pro(void const * argument)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_16ms_Pro */
  /* Infinite loop */
  for(;;)
  {
	Task_16ms_Pro();
 8000fe4:	f011 f880 	bl	80120e8 <Task_16ms_Pro>
    osDelay(1);
 8000fe8:	2001      	movs	r0, #1
 8000fea:	f009 fa9b 	bl	800a524 <osDelay>
	Task_16ms_Pro();
 8000fee:	e7f9      	b.n	8000fe4 <StartTask_16ms_Pro+0x8>

08000ff0 <StartTask_100ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_100ms_Pro */
void StartTask_100ms_Pro(void const * argument)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_100ms_Pro */
  /* Infinite loop */
  for(;;)
  {
	Task_100ms_Pro();
 8000ff8:	f011 f87c 	bl	80120f4 <Task_100ms_Pro>
    osDelay(1);
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	f009 fa91 	bl	800a524 <osDelay>
	Task_100ms_Pro();
 8001002:	e7f9      	b.n	8000ff8 <StartTask_100ms_Pro+0x8>

08001004 <MX_GPIO_Init>:
        * the Code Generation settings)
     PD8   ------> USART3_TX
     PD9   ------> USART3_RX
*/
void MX_GPIO_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08a      	sub	sp, #40	; 0x28
 8001008:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100a:	f107 0314 	add.w	r3, r7, #20
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
 8001016:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001018:	4bab      	ldr	r3, [pc, #684]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 800101a:	699b      	ldr	r3, [r3, #24]
 800101c:	4aaa      	ldr	r2, [pc, #680]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 800101e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001022:	6193      	str	r3, [r2, #24]
 8001024:	4ba8      	ldr	r3, [pc, #672]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 8001026:	699b      	ldr	r3, [r3, #24]
 8001028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001030:	4ba5      	ldr	r3, [pc, #660]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 8001032:	699b      	ldr	r3, [r3, #24]
 8001034:	4aa4      	ldr	r2, [pc, #656]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 8001036:	f043 0310 	orr.w	r3, r3, #16
 800103a:	6193      	str	r3, [r2, #24]
 800103c:	4ba2      	ldr	r3, [pc, #648]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	f003 0310 	and.w	r3, r3, #16
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001048:	4b9f      	ldr	r3, [pc, #636]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 800104a:	699b      	ldr	r3, [r3, #24]
 800104c:	4a9e      	ldr	r2, [pc, #632]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 800104e:	f043 0304 	orr.w	r3, r3, #4
 8001052:	6193      	str	r3, [r2, #24]
 8001054:	4b9c      	ldr	r3, [pc, #624]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 8001056:	699b      	ldr	r3, [r3, #24]
 8001058:	f003 0304 	and.w	r3, r3, #4
 800105c:	60bb      	str	r3, [r7, #8]
 800105e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001060:	4b99      	ldr	r3, [pc, #612]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	4a98      	ldr	r2, [pc, #608]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 8001066:	f043 0308 	orr.w	r3, r3, #8
 800106a:	6193      	str	r3, [r2, #24]
 800106c:	4b96      	ldr	r3, [pc, #600]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	f003 0308 	and.w	r3, r3, #8
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001078:	4b93      	ldr	r3, [pc, #588]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	4a92      	ldr	r2, [pc, #584]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 800107e:	f043 0320 	orr.w	r3, r3, #32
 8001082:	6193      	str	r3, [r2, #24]
 8001084:	4b90      	ldr	r3, [pc, #576]	; (80012c8 <MX_GPIO_Init+0x2c4>)
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	f003 0320 	and.w	r3, r3, #32
 800108c:	603b      	str	r3, [r7, #0]
 800108e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, REM_CTRL_Pin|SYS_POW_EN_Pin, GPIO_PIN_RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	2150      	movs	r1, #80	; 0x50
 8001094:	488d      	ldr	r0, [pc, #564]	; (80012cc <MX_GPIO_Init+0x2c8>)
 8001096:	f002 fd9e 	bl	8003bd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED_CTRL1_Pin|LED_CTRL2_Pin|POW_AMP_STANDBY_Pin
 800109a:	2200      	movs	r2, #0
 800109c:	f44f 7172 	mov.w	r1, #968	; 0x3c8
 80010a0:	488b      	ldr	r0, [pc, #556]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 80010a2:	f002 fd98 	bl	8003bd6 <HAL_GPIO_WritePin>
                          |MUTE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80010a6:	2201      	movs	r2, #1
 80010a8:	2110      	movs	r1, #16
 80010aa:	488a      	ldr	r0, [pc, #552]	; (80012d4 <MX_GPIO_Init+0x2d0>)
 80010ac:	f002 fd93 	bl	8003bd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin, GPIO_PIN_RESET);
 80010b0:	2200      	movs	r2, #0
 80010b2:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 80010b6:	4888      	ldr	r0, [pc, #544]	; (80012d8 <MX_GPIO_Init+0x2d4>)
 80010b8:	f002 fd8d 	bl	8003bd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_REST_GPIO_Port, BT_REST_Pin, GPIO_PIN_RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010c2:	4884      	ldr	r0, [pc, #528]	; (80012d4 <MX_GPIO_Init+0x2d0>)
 80010c4:	f002 fd87 	bl	8003bd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80010c8:	2200      	movs	r2, #0
 80010ca:	f44f 7140 	mov.w	r1, #768	; 0x300
 80010ce:	4883      	ldr	r0, [pc, #524]	; (80012dc <MX_GPIO_Init+0x2d8>)
 80010d0:	f002 fd81 	bl	8003bd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE10 PE12
                           PE13 PE14 PE15 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_10|GPIO_PIN_12
 80010d4:	f24f 430e 	movw	r3, #62478	; 0xf40e
 80010d8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010da:	2303      	movs	r3, #3
 80010dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010de:	f107 0314 	add.w	r3, r7, #20
 80010e2:	4619      	mov	r1, r3
 80010e4:	4879      	ldr	r0, [pc, #484]	; (80012cc <MX_GPIO_Init+0x2c8>)
 80010e6:	f002 fbf5 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = REM_CTRL_Pin|SYS_POW_EN_Pin;
 80010ea:	2350      	movs	r3, #80	; 0x50
 80010ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ee:	2301      	movs	r3, #1
 80010f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f2:	2300      	movs	r3, #0
 80010f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f6:	2302      	movs	r3, #2
 80010f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010fa:	f107 0314 	add.w	r3, r7, #20
 80010fe:	4619      	mov	r1, r3
 8001100:	4872      	ldr	r0, [pc, #456]	; (80012cc <MX_GPIO_Init+0x2c8>)
 8001102:	f002 fbe7 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE5 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_0;
 8001106:	2321      	movs	r3, #33	; 0x21
 8001108:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800110a:	4b75      	ldr	r3, [pc, #468]	; (80012e0 <MX_GPIO_Init+0x2dc>)
 800110c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001112:	f107 0314 	add.w	r3, r7, #20
 8001116:	4619      	mov	r1, r3
 8001118:	486c      	ldr	r0, [pc, #432]	; (80012cc <MX_GPIO_Init+0x2c8>)
 800111a:	f002 fbdb 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 800111e:	f643 4307 	movw	r3, #15367	; 0x3c07
 8001122:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001124:	2303      	movs	r3, #3
 8001126:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001128:	f107 0314 	add.w	r3, r7, #20
 800112c:	4619      	mov	r1, r3
 800112e:	4868      	ldr	r0, [pc, #416]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 8001130:	f002 fbd0 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001134:	2308      	movs	r3, #8
 8001136:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001138:	2301      	movs	r3, #1
 800113a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800113c:	2301      	movs	r3, #1
 800113e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001140:	2303      	movs	r3, #3
 8001142:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	4619      	mov	r1, r3
 800114a:	4861      	ldr	r0, [pc, #388]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 800114c:	f002 fbc2 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACC_CHECK_Pin;
 8001150:	2301      	movs	r3, #1
 8001152:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001154:	2300      	movs	r3, #0
 8001156:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACC_CHECK_GPIO_Port, &GPIO_InitStruct);
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	4619      	mov	r1, r3
 8001162:	485c      	ldr	r0, [pc, #368]	; (80012d4 <MX_GPIO_Init+0x2d0>)
 8001164:	f002 fbb6 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001168:	2302      	movs	r3, #2
 800116a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800116c:	2303      	movs	r3, #3
 800116e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001170:	f107 0314 	add.w	r3, r7, #20
 8001174:	4619      	mov	r1, r3
 8001176:	4857      	ldr	r0, [pc, #348]	; (80012d4 <MX_GPIO_Init+0x2d0>)
 8001178:	f002 fbac 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 800117c:	2310      	movs	r3, #16
 800117e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001180:	2301      	movs	r3, #1
 8001182:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001184:	2301      	movs	r3, #1
 8001186:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001188:	2303      	movs	r3, #3
 800118a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800118c:	f107 0314 	add.w	r3, r7, #20
 8001190:	4619      	mov	r1, r3
 8001192:	4850      	ldr	r0, [pc, #320]	; (80012d4 <MX_GPIO_Init+0x2d0>)
 8001194:	f002 fb9e 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TEMP_CHECK_Pin|AUDIO_CHECK_Pin|POW_AMP1_CHECK_Pin;
 8001198:	2307      	movs	r3, #7
 800119a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800119c:	2300      	movs	r3, #0
 800119e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a4:	f107 0314 	add.w	r3, r7, #20
 80011a8:	4619      	mov	r1, r3
 80011aa:	484c      	ldr	r0, [pc, #304]	; (80012dc <MX_GPIO_Init+0x2d8>)
 80011ac:	f002 fb92 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PE11 */
  GPIO_InitStruct.Pin = PWR_AMP2_CHECK_Pin|POW_AMP3_CHECK_Pin|POW_AMP4_CHECK_Pin|GPIO_PIN_11;
 80011b0:	f44f 6338 	mov.w	r3, #2944	; 0xb80
 80011b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b6:	2300      	movs	r3, #0
 80011b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011be:	f107 0314 	add.w	r3, r7, #20
 80011c2:	4619      	mov	r1, r3
 80011c4:	4841      	ldr	r0, [pc, #260]	; (80012cc <MX_GPIO_Init+0x2c8>)
 80011c6:	f002 fb85 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_TX_Pin;
 80011ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d0:	2302      	movs	r3, #2
 80011d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011d4:	2303      	movs	r3, #3
 80011d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	4619      	mov	r1, r3
 80011de:	483e      	ldr	r0, [pc, #248]	; (80012d8 <MX_GPIO_Init+0x2d4>)
 80011e0:	f002 fb78 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_RX_Pin;
 80011e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);
 80011f2:	f107 0314 	add.w	r3, r7, #20
 80011f6:	4619      	mov	r1, r3
 80011f8:	4837      	ldr	r0, [pc, #220]	; (80012d8 <MX_GPIO_Init+0x2d4>)
 80011fa:	f002 fb6b 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD14 PD15 PD0
                           PD1 PD2 PD3 PD4
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 80011fe:	f24c 43ff 	movw	r3, #50431	; 0xc4ff
 8001202:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001204:	2303      	movs	r3, #3
 8001206:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001208:	f107 0314 	add.w	r3, r7, #20
 800120c:	4619      	mov	r1, r3
 800120e:	4832      	ldr	r0, [pc, #200]	; (80012d8 <MX_GPIO_Init+0x2d4>)
 8001210:	f002 fb60 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin;
 8001214:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001218:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121a:	2301      	movs	r3, #1
 800121c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121e:	2300      	movs	r3, #0
 8001220:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001222:	2302      	movs	r3, #2
 8001224:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	4619      	mov	r1, r3
 800122c:	482a      	ldr	r0, [pc, #168]	; (80012d8 <MX_GPIO_Init+0x2d4>)
 800122e:	f002 fb51 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_CTRL1_Pin|LED_CTRL2_Pin|POW_AMP_STANDBY_Pin|MUTE_Pin;
 8001232:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001236:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001238:	2301      	movs	r3, #1
 800123a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	2300      	movs	r3, #0
 800123e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001240:	2302      	movs	r3, #2
 8001242:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001244:	f107 0314 	add.w	r3, r7, #20
 8001248:	4619      	mov	r1, r3
 800124a:	4821      	ldr	r0, [pc, #132]	; (80012d0 <MX_GPIO_Init+0x2cc>)
 800124c:	f002 fb42 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BT_REST_Pin;
 8001250:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001254:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001256:	2301      	movs	r3, #1
 8001258:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125a:	2300      	movs	r3, #0
 800125c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125e:	2302      	movs	r3, #2
 8001260:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BT_REST_GPIO_Port, &GPIO_InitStruct);
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	4619      	mov	r1, r3
 8001268:	481a      	ldr	r0, [pc, #104]	; (80012d4 <MX_GPIO_Init+0x2d0>)
 800126a:	f002 fb33 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800126e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001272:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001274:	2301      	movs	r3, #1
 8001276:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127c:	2302      	movs	r3, #2
 800127e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	4815      	ldr	r0, [pc, #84]	; (80012dc <MX_GPIO_Init+0x2d8>)
 8001288:	f002 fb24 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_USART3_ENABLE();
 800128c:	4b15      	ldr	r3, [pc, #84]	; (80012e4 <MX_GPIO_Init+0x2e0>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
 8001292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001294:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
 800129a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80012a0:	627b      	str	r3, [r7, #36]	; 0x24
 80012a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a4:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80012a8:	627b      	str	r3, [r7, #36]	; 0x24
 80012aa:	4a0e      	ldr	r2, [pc, #56]	; (80012e4 <MX_GPIO_Init+0x2e0>)
 80012ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ae:	6053      	str	r3, [r2, #4]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 80012b0:	2200      	movs	r2, #0
 80012b2:	2103      	movs	r1, #3
 80012b4:	2017      	movs	r0, #23
 80012b6:	f001 fe60 	bl	8002f7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012ba:	2017      	movs	r0, #23
 80012bc:	f001 fe79 	bl	8002fb2 <HAL_NVIC_EnableIRQ>

}
 80012c0:	bf00      	nop
 80012c2:	3728      	adds	r7, #40	; 0x28
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40011800 	.word	0x40011800
 80012d0:	40011000 	.word	0x40011000
 80012d4:	40010800 	.word	0x40010800
 80012d8:	40011400 	.word	0x40011400
 80012dc:	40010c00 	.word	0x40010c00
 80012e0:	10210000 	.word	0x10210000
 80012e4:	40010000 	.word	0x40010000

080012e8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80012ec:	4b12      	ldr	r3, [pc, #72]	; (8001338 <MX_I2C1_Init+0x50>)
 80012ee:	4a13      	ldr	r2, [pc, #76]	; (800133c <MX_I2C1_Init+0x54>)
 80012f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012f2:	4b11      	ldr	r3, [pc, #68]	; (8001338 <MX_I2C1_Init+0x50>)
 80012f4:	4a12      	ldr	r2, [pc, #72]	; (8001340 <MX_I2C1_Init+0x58>)
 80012f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012f8:	4b0f      	ldr	r3, [pc, #60]	; (8001338 <MX_I2C1_Init+0x50>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012fe:	4b0e      	ldr	r3, [pc, #56]	; (8001338 <MX_I2C1_Init+0x50>)
 8001300:	2200      	movs	r2, #0
 8001302:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001304:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <MX_I2C1_Init+0x50>)
 8001306:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800130a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800130c:	4b0a      	ldr	r3, [pc, #40]	; (8001338 <MX_I2C1_Init+0x50>)
 800130e:	2200      	movs	r2, #0
 8001310:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001312:	4b09      	ldr	r3, [pc, #36]	; (8001338 <MX_I2C1_Init+0x50>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001318:	4b07      	ldr	r3, [pc, #28]	; (8001338 <MX_I2C1_Init+0x50>)
 800131a:	2200      	movs	r2, #0
 800131c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800131e:	4b06      	ldr	r3, [pc, #24]	; (8001338 <MX_I2C1_Init+0x50>)
 8001320:	2200      	movs	r2, #0
 8001322:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001324:	4804      	ldr	r0, [pc, #16]	; (8001338 <MX_I2C1_Init+0x50>)
 8001326:	f002 fc91 	bl	8003c4c <HAL_I2C_Init>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001330:	f000 f9ca 	bl	80016c8 <Error_Handler>
  }

}
 8001334:	bf00      	nop
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20004b74 	.word	0x20004b74
 800133c:	40005400 	.word	0x40005400
 8001340:	000186a0 	.word	0x000186a0

08001344 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8001348:	4b12      	ldr	r3, [pc, #72]	; (8001394 <MX_I2C2_Init+0x50>)
 800134a:	4a13      	ldr	r2, [pc, #76]	; (8001398 <MX_I2C2_Init+0x54>)
 800134c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800134e:	4b11      	ldr	r3, [pc, #68]	; (8001394 <MX_I2C2_Init+0x50>)
 8001350:	4a12      	ldr	r2, [pc, #72]	; (800139c <MX_I2C2_Init+0x58>)
 8001352:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001354:	4b0f      	ldr	r3, [pc, #60]	; (8001394 <MX_I2C2_Init+0x50>)
 8001356:	2200      	movs	r2, #0
 8001358:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800135a:	4b0e      	ldr	r3, [pc, #56]	; (8001394 <MX_I2C2_Init+0x50>)
 800135c:	2200      	movs	r2, #0
 800135e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001360:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <MX_I2C2_Init+0x50>)
 8001362:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001366:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001368:	4b0a      	ldr	r3, [pc, #40]	; (8001394 <MX_I2C2_Init+0x50>)
 800136a:	2200      	movs	r2, #0
 800136c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800136e:	4b09      	ldr	r3, [pc, #36]	; (8001394 <MX_I2C2_Init+0x50>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <MX_I2C2_Init+0x50>)
 8001376:	2200      	movs	r2, #0
 8001378:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800137a:	4b06      	ldr	r3, [pc, #24]	; (8001394 <MX_I2C2_Init+0x50>)
 800137c:	2200      	movs	r2, #0
 800137e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001380:	4804      	ldr	r0, [pc, #16]	; (8001394 <MX_I2C2_Init+0x50>)
 8001382:	f002 fc63 	bl	8003c4c <HAL_I2C_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800138c:	f000 f99c 	bl	80016c8 <Error_Handler>
  }

}
 8001390:	bf00      	nop
 8001392:	bd80      	pop	{r7, pc}
 8001394:	20004bc8 	.word	0x20004bc8
 8001398:	40005800 	.word	0x40005800
 800139c:	000186a0 	.word	0x000186a0

080013a0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08a      	sub	sp, #40	; 0x28
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a8:	f107 0318 	add.w	r3, r7, #24
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
 80013b4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a2b      	ldr	r2, [pc, #172]	; (8001468 <HAL_I2C_MspInit+0xc8>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d124      	bne.n	800140a <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c0:	4b2a      	ldr	r3, [pc, #168]	; (800146c <HAL_I2C_MspInit+0xcc>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	4a29      	ldr	r2, [pc, #164]	; (800146c <HAL_I2C_MspInit+0xcc>)
 80013c6:	f043 0308 	orr.w	r3, r3, #8
 80013ca:	6193      	str	r3, [r2, #24]
 80013cc:	4b27      	ldr	r3, [pc, #156]	; (800146c <HAL_I2C_MspInit+0xcc>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	f003 0308 	and.w	r3, r3, #8
 80013d4:	617b      	str	r3, [r7, #20]
 80013d6:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013d8:	23c0      	movs	r3, #192	; 0xc0
 80013da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013dc:	2312      	movs	r3, #18
 80013de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013e0:	2303      	movs	r3, #3
 80013e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e4:	f107 0318 	add.w	r3, r7, #24
 80013e8:	4619      	mov	r1, r3
 80013ea:	4821      	ldr	r0, [pc, #132]	; (8001470 <HAL_I2C_MspInit+0xd0>)
 80013ec:	f002 fa72 	bl	80038d4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013f0:	4b1e      	ldr	r3, [pc, #120]	; (800146c <HAL_I2C_MspInit+0xcc>)
 80013f2:	69db      	ldr	r3, [r3, #28]
 80013f4:	4a1d      	ldr	r2, [pc, #116]	; (800146c <HAL_I2C_MspInit+0xcc>)
 80013f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013fa:	61d3      	str	r3, [r2, #28]
 80013fc:	4b1b      	ldr	r3, [pc, #108]	; (800146c <HAL_I2C_MspInit+0xcc>)
 80013fe:	69db      	ldr	r3, [r3, #28]
 8001400:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001404:	613b      	str	r3, [r7, #16]
 8001406:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001408:	e029      	b.n	800145e <HAL_I2C_MspInit+0xbe>
  else if(i2cHandle->Instance==I2C2)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a19      	ldr	r2, [pc, #100]	; (8001474 <HAL_I2C_MspInit+0xd4>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d124      	bne.n	800145e <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001414:	4b15      	ldr	r3, [pc, #84]	; (800146c <HAL_I2C_MspInit+0xcc>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	4a14      	ldr	r2, [pc, #80]	; (800146c <HAL_I2C_MspInit+0xcc>)
 800141a:	f043 0308 	orr.w	r3, r3, #8
 800141e:	6193      	str	r3, [r2, #24]
 8001420:	4b12      	ldr	r3, [pc, #72]	; (800146c <HAL_I2C_MspInit+0xcc>)
 8001422:	699b      	ldr	r3, [r3, #24]
 8001424:	f003 0308 	and.w	r3, r3, #8
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 800142c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001430:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001432:	2312      	movs	r3, #18
 8001434:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001436:	2303      	movs	r3, #3
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800143a:	f107 0318 	add.w	r3, r7, #24
 800143e:	4619      	mov	r1, r3
 8001440:	480b      	ldr	r0, [pc, #44]	; (8001470 <HAL_I2C_MspInit+0xd0>)
 8001442:	f002 fa47 	bl	80038d4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001446:	4b09      	ldr	r3, [pc, #36]	; (800146c <HAL_I2C_MspInit+0xcc>)
 8001448:	69db      	ldr	r3, [r3, #28]
 800144a:	4a08      	ldr	r2, [pc, #32]	; (800146c <HAL_I2C_MspInit+0xcc>)
 800144c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001450:	61d3      	str	r3, [r2, #28]
 8001452:	4b06      	ldr	r3, [pc, #24]	; (800146c <HAL_I2C_MspInit+0xcc>)
 8001454:	69db      	ldr	r3, [r3, #28]
 8001456:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800145a:	60bb      	str	r3, [r7, #8]
 800145c:	68bb      	ldr	r3, [r7, #8]
}
 800145e:	bf00      	nop
 8001460:	3728      	adds	r7, #40	; 0x28
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40005400 	.word	0x40005400
 800146c:	40021000 	.word	0x40021000
 8001470:	40010c00 	.word	0x40010c00
 8001474:	40005800 	.word	0x40005800

08001478 <SysSoftware_Init>:
	//Bsp_ADC_Init();
	//Bsp_FLASH_Init();
	//Print_Init();
}
void SysSoftware_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
	SysDataInit();
 800147c:	f011 fa1c 	bl	80128b8 <SysDataInit>
	DspInit();
 8001480:	f00c faea 	bl	800da58 <DspInit>
	Check_Uart();
 8001484:	f00b fd20 	bl	800cec8 <Check_Uart>
}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}

0800148c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001490:	f000 ff4c 	bl	800232c <HAL_Init>

  /* USER CODE BEGIN Init */
  //SysHardware_Init();
  SysSoftware_Init();
 8001494:	f7ff fff0 	bl	8001478 <SysSoftware_Init>
  
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001498:	f000 f862 	bl	8001560 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800149c:	f7ff fdb2 	bl	8001004 <MX_GPIO_Init>
  MX_I2C1_Init();
 80014a0:	f7ff ff22 	bl	80012e8 <MX_I2C1_Init>
  MX_I2C2_Init();
 80014a4:	f7ff ff4e 	bl	8001344 <MX_I2C2_Init>
  MX_SPI1_Init();
 80014a8:	f000 f982 	bl	80017b0 <MX_SPI1_Init>
  MX_SPI2_Init();
 80014ac:	f000 f9b6 	bl	800181c <MX_SPI2_Init>
  MX_SPI3_Init();
 80014b0:	f000 f9ea 	bl	8001888 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80014b4:	f000 fdcc 	bl	8002050 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 80014b8:	f000 fd56 	bl	8001f68 <MX_TIM5_Init>
  MX_ADC1_Init();
 80014bc:	f7ff fb54 	bl	8000b68 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80014c0:	f000 fdf0 	bl	80020a4 <MX_USART2_UART_Init>
  MX_RTC_Init();
 80014c4:	f000 f906 	bl	80016d4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 80014c8:	4819      	ldr	r0, [pc, #100]	; (8001530 <main+0xa4>)
 80014ca:	f001 fbfb 	bl	8002cc4 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&AD_DMA,2); //DMAADCAD_DMA 0~3 ADC 0~3
 80014ce:	2202      	movs	r2, #2
 80014d0:	4918      	ldr	r1, [pc, #96]	; (8001534 <main+0xa8>)
 80014d2:	4817      	ldr	r0, [pc, #92]	; (8001530 <main+0xa4>)
 80014d4:	f001 f846 	bl	8002564 <HAL_ADC_Start_DMA>

  HAL_TIM_Base_Start_IT(&htim5);
 80014d8:	4817      	ldr	r0, [pc, #92]	; (8001538 <main+0xac>)
 80014da:	f005 fa6b 	bl	80069b4 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 80014de:	2201      	movs	r2, #1
 80014e0:	2110      	movs	r1, #16
 80014e2:	4816      	ldr	r0, [pc, #88]	; (800153c <main+0xb0>)
 80014e4:	f002 fb77 	bl	8003bd6 <HAL_GPIO_WritePin>

	//usartcubemxidleDMA
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);//idle
 80014e8:	4b15      	ldr	r3, [pc, #84]	; (8001540 <main+0xb4>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	68da      	ldr	r2, [r3, #12]
 80014ee:	4b14      	ldr	r3, [pc, #80]	; (8001540 <main+0xb4>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f042 0210 	orr.w	r2, r2, #16
 80014f6:	60da      	str	r2, [r3, #12]
  HAL_UART_Receive_DMA(&huart2,rx_buffer,BUFFER_SIZE);//DMArx_buffer
 80014f8:	2264      	movs	r2, #100	; 0x64
 80014fa:	4912      	ldr	r1, [pc, #72]	; (8001544 <main+0xb8>)
 80014fc:	4810      	ldr	r0, [pc, #64]	; (8001540 <main+0xb4>)
 80014fe:	f005 feab 	bl	8007258 <HAL_UART_Receive_DMA>

  /*##-1- Configure Alarm ####################################################*/
  /* Configure RTC Alarm */
  Set_RtcWorkStatus;
 8001502:	4a11      	ldr	r2, [pc, #68]	; (8001548 <main+0xbc>)
 8001504:	7993      	ldrb	r3, [r2, #6]
 8001506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800150a:	7193      	strb	r3, [r2, #6]
  SysWakeUp_SetAlarm(10);
 800150c:	200a      	movs	r0, #10
 800150e:	f010 f9f5 	bl	80118fc <SysWakeUp_SetAlarm>

  printf("APP Begin -- Software Version : %s \n", MCU_VERSION);
 8001512:	490e      	ldr	r1, [pc, #56]	; (800154c <main+0xc0>)
 8001514:	480e      	ldr	r0, [pc, #56]	; (8001550 <main+0xc4>)
 8001516:	f012 f811 	bl	801353c <iprintf>
  printf("Code generation time : %s %s \n", __DATE__, __TIME__);
 800151a:	4a0e      	ldr	r2, [pc, #56]	; (8001554 <main+0xc8>)
 800151c:	490e      	ldr	r1, [pc, #56]	; (8001558 <main+0xcc>)
 800151e:	480f      	ldr	r0, [pc, #60]	; (800155c <main+0xd0>)
 8001520:	f012 f80c 	bl	801353c <iprintf>
  //SPI_FLASH_ReadDeviceID();

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001524:	f7ff fc0c 	bl	8000d40 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8001528:	f008 ffa9 	bl	800a47e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800152c:	e7fe      	b.n	800152c <main+0xa0>
 800152e:	bf00      	nop
 8001530:	20004ad8 	.word	0x20004ad8
 8001534:	20004c5c 	.word	0x20004c5c
 8001538:	20004e00 	.word	0x20004e00
 800153c:	40010800 	.word	0x40010800
 8001540:	20004ff0 	.word	0x20004ff0
 8001544:	20004e88 	.word	0x20004e88
 8001548:	200067e0 	.word	0x200067e0
 800154c:	08016934 	.word	0x08016934
 8001550:	08016940 	.word	0x08016940
 8001554:	08016968 	.word	0x08016968
 8001558:	08016974 	.word	0x08016974
 800155c:	08016980 	.word	0x08016980

08001560 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b096      	sub	sp, #88	; 0x58
 8001564:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001566:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800156a:	2228      	movs	r2, #40	; 0x28
 800156c:	2100      	movs	r1, #0
 800156e:	4618      	mov	r0, r3
 8001570:	f011 ffdb 	bl	801352a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001574:	f107 031c 	add.w	r3, r7, #28
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]
 8001582:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
 8001590:	611a      	str	r2, [r3, #16]
 8001592:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001594:	2309      	movs	r3, #9
 8001596:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001598:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800159c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800159e:	2300      	movs	r3, #0
 80015a0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015a2:	2301      	movs	r3, #1
 80015a4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80015a6:	2301      	movs	r3, #1
 80015a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015aa:	2302      	movs	r3, #2
 80015ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015b2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015b4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80015b8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015be:	4618      	mov	r0, r3
 80015c0:	f003 fb46 	bl	8004c50 <HAL_RCC_OscConfig>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80015ca:	f000 f87d 	bl	80016c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ce:	230f      	movs	r3, #15
 80015d0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015d2:	2302      	movs	r3, #2
 80015d4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015d6:	2300      	movs	r3, #0
 80015d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015e0:	2300      	movs	r3, #0
 80015e2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015e4:	f107 031c 	add.w	r3, r7, #28
 80015e8:	2102      	movs	r1, #2
 80015ea:	4618      	mov	r0, r3
 80015ec:	f003 fdb0 	bl	8005150 <HAL_RCC_ClockConfig>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80015f6:	f000 f867 	bl	80016c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC
 80015fa:	2313      	movs	r3, #19
 80015fc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80015fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001602:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001604:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001608:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800160a:	2300      	movs	r3, #0
 800160c:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800160e:	1d3b      	adds	r3, r7, #4
 8001610:	4618      	mov	r0, r3
 8001612:	f003 ff69 	bl	80054e8 <HAL_RCCEx_PeriphCLKConfig>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800161c:	f000 f854 	bl	80016c8 <Error_Handler>
  }
}
 8001620:	bf00      	nop
 8001622:	3758      	adds	r7, #88	; 0x58
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <HAL_UART_RxCpltCallback>:
  * @param  hrtc : RTC handle
  * @retval None
  */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
	if((__HAL_UART_GET_FLAG(&huart2,UART_FLAG_IDLE) != RESET))//idle
 8001630:	4b19      	ldr	r3, [pc, #100]	; (8001698 <HAL_UART_RxCpltCallback+0x70>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0310 	and.w	r3, r3, #16
 800163a:	2b10      	cmp	r3, #16
 800163c:	d128      	bne.n	8001690 <HAL_UART_RxCpltCallback+0x68>
	{ 
		__HAL_UART_CLEAR_IDLEFLAG(&huart2);//?
 800163e:	2300      	movs	r3, #0
 8001640:	60bb      	str	r3, [r7, #8]
 8001642:	4b15      	ldr	r3, [pc, #84]	; (8001698 <HAL_UART_RxCpltCallback+0x70>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	4b13      	ldr	r3, [pc, #76]	; (8001698 <HAL_UART_RxCpltCallback+0x70>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	68bb      	ldr	r3, [r7, #8]
		HAL_UART_DMAStop(&huart2); //
 8001654:	4810      	ldr	r0, [pc, #64]	; (8001698 <HAL_UART_RxCpltCallback+0x70>)
 8001656:	f005 fe7f 	bl	8007358 <HAL_UART_DMAStop>

		//if(recv_end_flag ==1)	printf("Rec end \r\n");
		{
			//printf("rx_len=%d\r\n",rx_len);
			HAL_UART_Transmit(&huart2,rx_buffer, rx_len,0xFFFF);
 800165a:	4b10      	ldr	r3, [pc, #64]	; (800169c <HAL_UART_RxCpltCallback+0x74>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	b2db      	uxtb	r3, r3
 8001660:	b29a      	uxth	r2, r3
 8001662:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001666:	490e      	ldr	r1, [pc, #56]	; (80016a0 <HAL_UART_RxCpltCallback+0x78>)
 8001668:	480b      	ldr	r0, [pc, #44]	; (8001698 <HAL_UART_RxCpltCallback+0x70>)
 800166a:	f005 fd5c 	bl	8007126 <HAL_UART_Transmit>
			for(uint8_t i=0;i<BUFFER_SIZE;i++)
 800166e:	2300      	movs	r3, #0
 8001670:	73fb      	strb	r3, [r7, #15]
 8001672:	e002      	b.n	800167a <HAL_UART_RxCpltCallback+0x52>
 8001674:	7bfb      	ldrb	r3, [r7, #15]
 8001676:	3301      	adds	r3, #1
 8001678:	73fb      	strb	r3, [r7, #15]
 800167a:	7bfb      	ldrb	r3, [r7, #15]
 800167c:	2b63      	cmp	r3, #99	; 0x63
 800167e:	d9f9      	bls.n	8001674 <HAL_UART_RxCpltCallback+0x4c>
			{
				//printf("rx_buffer%d %x\r\n",i,rx_buffer[i]);
				//rx_buffer[i]=0;
			}
			rx_len=0;
 8001680:	4b06      	ldr	r3, [pc, #24]	; (800169c <HAL_UART_RxCpltCallback+0x74>)
 8001682:	2200      	movs	r2, #0
 8001684:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_DMA(&huart2,rx_buffer,BUFFER_SIZE);
 8001686:	2264      	movs	r2, #100	; 0x64
 8001688:	4905      	ldr	r1, [pc, #20]	; (80016a0 <HAL_UART_RxCpltCallback+0x78>)
 800168a:	4803      	ldr	r0, [pc, #12]	; (8001698 <HAL_UART_RxCpltCallback+0x70>)
 800168c:	f005 fde4 	bl	8007258 <HAL_UART_Receive_DMA>

	}

}
 8001690:	bf00      	nop
 8001692:	3710      	adds	r7, #16
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20004ff0 	.word	0x20004ff0
 800169c:	20005030 	.word	0x20005030
 80016a0:	20004e88 	.word	0x20004e88

080016a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a04      	ldr	r2, [pc, #16]	; (80016c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d101      	bne.n	80016ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80016b6:	f000 fe4f 	bl	8002358 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40012c00 	.word	0x40012c00

080016c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80016cc:	bf00      	nop
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr

080016d4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 80016da:	1d3b      	adds	r3, r7, #4
 80016dc:	2100      	movs	r1, #0
 80016de:	460a      	mov	r2, r1
 80016e0:	801a      	strh	r2, [r3, #0]
 80016e2:	460a      	mov	r2, r1
 80016e4:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80016e6:	2300      	movs	r3, #0
 80016e8:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80016ea:	4b1d      	ldr	r3, [pc, #116]	; (8001760 <MX_RTC_Init+0x8c>)
 80016ec:	4a1d      	ldr	r2, [pc, #116]	; (8001764 <MX_RTC_Init+0x90>)
 80016ee:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80016f0:	4b1b      	ldr	r3, [pc, #108]	; (8001760 <MX_RTC_Init+0x8c>)
 80016f2:	f04f 32ff 	mov.w	r2, #4294967295
 80016f6:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 80016f8:	4b19      	ldr	r3, [pc, #100]	; (8001760 <MX_RTC_Init+0x8c>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80016fe:	4818      	ldr	r0, [pc, #96]	; (8001760 <MX_RTC_Init+0x8c>)
 8001700:	f004 f890 	bl	8005824 <HAL_RTC_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 800170a:	f7ff ffdd 	bl	80016c8 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800170e:	2300      	movs	r3, #0
 8001710:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001712:	2300      	movs	r3, #0
 8001714:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001716:	2300      	movs	r3, #0
 8001718:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	2201      	movs	r2, #1
 800171e:	4619      	mov	r1, r3
 8001720:	480f      	ldr	r0, [pc, #60]	; (8001760 <MX_RTC_Init+0x8c>)
 8001722:	f004 f915 	bl	8005950 <HAL_RTC_SetTime>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 800172c:	f7ff ffcc 	bl	80016c8 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001730:	2301      	movs	r3, #1
 8001732:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001734:	2301      	movs	r3, #1
 8001736:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8001738:	2301      	movs	r3, #1
 800173a:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 800173c:	2300      	movs	r3, #0
 800173e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001740:	463b      	mov	r3, r7
 8001742:	2201      	movs	r2, #1
 8001744:	4619      	mov	r1, r3
 8001746:	4806      	ldr	r0, [pc, #24]	; (8001760 <MX_RTC_Init+0x8c>)
 8001748:	f004 fa72 	bl	8005c30 <HAL_RTC_SetDate>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8001752:	f7ff ffb9 	bl	80016c8 <Error_Handler>
  }

}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20004c64 	.word	0x20004c64
 8001764:	40002800 	.word	0x40002800

08001768 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a0b      	ldr	r2, [pc, #44]	; (80017a4 <HAL_RTC_MspInit+0x3c>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d110      	bne.n	800179c <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800177a:	f003 fa5d 	bl	8004c38 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800177e:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <HAL_RTC_MspInit+0x40>)
 8001780:	69db      	ldr	r3, [r3, #28]
 8001782:	4a09      	ldr	r2, [pc, #36]	; (80017a8 <HAL_RTC_MspInit+0x40>)
 8001784:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001788:	61d3      	str	r3, [r2, #28]
 800178a:	4b07      	ldr	r3, [pc, #28]	; (80017a8 <HAL_RTC_MspInit+0x40>)
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001796:	4b05      	ldr	r3, [pc, #20]	; (80017ac <HAL_RTC_MspInit+0x44>)
 8001798:	2201      	movs	r2, #1
 800179a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800179c:	bf00      	nop
 800179e:	3710      	adds	r7, #16
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40002800 	.word	0x40002800
 80017a8:	40021000 	.word	0x40021000
 80017ac:	4242043c 	.word	0x4242043c

080017b0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80017b4:	4b17      	ldr	r3, [pc, #92]	; (8001814 <MX_SPI1_Init+0x64>)
 80017b6:	4a18      	ldr	r2, [pc, #96]	; (8001818 <MX_SPI1_Init+0x68>)
 80017b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017ba:	4b16      	ldr	r3, [pc, #88]	; (8001814 <MX_SPI1_Init+0x64>)
 80017bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80017c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017c2:	4b14      	ldr	r3, [pc, #80]	; (8001814 <MX_SPI1_Init+0x64>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017c8:	4b12      	ldr	r3, [pc, #72]	; (8001814 <MX_SPI1_Init+0x64>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80017ce:	4b11      	ldr	r3, [pc, #68]	; (8001814 <MX_SPI1_Init+0x64>)
 80017d0:	2202      	movs	r2, #2
 80017d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80017d4:	4b0f      	ldr	r3, [pc, #60]	; (8001814 <MX_SPI1_Init+0x64>)
 80017d6:	2201      	movs	r2, #1
 80017d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017da:	4b0e      	ldr	r3, [pc, #56]	; (8001814 <MX_SPI1_Init+0x64>)
 80017dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80017e2:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <MX_SPI1_Init+0x64>)
 80017e4:	2220      	movs	r2, #32
 80017e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017e8:	4b0a      	ldr	r3, [pc, #40]	; (8001814 <MX_SPI1_Init+0x64>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017ee:	4b09      	ldr	r3, [pc, #36]	; (8001814 <MX_SPI1_Init+0x64>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017f4:	4b07      	ldr	r3, [pc, #28]	; (8001814 <MX_SPI1_Init+0x64>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017fa:	4b06      	ldr	r3, [pc, #24]	; (8001814 <MX_SPI1_Init+0x64>)
 80017fc:	220a      	movs	r2, #10
 80017fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001800:	4804      	ldr	r0, [pc, #16]	; (8001814 <MX_SPI1_Init+0x64>)
 8001802:	f004 fe21 	bl	8006448 <HAL_SPI_Init>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800180c:	f7ff ff5c 	bl	80016c8 <Error_Handler>
  }

}
 8001810:	bf00      	nop
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20004d28 	.word	0x20004d28
 8001818:	40013000 	.word	0x40013000

0800181c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001820:	4b17      	ldr	r3, [pc, #92]	; (8001880 <MX_SPI2_Init+0x64>)
 8001822:	4a18      	ldr	r2, [pc, #96]	; (8001884 <MX_SPI2_Init+0x68>)
 8001824:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001826:	4b16      	ldr	r3, [pc, #88]	; (8001880 <MX_SPI2_Init+0x64>)
 8001828:	f44f 7282 	mov.w	r2, #260	; 0x104
 800182c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800182e:	4b14      	ldr	r3, [pc, #80]	; (8001880 <MX_SPI2_Init+0x64>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001834:	4b12      	ldr	r3, [pc, #72]	; (8001880 <MX_SPI2_Init+0x64>)
 8001836:	2200      	movs	r2, #0
 8001838:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <MX_SPI2_Init+0x64>)
 800183c:	2200      	movs	r2, #0
 800183e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001840:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <MX_SPI2_Init+0x64>)
 8001842:	2200      	movs	r2, #0
 8001844:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001846:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <MX_SPI2_Init+0x64>)
 8001848:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800184c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800184e:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <MX_SPI2_Init+0x64>)
 8001850:	2200      	movs	r2, #0
 8001852:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001854:	4b0a      	ldr	r3, [pc, #40]	; (8001880 <MX_SPI2_Init+0x64>)
 8001856:	2200      	movs	r2, #0
 8001858:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800185a:	4b09      	ldr	r3, [pc, #36]	; (8001880 <MX_SPI2_Init+0x64>)
 800185c:	2200      	movs	r2, #0
 800185e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001860:	4b07      	ldr	r3, [pc, #28]	; (8001880 <MX_SPI2_Init+0x64>)
 8001862:	2200      	movs	r2, #0
 8001864:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001866:	4b06      	ldr	r3, [pc, #24]	; (8001880 <MX_SPI2_Init+0x64>)
 8001868:	220a      	movs	r2, #10
 800186a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800186c:	4804      	ldr	r0, [pc, #16]	; (8001880 <MX_SPI2_Init+0x64>)
 800186e:	f004 fdeb 	bl	8006448 <HAL_SPI_Init>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001878:	f7ff ff26 	bl	80016c8 <Error_Handler>
  }

}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20004c78 	.word	0x20004c78
 8001884:	40003800 	.word	0x40003800

08001888 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 800188c:	4b17      	ldr	r3, [pc, #92]	; (80018ec <MX_SPI3_Init+0x64>)
 800188e:	4a18      	ldr	r2, [pc, #96]	; (80018f0 <MX_SPI3_Init+0x68>)
 8001890:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001892:	4b16      	ldr	r3, [pc, #88]	; (80018ec <MX_SPI3_Init+0x64>)
 8001894:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001898:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800189a:	4b14      	ldr	r3, [pc, #80]	; (80018ec <MX_SPI3_Init+0x64>)
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80018a0:	4b12      	ldr	r3, [pc, #72]	; (80018ec <MX_SPI3_Init+0x64>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018a6:	4b11      	ldr	r3, [pc, #68]	; (80018ec <MX_SPI3_Init+0x64>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018ac:	4b0f      	ldr	r3, [pc, #60]	; (80018ec <MX_SPI3_Init+0x64>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80018b2:	4b0e      	ldr	r3, [pc, #56]	; (80018ec <MX_SPI3_Init+0x64>)
 80018b4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80018b8:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018ba:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <MX_SPI3_Init+0x64>)
 80018bc:	2200      	movs	r2, #0
 80018be:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018c0:	4b0a      	ldr	r3, [pc, #40]	; (80018ec <MX_SPI3_Init+0x64>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80018c6:	4b09      	ldr	r3, [pc, #36]	; (80018ec <MX_SPI3_Init+0x64>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018cc:	4b07      	ldr	r3, [pc, #28]	; (80018ec <MX_SPI3_Init+0x64>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80018d2:	4b06      	ldr	r3, [pc, #24]	; (80018ec <MX_SPI3_Init+0x64>)
 80018d4:	220a      	movs	r2, #10
 80018d6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80018d8:	4804      	ldr	r0, [pc, #16]	; (80018ec <MX_SPI3_Init+0x64>)
 80018da:	f004 fdb5 	bl	8006448 <HAL_SPI_Init>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80018e4:	f7ff fef0 	bl	80016c8 <Error_Handler>
  }

}
 80018e8:	bf00      	nop
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20004cd0 	.word	0x20004cd0
 80018f0:	40003c00 	.word	0x40003c00

080018f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08e      	sub	sp, #56	; 0x38
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a5f      	ldr	r2, [pc, #380]	; (8001a8c <HAL_SPI_MspInit+0x198>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d130      	bne.n	8001976 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001914:	4b5e      	ldr	r3, [pc, #376]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	4a5d      	ldr	r2, [pc, #372]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 800191a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800191e:	6193      	str	r3, [r2, #24]
 8001920:	4b5b      	ldr	r3, [pc, #364]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001928:	627b      	str	r3, [r7, #36]	; 0x24
 800192a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800192c:	4b58      	ldr	r3, [pc, #352]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	4a57      	ldr	r2, [pc, #348]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 8001932:	f043 0304 	orr.w	r3, r3, #4
 8001936:	6193      	str	r3, [r2, #24]
 8001938:	4b55      	ldr	r3, [pc, #340]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	f003 0304 	and.w	r3, r3, #4
 8001940:	623b      	str	r3, [r7, #32]
 8001942:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCLK_Pin|SPI1_MOSI_Pin;
 8001944:	23a0      	movs	r3, #160	; 0xa0
 8001946:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001948:	2302      	movs	r3, #2
 800194a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800194c:	2303      	movs	r3, #3
 800194e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001950:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001954:	4619      	mov	r1, r3
 8001956:	484f      	ldr	r0, [pc, #316]	; (8001a94 <HAL_SPI_MspInit+0x1a0>)
 8001958:	f001 ffbc 	bl	80038d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 800195c:	2340      	movs	r3, #64	; 0x40
 800195e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001960:	2300      	movs	r3, #0
 8001962:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8001968:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800196c:	4619      	mov	r1, r3
 800196e:	4849      	ldr	r0, [pc, #292]	; (8001a94 <HAL_SPI_MspInit+0x1a0>)
 8001970:	f001 ffb0 	bl	80038d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001974:	e085      	b.n	8001a82 <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI2)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a47      	ldr	r2, [pc, #284]	; (8001a98 <HAL_SPI_MspInit+0x1a4>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d132      	bne.n	80019e6 <HAL_SPI_MspInit+0xf2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001980:	4b43      	ldr	r3, [pc, #268]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 8001982:	69db      	ldr	r3, [r3, #28]
 8001984:	4a42      	ldr	r2, [pc, #264]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 8001986:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800198a:	61d3      	str	r3, [r2, #28]
 800198c:	4b40      	ldr	r3, [pc, #256]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 800198e:	69db      	ldr	r3, [r3, #28]
 8001990:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001994:	61fb      	str	r3, [r7, #28]
 8001996:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001998:	4b3d      	ldr	r3, [pc, #244]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 800199a:	699b      	ldr	r3, [r3, #24]
 800199c:	4a3c      	ldr	r2, [pc, #240]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 800199e:	f043 0308 	orr.w	r3, r3, #8
 80019a2:	6193      	str	r3, [r2, #24]
 80019a4:	4b3a      	ldr	r3, [pc, #232]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 80019a6:	699b      	ldr	r3, [r3, #24]
 80019a8:	f003 0308 	and.w	r3, r3, #8
 80019ac:	61bb      	str	r3, [r7, #24]
 80019ae:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = SPI0_CS_Pin|SPI0_SCLK_Pin|SPI0_MISI_Pin;
 80019b0:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80019b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b6:	2302      	movs	r3, #2
 80019b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019ba:	2303      	movs	r3, #3
 80019bc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019c2:	4619      	mov	r1, r3
 80019c4:	4835      	ldr	r0, [pc, #212]	; (8001a9c <HAL_SPI_MspInit+0x1a8>)
 80019c6:	f001 ff85 	bl	80038d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI0_MISO_Pin;
 80019ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80019ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d0:	2300      	movs	r3, #0
 80019d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d4:	2300      	movs	r3, #0
 80019d6:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI0_MISO_GPIO_Port, &GPIO_InitStruct);
 80019d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019dc:	4619      	mov	r1, r3
 80019de:	482f      	ldr	r0, [pc, #188]	; (8001a9c <HAL_SPI_MspInit+0x1a8>)
 80019e0:	f001 ff78 	bl	80038d4 <HAL_GPIO_Init>
}
 80019e4:	e04d      	b.n	8001a82 <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI3)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a2d      	ldr	r2, [pc, #180]	; (8001aa0 <HAL_SPI_MspInit+0x1ac>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d148      	bne.n	8001a82 <HAL_SPI_MspInit+0x18e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80019f0:	4b27      	ldr	r3, [pc, #156]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 80019f2:	69db      	ldr	r3, [r3, #28]
 80019f4:	4a26      	ldr	r2, [pc, #152]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 80019f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80019fa:	61d3      	str	r3, [r2, #28]
 80019fc:	4b24      	ldr	r3, [pc, #144]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 80019fe:	69db      	ldr	r3, [r3, #28]
 8001a00:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a04:	617b      	str	r3, [r7, #20]
 8001a06:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a08:	4b21      	ldr	r3, [pc, #132]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	4a20      	ldr	r2, [pc, #128]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 8001a0e:	f043 0304 	orr.w	r3, r3, #4
 8001a12:	6193      	str	r3, [r2, #24]
 8001a14:	4b1e      	ldr	r3, [pc, #120]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	f003 0304 	and.w	r3, r3, #4
 8001a1c:	613b      	str	r3, [r7, #16]
 8001a1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a20:	4b1b      	ldr	r3, [pc, #108]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	4a1a      	ldr	r2, [pc, #104]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 8001a26:	f043 0308 	orr.w	r3, r3, #8
 8001a2a:	6193      	str	r3, [r2, #24]
 8001a2c:	4b18      	ldr	r3, [pc, #96]	; (8001a90 <HAL_SPI_MspInit+0x19c>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	f003 0308 	and.w	r3, r3, #8
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8001a38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a3c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3e:	2302      	movs	r3, #2
 8001a40:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a42:	2303      	movs	r3, #3
 8001a44:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8001a46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4811      	ldr	r0, [pc, #68]	; (8001a94 <HAL_SPI_MspInit+0x1a0>)
 8001a4e:	f001 ff41 	bl	80038d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_SCLK_Pin|SPI3_MOSI_Pin;
 8001a52:	2328      	movs	r3, #40	; 0x28
 8001a54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a56:	2302      	movs	r3, #2
 8001a58:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a62:	4619      	mov	r1, r3
 8001a64:	480d      	ldr	r0, [pc, #52]	; (8001a9c <HAL_SPI_MspInit+0x1a8>)
 8001a66:	f001 ff35 	bl	80038d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_MISO_Pin;
 8001a6a:	2310      	movs	r3, #16
 8001a6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI3_MISO_GPIO_Port, &GPIO_InitStruct);
 8001a76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4807      	ldr	r0, [pc, #28]	; (8001a9c <HAL_SPI_MspInit+0x1a8>)
 8001a7e:	f001 ff29 	bl	80038d4 <HAL_GPIO_Init>
}
 8001a82:	bf00      	nop
 8001a84:	3738      	adds	r7, #56	; 0x38
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40013000 	.word	0x40013000
 8001a90:	40021000 	.word	0x40021000
 8001a94:	40010800 	.word	0x40010800
 8001a98:	40003800 	.word	0x40003800
 8001a9c:	40010c00 	.word	0x40010c00
 8001aa0:	40003c00 	.word	0x40003c00

08001aa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001aaa:	4b18      	ldr	r3, [pc, #96]	; (8001b0c <HAL_MspInit+0x68>)
 8001aac:	699b      	ldr	r3, [r3, #24]
 8001aae:	4a17      	ldr	r2, [pc, #92]	; (8001b0c <HAL_MspInit+0x68>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6193      	str	r3, [r2, #24]
 8001ab6:	4b15      	ldr	r3, [pc, #84]	; (8001b0c <HAL_MspInit+0x68>)
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	60bb      	str	r3, [r7, #8]
 8001ac0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac2:	4b12      	ldr	r3, [pc, #72]	; (8001b0c <HAL_MspInit+0x68>)
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	4a11      	ldr	r2, [pc, #68]	; (8001b0c <HAL_MspInit+0x68>)
 8001ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001acc:	61d3      	str	r3, [r2, #28]
 8001ace:	4b0f      	ldr	r3, [pc, #60]	; (8001b0c <HAL_MspInit+0x68>)
 8001ad0:	69db      	ldr	r3, [r3, #28]
 8001ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ada:	2200      	movs	r2, #0
 8001adc:	210f      	movs	r1, #15
 8001ade:	f06f 0001 	mvn.w	r0, #1
 8001ae2:	f001 fa4a 	bl	8002f7a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ae6:	4b0a      	ldr	r3, [pc, #40]	; (8001b10 <HAL_MspInit+0x6c>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	4a04      	ldr	r2, [pc, #16]	; (8001b10 <HAL_MspInit+0x6c>)
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b02:	bf00      	nop
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	40010000 	.word	0x40010000

08001b14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b08c      	sub	sp, #48	; 0x30
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001b24:	2200      	movs	r2, #0
 8001b26:	6879      	ldr	r1, [r7, #4]
 8001b28:	2019      	movs	r0, #25
 8001b2a:	f001 fa26 	bl	8002f7a <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001b2e:	2019      	movs	r0, #25
 8001b30:	f001 fa3f 	bl	8002fb2 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001b34:	4b1e      	ldr	r3, [pc, #120]	; (8001bb0 <HAL_InitTick+0x9c>)
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	4a1d      	ldr	r2, [pc, #116]	; (8001bb0 <HAL_InitTick+0x9c>)
 8001b3a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b3e:	6193      	str	r3, [r2, #24]
 8001b40:	4b1b      	ldr	r3, [pc, #108]	; (8001bb0 <HAL_InitTick+0x9c>)
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b4c:	f107 0210 	add.w	r2, r7, #16
 8001b50:	f107 0314 	add.w	r3, r7, #20
 8001b54:	4611      	mov	r1, r2
 8001b56:	4618      	mov	r0, r3
 8001b58:	f003 fc78 	bl	800544c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001b5c:	f003 fc62 	bl	8005424 <HAL_RCC_GetPCLK2Freq>
 8001b60:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b64:	4a13      	ldr	r2, [pc, #76]	; (8001bb4 <HAL_InitTick+0xa0>)
 8001b66:	fba2 2303 	umull	r2, r3, r2, r3
 8001b6a:	0c9b      	lsrs	r3, r3, #18
 8001b6c:	3b01      	subs	r3, #1
 8001b6e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001b70:	4b11      	ldr	r3, [pc, #68]	; (8001bb8 <HAL_InitTick+0xa4>)
 8001b72:	4a12      	ldr	r2, [pc, #72]	; (8001bbc <HAL_InitTick+0xa8>)
 8001b74:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001b76:	4b10      	ldr	r3, [pc, #64]	; (8001bb8 <HAL_InitTick+0xa4>)
 8001b78:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b7c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001b7e:	4a0e      	ldr	r2, [pc, #56]	; (8001bb8 <HAL_InitTick+0xa4>)
 8001b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b82:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001b84:	4b0c      	ldr	r3, [pc, #48]	; (8001bb8 <HAL_InitTick+0xa4>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b8a:	4b0b      	ldr	r3, [pc, #44]	; (8001bb8 <HAL_InitTick+0xa4>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001b90:	4809      	ldr	r0, [pc, #36]	; (8001bb8 <HAL_InitTick+0xa4>)
 8001b92:	f004 fee4 	bl	800695e <HAL_TIM_Base_Init>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d104      	bne.n	8001ba6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001b9c:	4806      	ldr	r0, [pc, #24]	; (8001bb8 <HAL_InitTick+0xa4>)
 8001b9e:	f004 ff09 	bl	80069b4 <HAL_TIM_Base_Start_IT>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	e000      	b.n	8001ba8 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3730      	adds	r7, #48	; 0x30
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	431bde83 	.word	0x431bde83
 8001bb8:	20004d80 	.word	0x20004d80
 8001bbc:	40012c00 	.word	0x40012c00

08001bc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bc80      	pop	{r7}
 8001bca:	4770      	bx	lr

08001bcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bd0:	e7fe      	b.n	8001bd0 <HardFault_Handler+0x4>

08001bd2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bd6:	e7fe      	b.n	8001bd6 <MemManage_Handler+0x4>

08001bd8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bdc:	e7fe      	b.n	8001bdc <BusFault_Handler+0x4>

08001bde <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bde:	b480      	push	{r7}
 8001be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001be2:	e7fe      	b.n	8001be2 <UsageFault_Handler+0x4>

08001be4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001be8:	bf00      	nop
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr

08001bf0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001bf4:	4802      	ldr	r0, [pc, #8]	; (8001c00 <DMA1_Channel1_IRQHandler+0x10>)
 8001bf6:	f001 fc03 	bl	8003400 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	20004b08 	.word	0x20004b08

08001c04 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001c08:	4802      	ldr	r0, [pc, #8]	; (8001c14 <DMA1_Channel6_IRQHandler+0x10>)
 8001c0a:	f001 fbf9 	bl	8003400 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20004e40 	.word	0x20004e40

08001c18 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001c1c:	4802      	ldr	r0, [pc, #8]	; (8001c28 <DMA1_Channel7_IRQHandler+0x10>)
 8001c1e:	f001 fbef 	bl	8003400 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	20004eec 	.word	0x20004eec

08001c2c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c30:	4802      	ldr	r0, [pc, #8]	; (8001c3c <ADC1_2_IRQHandler+0x10>)
 8001c32:	f000 fd75 	bl	8002720 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20004ad8 	.word	0x20004ad8

08001c40 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001c44:	4802      	ldr	r0, [pc, #8]	; (8001c50 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8001c46:	f002 fa30 	bl	80040aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	20006df0 	.word	0x20006df0

08001c54 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001c58:	4802      	ldr	r0, [pc, #8]	; (8001c64 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001c5a:	f002 fa26 	bl	80040aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20006df0 	.word	0x20006df0

08001c68 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	unsigned char i;
  ulHighFrequencyTimerTicks1++;
 8001c6e:	4b18      	ldr	r3, [pc, #96]	; (8001cd0 <EXTI9_5_IRQHandler+0x68>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	3301      	adds	r3, #1
 8001c74:	4a16      	ldr	r2, [pc, #88]	; (8001cd0 <EXTI9_5_IRQHandler+0x68>)
 8001c76:	6013      	str	r3, [r2, #0]
	//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
  //else
  	//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
	//printf("EXTI9_5_IRQHandler1:%x \r\n",ulHighFrequencyTimerTicks1);

	  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_5) != 0x00u)
 8001c78:	4b16      	ldr	r3, [pc, #88]	; (8001cd4 <EXTI9_5_IRQHandler+0x6c>)
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	f003 0320 	and.w	r3, r3, #32
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d01d      	beq.n	8001cc0 <EXTI9_5_IRQHandler+0x58>
	  {
	  
		  	//printf("EXTI9_5_IRQHandler2:%x \r\n",ulHighFrequencyTimerTicks1);
			for(i = 0; i< 64; i++)
 8001c84:	2300      	movs	r3, #0
 8001c86:	71fb      	strb	r3, [r7, #7]
 8001c88:	e012      	b.n	8001cb0 <EXTI9_5_IRQHandler+0x48>
			{		 
				USB_Tx_Buf[i]= 0x30+i%10;
 8001c8a:	79fa      	ldrb	r2, [r7, #7]
 8001c8c:	4b12      	ldr	r3, [pc, #72]	; (8001cd8 <EXTI9_5_IRQHandler+0x70>)
 8001c8e:	fba3 1302 	umull	r1, r3, r3, r2
 8001c92:	08d9      	lsrs	r1, r3, #3
 8001c94:	460b      	mov	r3, r1
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	440b      	add	r3, r1
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	3230      	adds	r2, #48	; 0x30
 8001ca4:	b2d1      	uxtb	r1, r2
 8001ca6:	4a0d      	ldr	r2, [pc, #52]	; (8001cdc <EXTI9_5_IRQHandler+0x74>)
 8001ca8:	54d1      	strb	r1, [r2, r3]
			for(i = 0; i< 64; i++)
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	3301      	adds	r3, #1
 8001cae:	71fb      	strb	r3, [r7, #7]
 8001cb0:	79fb      	ldrb	r3, [r7, #7]
 8001cb2:	2b3f      	cmp	r3, #63	; 0x3f
 8001cb4:	d9e9      	bls.n	8001c8a <EXTI9_5_IRQHandler+0x22>
			}
		  USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_Tx_Buf, sizeof(USB_Tx_Buf));
 8001cb6:	2240      	movs	r2, #64	; 0x40
 8001cb8:	4908      	ldr	r1, [pc, #32]	; (8001cdc <EXTI9_5_IRQHandler+0x74>)
 8001cba:	4809      	ldr	r0, [pc, #36]	; (8001ce0 <EXTI9_5_IRQHandler+0x78>)
 8001cbc:	f007 fa6e 	bl	800919c <USBD_CUSTOM_HID_SendReport>
	  }

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001cc0:	2020      	movs	r0, #32
 8001cc2:	f001 ffa1 	bl	8003c08 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */


  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20004b58 	.word	0x20004b58
 8001cd4:	40010400 	.word	0x40010400
 8001cd8:	cccccccd 	.word	0xcccccccd
 8001cdc:	20004dc0 	.word	0x20004dc0
 8001ce0:	2000692c 	.word	0x2000692c

08001ce4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
  {
  
	  Sys.TimeCounter++;
 8001ce8:	4b2a      	ldr	r3, [pc, #168]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	3301      	adds	r3, #1
 8001cee:	4a29      	ldr	r2, [pc, #164]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001cf0:	6093      	str	r3, [r2, #8]
	  /*F_1ms_Set;
	  if(Sys.TimeCounter%2==0)
		  F_2ms_Set;
	  if(Sys.TimeCounter%4==0)*/
		  F_4ms_Set;
 8001cf2:	4b28      	ldr	r3, [pc, #160]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	f043 0304 	orr.w	r3, r3, #4
 8001cfa:	b2da      	uxtb	r2, r3
 8001cfc:	4b25      	ldr	r3, [pc, #148]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001cfe:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter%2==0)
 8001d00:	4b24      	ldr	r3, [pc, #144]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f003 0301 	and.w	r3, r3, #1
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d106      	bne.n	8001d1a <TIM1_UP_IRQHandler+0x36>
		  F_8ms_Set;
 8001d0c:	4b21      	ldr	r3, [pc, #132]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	f043 0308 	orr.w	r3, r3, #8
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	4b1f      	ldr	r3, [pc, #124]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d18:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter%4==0)
 8001d1a:	4b1e      	ldr	r3, [pc, #120]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f003 0303 	and.w	r3, r3, #3
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d106      	bne.n	8001d34 <TIM1_UP_IRQHandler+0x50>
		  F_16ms_Set;
 8001d26:	4b1b      	ldr	r3, [pc, #108]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	f043 0310 	orr.w	r3, r3, #16
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	4b18      	ldr	r3, [pc, #96]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d32:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter%8==0)
 8001d34:	4b17      	ldr	r3, [pc, #92]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 0307 	and.w	r3, r3, #7
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d106      	bne.n	8001d4e <TIM1_UP_IRQHandler+0x6a>
		  F_32ms_Set;
 8001d40:	4b14      	ldr	r3, [pc, #80]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	f043 0320 	orr.w	r3, r3, #32
 8001d48:	b2da      	uxtb	r2, r3
 8001d4a:	4b12      	ldr	r3, [pc, #72]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d4c:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter%25==0)
 8001d4e:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d50:	6899      	ldr	r1, [r3, #8]
 8001d52:	4b11      	ldr	r3, [pc, #68]	; (8001d98 <TIM1_UP_IRQHandler+0xb4>)
 8001d54:	fba3 2301 	umull	r2, r3, r3, r1
 8001d58:	08da      	lsrs	r2, r3, #3
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	4413      	add	r3, r2
 8001d60:	009a      	lsls	r2, r3, #2
 8001d62:	4413      	add	r3, r2
 8001d64:	1aca      	subs	r2, r1, r3
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d106      	bne.n	8001d78 <TIM1_UP_IRQHandler+0x94>
		  F_100ms_Set;
 8001d6a:	4b0a      	ldr	r3, [pc, #40]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	4b07      	ldr	r3, [pc, #28]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d76:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter==3000)
 8001d78:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d102      	bne.n	8001d8a <TIM1_UP_IRQHandler+0xa6>
		  Sys.TimeCounter=0;
 8001d84:	4b03      	ldr	r3, [pc, #12]	; (8001d94 <TIM1_UP_IRQHandler+0xb0>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	609a      	str	r2, [r3, #8]
  
  }

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d8a:	4804      	ldr	r0, [pc, #16]	; (8001d9c <TIM1_UP_IRQHandler+0xb8>)
 8001d8c:	f004 fe35 	bl	80069fa <HAL_TIM_IRQHandler>
//  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//  else
//	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001d90:	bf00      	nop
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	200067e0 	.word	0x200067e0
 8001d98:	51eb851f 	.word	0x51eb851f
 8001d9c:	20004d80 	.word	0x20004d80

08001da0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001da4:	4802      	ldr	r0, [pc, #8]	; (8001db0 <USART2_IRQHandler+0x10>)
 8001da6:	f005 fb33 	bl	8007410 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20004ff0 	.word	0x20004ff0

08001db4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001db8:	4804      	ldr	r0, [pc, #16]	; (8001dcc <TIM5_IRQHandler+0x18>)
 8001dba:	f004 fe1e 	bl	80069fa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */
  //50uS
  ulHighFrequencyTimerTicks++;
 8001dbe:	4b04      	ldr	r3, [pc, #16]	; (8001dd0 <TIM5_IRQHandler+0x1c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	4a02      	ldr	r2, [pc, #8]	; (8001dd0 <TIM5_IRQHandler+0x1c>)
 8001dc6:	6013      	str	r3, [r2, #0]
//	  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//else
//		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM5_IRQn 1 */
}
 8001dc8:	bf00      	nop
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	20004e00 	.word	0x20004e00
 8001dd0:	20004b5c 	.word	0x20004b5c

08001dd4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]
 8001de4:	e00a      	b.n	8001dfc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001de6:	f3af 8000 	nop.w
 8001dea:	4601      	mov	r1, r0
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	1c5a      	adds	r2, r3, #1
 8001df0:	60ba      	str	r2, [r7, #8]
 8001df2:	b2ca      	uxtb	r2, r1
 8001df4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	617b      	str	r3, [r7, #20]
 8001dfc:	697a      	ldr	r2, [r7, #20]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	dbf0      	blt.n	8001de6 <_read+0x12>
	}

return len;
 8001e04:	687b      	ldr	r3, [r7, #4]
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b086      	sub	sp, #24
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	60f8      	str	r0, [r7, #12]
 8001e16:	60b9      	str	r1, [r7, #8]
 8001e18:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
 8001e1e:	e009      	b.n	8001e34 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	1c5a      	adds	r2, r3, #1
 8001e24:	60ba      	str	r2, [r7, #8]
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f000 fa47 	bl	80022bc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	3301      	adds	r3, #1
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	697a      	ldr	r2, [r7, #20]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	dbf1      	blt.n	8001e20 <_write+0x12>
	}
	return len;
 8001e3c:	687b      	ldr	r3, [r7, #4]
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <_close>:

int _close(int file)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
	return -1;
 8001e4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bc80      	pop	{r7}
 8001e5a:	4770      	bx	lr

08001e5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e6c:	605a      	str	r2, [r3, #4]
	return 0;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr

08001e7a <_isatty>:

int _isatty(int file)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b083      	sub	sp, #12
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
	return 1;
 8001e82:	2301      	movs	r3, #1
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr

08001e8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	b085      	sub	sp, #20
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	60f8      	str	r0, [r7, #12]
 8001e96:	60b9      	str	r1, [r7, #8]
 8001e98:	607a      	str	r2, [r7, #4]
	return 0;
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bc80      	pop	{r7}
 8001ea4:	4770      	bx	lr
	...

08001ea8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001eb0:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <_sbrk+0x50>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d102      	bne.n	8001ebe <_sbrk+0x16>
		heap_end = &end;
 8001eb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ef8 <_sbrk+0x50>)
 8001eba:	4a10      	ldr	r2, [pc, #64]	; (8001efc <_sbrk+0x54>)
 8001ebc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	; (8001ef8 <_sbrk+0x50>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	; (8001ef8 <_sbrk+0x50>)
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4413      	add	r3, r2
 8001ecc:	466a      	mov	r2, sp
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d907      	bls.n	8001ee2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001ed2:	f011 faf5 	bl	80134c0 <__errno>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	230c      	movs	r3, #12
 8001eda:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001edc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ee0:	e006      	b.n	8001ef0 <_sbrk+0x48>
	}

	heap_end += incr;
 8001ee2:	4b05      	ldr	r3, [pc, #20]	; (8001ef8 <_sbrk+0x50>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4413      	add	r3, r2
 8001eea:	4a03      	ldr	r2, [pc, #12]	; (8001ef8 <_sbrk+0x50>)
 8001eec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001eee:	68fb      	ldr	r3, [r7, #12]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	2000053c 	.word	0x2000053c
 8001efc:	20007060 	.word	0x20007060

08001f00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001f04:	4b15      	ldr	r3, [pc, #84]	; (8001f5c <SystemInit+0x5c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a14      	ldr	r2, [pc, #80]	; (8001f5c <SystemInit+0x5c>)
 8001f0a:	f043 0301 	orr.w	r3, r3, #1
 8001f0e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001f10:	4b12      	ldr	r3, [pc, #72]	; (8001f5c <SystemInit+0x5c>)
 8001f12:	685a      	ldr	r2, [r3, #4]
 8001f14:	4911      	ldr	r1, [pc, #68]	; (8001f5c <SystemInit+0x5c>)
 8001f16:	4b12      	ldr	r3, [pc, #72]	; (8001f60 <SystemInit+0x60>)
 8001f18:	4013      	ands	r3, r2
 8001f1a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001f1c:	4b0f      	ldr	r3, [pc, #60]	; (8001f5c <SystemInit+0x5c>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a0e      	ldr	r2, [pc, #56]	; (8001f5c <SystemInit+0x5c>)
 8001f22:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001f26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f2a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001f2c:	4b0b      	ldr	r3, [pc, #44]	; (8001f5c <SystemInit+0x5c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a0a      	ldr	r2, [pc, #40]	; (8001f5c <SystemInit+0x5c>)
 8001f32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f36:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001f38:	4b08      	ldr	r3, [pc, #32]	; (8001f5c <SystemInit+0x5c>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	4a07      	ldr	r2, [pc, #28]	; (8001f5c <SystemInit+0x5c>)
 8001f3e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001f42:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001f44:	4b05      	ldr	r3, [pc, #20]	; (8001f5c <SystemInit+0x5c>)
 8001f46:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001f4a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001f4c:	4b05      	ldr	r3, [pc, #20]	; (8001f64 <SystemInit+0x64>)
 8001f4e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f52:	609a      	str	r2, [r3, #8]
#endif 
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	f8ff0000 	.word	0xf8ff0000
 8001f64:	e000ed00 	.word	0xe000ed00

08001f68 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f6e:	f107 0308 	add.w	r3, r7, #8
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]
 8001f78:	609a      	str	r2, [r3, #8]
 8001f7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f7c:	463b      	mov	r3, r7
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8001f84:	4b1d      	ldr	r3, [pc, #116]	; (8001ffc <MX_TIM5_Init+0x94>)
 8001f86:	4a1e      	ldr	r2, [pc, #120]	; (8002000 <MX_TIM5_Init+0x98>)
 8001f88:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001f8a:	4b1c      	ldr	r3, [pc, #112]	; (8001ffc <MX_TIM5_Init+0x94>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f90:	4b1a      	ldr	r3, [pc, #104]	; (8001ffc <MX_TIM5_Init+0x94>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xe00;
 8001f96:	4b19      	ldr	r3, [pc, #100]	; (8001ffc <MX_TIM5_Init+0x94>)
 8001f98:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8001f9c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f9e:	4b17      	ldr	r3, [pc, #92]	; (8001ffc <MX_TIM5_Init+0x94>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa4:	4b15      	ldr	r3, [pc, #84]	; (8001ffc <MX_TIM5_Init+0x94>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001faa:	4814      	ldr	r0, [pc, #80]	; (8001ffc <MX_TIM5_Init+0x94>)
 8001fac:	f004 fcd7 	bl	800695e <HAL_TIM_Base_Init>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001fb6:	f7ff fb87 	bl	80016c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fbe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001fc0:	f107 0308 	add.w	r3, r7, #8
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	480d      	ldr	r0, [pc, #52]	; (8001ffc <MX_TIM5_Init+0x94>)
 8001fc8:	f004 fe1f 	bl	8006c0a <HAL_TIM_ConfigClockSource>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001fd2:	f7ff fb79 	bl	80016c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001fde:	463b      	mov	r3, r7
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4806      	ldr	r0, [pc, #24]	; (8001ffc <MX_TIM5_Init+0x94>)
 8001fe4:	f004 fffc 	bl	8006fe0 <HAL_TIMEx_MasterConfigSynchronization>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001fee:	f7ff fb6b 	bl	80016c8 <Error_Handler>
  }

}
 8001ff2:	bf00      	nop
 8001ff4:	3718      	adds	r7, #24
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20004e00 	.word	0x20004e00
 8002000:	40000c00 	.word	0x40000c00

08002004 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a0d      	ldr	r2, [pc, #52]	; (8002048 <HAL_TIM_Base_MspInit+0x44>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d113      	bne.n	800203e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002016:	4b0d      	ldr	r3, [pc, #52]	; (800204c <HAL_TIM_Base_MspInit+0x48>)
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	4a0c      	ldr	r2, [pc, #48]	; (800204c <HAL_TIM_Base_MspInit+0x48>)
 800201c:	f043 0308 	orr.w	r3, r3, #8
 8002020:	61d3      	str	r3, [r2, #28]
 8002022:	4b0a      	ldr	r3, [pc, #40]	; (800204c <HAL_TIM_Base_MspInit+0x48>)
 8002024:	69db      	ldr	r3, [r3, #28]
 8002026:	f003 0308 	and.w	r3, r3, #8
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 800202e:	2200      	movs	r2, #0
 8002030:	2103      	movs	r1, #3
 8002032:	2032      	movs	r0, #50	; 0x32
 8002034:	f000 ffa1 	bl	8002f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002038:	2032      	movs	r0, #50	; 0x32
 800203a:	f000 ffba 	bl	8002fb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800203e:	bf00      	nop
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40000c00 	.word	0x40000c00
 800204c:	40021000 	.word	0x40021000

08002050 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002054:	4b11      	ldr	r3, [pc, #68]	; (800209c <MX_USART1_UART_Init+0x4c>)
 8002056:	4a12      	ldr	r2, [pc, #72]	; (80020a0 <MX_USART1_UART_Init+0x50>)
 8002058:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800205a:	4b10      	ldr	r3, [pc, #64]	; (800209c <MX_USART1_UART_Init+0x4c>)
 800205c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002060:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002062:	4b0e      	ldr	r3, [pc, #56]	; (800209c <MX_USART1_UART_Init+0x4c>)
 8002064:	2200      	movs	r2, #0
 8002066:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002068:	4b0c      	ldr	r3, [pc, #48]	; (800209c <MX_USART1_UART_Init+0x4c>)
 800206a:	2200      	movs	r2, #0
 800206c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800206e:	4b0b      	ldr	r3, [pc, #44]	; (800209c <MX_USART1_UART_Init+0x4c>)
 8002070:	2200      	movs	r2, #0
 8002072:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002074:	4b09      	ldr	r3, [pc, #36]	; (800209c <MX_USART1_UART_Init+0x4c>)
 8002076:	220c      	movs	r2, #12
 8002078:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800207a:	4b08      	ldr	r3, [pc, #32]	; (800209c <MX_USART1_UART_Init+0x4c>)
 800207c:	2200      	movs	r2, #0
 800207e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002080:	4b06      	ldr	r3, [pc, #24]	; (800209c <MX_USART1_UART_Init+0x4c>)
 8002082:	2200      	movs	r2, #0
 8002084:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002086:	4805      	ldr	r0, [pc, #20]	; (800209c <MX_USART1_UART_Init+0x4c>)
 8002088:	f005 f800 	bl	800708c <HAL_UART_Init>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002092:	f7ff fb19 	bl	80016c8 <Error_Handler>
  }

}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	20004f30 	.word	0x20004f30
 80020a0:	40013800 	.word	0x40013800

080020a4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80020a8:	4b11      	ldr	r3, [pc, #68]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020aa:	4a12      	ldr	r2, [pc, #72]	; (80020f4 <MX_USART2_UART_Init+0x50>)
 80020ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80020ae:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020b6:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020bc:	4b0c      	ldr	r3, [pc, #48]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020be:	2200      	movs	r2, #0
 80020c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80020c2:	4b0b      	ldr	r3, [pc, #44]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020c8:	4b09      	ldr	r3, [pc, #36]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020ca:	220c      	movs	r2, #12
 80020cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ce:	4b08      	ldr	r3, [pc, #32]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020d4:	4b06      	ldr	r3, [pc, #24]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020da:	4805      	ldr	r0, [pc, #20]	; (80020f0 <MX_USART2_UART_Init+0x4c>)
 80020dc:	f004 ffd6 	bl	800708c <HAL_UART_Init>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80020e6:	f7ff faef 	bl	80016c8 <Error_Handler>
  }

}
 80020ea:	bf00      	nop
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20004ff0 	.word	0x20004ff0
 80020f4:	40004400 	.word	0x40004400

080020f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08a      	sub	sp, #40	; 0x28
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 0318 	add.w	r3, r7, #24
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a62      	ldr	r2, [pc, #392]	; (800229c <HAL_UART_MspInit+0x1a4>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d132      	bne.n	800217e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002118:	4b61      	ldr	r3, [pc, #388]	; (80022a0 <HAL_UART_MspInit+0x1a8>)
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	4a60      	ldr	r2, [pc, #384]	; (80022a0 <HAL_UART_MspInit+0x1a8>)
 800211e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002122:	6193      	str	r3, [r2, #24]
 8002124:	4b5e      	ldr	r3, [pc, #376]	; (80022a0 <HAL_UART_MspInit+0x1a8>)
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800212c:	617b      	str	r3, [r7, #20]
 800212e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002130:	4b5b      	ldr	r3, [pc, #364]	; (80022a0 <HAL_UART_MspInit+0x1a8>)
 8002132:	699b      	ldr	r3, [r3, #24]
 8002134:	4a5a      	ldr	r2, [pc, #360]	; (80022a0 <HAL_UART_MspInit+0x1a8>)
 8002136:	f043 0304 	orr.w	r3, r3, #4
 800213a:	6193      	str	r3, [r2, #24]
 800213c:	4b58      	ldr	r3, [pc, #352]	; (80022a0 <HAL_UART_MspInit+0x1a8>)
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	f003 0304 	and.w	r3, r3, #4
 8002144:	613b      	str	r3, [r7, #16]
 8002146:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = MCU_TX1_Pin;
 8002148:	f44f 7300 	mov.w	r3, #512	; 0x200
 800214c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800214e:	2302      	movs	r3, #2
 8002150:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002152:	2303      	movs	r3, #3
 8002154:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MCU_TX1_GPIO_Port, &GPIO_InitStruct);
 8002156:	f107 0318 	add.w	r3, r7, #24
 800215a:	4619      	mov	r1, r3
 800215c:	4851      	ldr	r0, [pc, #324]	; (80022a4 <HAL_UART_MspInit+0x1ac>)
 800215e:	f001 fbb9 	bl	80038d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MCU_RX1_Pin;
 8002162:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002166:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002168:	2300      	movs	r3, #0
 800216a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(MCU_RX1_GPIO_Port, &GPIO_InitStruct);
 8002170:	f107 0318 	add.w	r3, r7, #24
 8002174:	4619      	mov	r1, r3
 8002176:	484b      	ldr	r0, [pc, #300]	; (80022a4 <HAL_UART_MspInit+0x1ac>)
 8002178:	f001 fbac 	bl	80038d4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800217c:	e089      	b.n	8002292 <HAL_UART_MspInit+0x19a>
  else if(uartHandle->Instance==USART2)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a49      	ldr	r2, [pc, #292]	; (80022a8 <HAL_UART_MspInit+0x1b0>)
 8002184:	4293      	cmp	r3, r2
 8002186:	f040 8084 	bne.w	8002292 <HAL_UART_MspInit+0x19a>
    __HAL_RCC_USART2_CLK_ENABLE();
 800218a:	4b45      	ldr	r3, [pc, #276]	; (80022a0 <HAL_UART_MspInit+0x1a8>)
 800218c:	69db      	ldr	r3, [r3, #28]
 800218e:	4a44      	ldr	r2, [pc, #272]	; (80022a0 <HAL_UART_MspInit+0x1a8>)
 8002190:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002194:	61d3      	str	r3, [r2, #28]
 8002196:	4b42      	ldr	r3, [pc, #264]	; (80022a0 <HAL_UART_MspInit+0x1a8>)
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a2:	4b3f      	ldr	r3, [pc, #252]	; (80022a0 <HAL_UART_MspInit+0x1a8>)
 80021a4:	699b      	ldr	r3, [r3, #24]
 80021a6:	4a3e      	ldr	r2, [pc, #248]	; (80022a0 <HAL_UART_MspInit+0x1a8>)
 80021a8:	f043 0304 	orr.w	r3, r3, #4
 80021ac:	6193      	str	r3, [r2, #24]
 80021ae:	4b3c      	ldr	r3, [pc, #240]	; (80022a0 <HAL_UART_MspInit+0x1a8>)
 80021b0:	699b      	ldr	r3, [r3, #24]
 80021b2:	f003 0304 	and.w	r3, r3, #4
 80021b6:	60bb      	str	r3, [r7, #8]
 80021b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021ba:	2304      	movs	r3, #4
 80021bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021be:	2302      	movs	r3, #2
 80021c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021c2:	2303      	movs	r3, #3
 80021c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021c6:	f107 0318 	add.w	r3, r7, #24
 80021ca:	4619      	mov	r1, r3
 80021cc:	4835      	ldr	r0, [pc, #212]	; (80022a4 <HAL_UART_MspInit+0x1ac>)
 80021ce:	f001 fb81 	bl	80038d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80021d2:	2308      	movs	r3, #8
 80021d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021d6:	2300      	movs	r3, #0
 80021d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021de:	f107 0318 	add.w	r3, r7, #24
 80021e2:	4619      	mov	r1, r3
 80021e4:	482f      	ldr	r0, [pc, #188]	; (80022a4 <HAL_UART_MspInit+0x1ac>)
 80021e6:	f001 fb75 	bl	80038d4 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80021ea:	4b30      	ldr	r3, [pc, #192]	; (80022ac <HAL_UART_MspInit+0x1b4>)
 80021ec:	4a30      	ldr	r2, [pc, #192]	; (80022b0 <HAL_UART_MspInit+0x1b8>)
 80021ee:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021f0:	4b2e      	ldr	r3, [pc, #184]	; (80022ac <HAL_UART_MspInit+0x1b4>)
 80021f2:	2210      	movs	r2, #16
 80021f4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021f6:	4b2d      	ldr	r3, [pc, #180]	; (80022ac <HAL_UART_MspInit+0x1b4>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80021fc:	4b2b      	ldr	r3, [pc, #172]	; (80022ac <HAL_UART_MspInit+0x1b4>)
 80021fe:	2280      	movs	r2, #128	; 0x80
 8002200:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002202:	4b2a      	ldr	r3, [pc, #168]	; (80022ac <HAL_UART_MspInit+0x1b4>)
 8002204:	2200      	movs	r2, #0
 8002206:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002208:	4b28      	ldr	r3, [pc, #160]	; (80022ac <HAL_UART_MspInit+0x1b4>)
 800220a:	2200      	movs	r2, #0
 800220c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800220e:	4b27      	ldr	r3, [pc, #156]	; (80022ac <HAL_UART_MspInit+0x1b4>)
 8002210:	2200      	movs	r2, #0
 8002212:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002214:	4b25      	ldr	r3, [pc, #148]	; (80022ac <HAL_UART_MspInit+0x1b4>)
 8002216:	2200      	movs	r2, #0
 8002218:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800221a:	4824      	ldr	r0, [pc, #144]	; (80022ac <HAL_UART_MspInit+0x1b4>)
 800221c:	f000 fed8 	bl	8002fd0 <HAL_DMA_Init>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <HAL_UART_MspInit+0x132>
      Error_Handler();
 8002226:	f7ff fa4f 	bl	80016c8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a1f      	ldr	r2, [pc, #124]	; (80022ac <HAL_UART_MspInit+0x1b4>)
 800222e:	631a      	str	r2, [r3, #48]	; 0x30
 8002230:	4a1e      	ldr	r2, [pc, #120]	; (80022ac <HAL_UART_MspInit+0x1b4>)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002236:	4b1f      	ldr	r3, [pc, #124]	; (80022b4 <HAL_UART_MspInit+0x1bc>)
 8002238:	4a1f      	ldr	r2, [pc, #124]	; (80022b8 <HAL_UART_MspInit+0x1c0>)
 800223a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800223c:	4b1d      	ldr	r3, [pc, #116]	; (80022b4 <HAL_UART_MspInit+0x1bc>)
 800223e:	2200      	movs	r2, #0
 8002240:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002242:	4b1c      	ldr	r3, [pc, #112]	; (80022b4 <HAL_UART_MspInit+0x1bc>)
 8002244:	2200      	movs	r2, #0
 8002246:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002248:	4b1a      	ldr	r3, [pc, #104]	; (80022b4 <HAL_UART_MspInit+0x1bc>)
 800224a:	2280      	movs	r2, #128	; 0x80
 800224c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800224e:	4b19      	ldr	r3, [pc, #100]	; (80022b4 <HAL_UART_MspInit+0x1bc>)
 8002250:	2200      	movs	r2, #0
 8002252:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002254:	4b17      	ldr	r3, [pc, #92]	; (80022b4 <HAL_UART_MspInit+0x1bc>)
 8002256:	2200      	movs	r2, #0
 8002258:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800225a:	4b16      	ldr	r3, [pc, #88]	; (80022b4 <HAL_UART_MspInit+0x1bc>)
 800225c:	2200      	movs	r2, #0
 800225e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002260:	4b14      	ldr	r3, [pc, #80]	; (80022b4 <HAL_UART_MspInit+0x1bc>)
 8002262:	2200      	movs	r2, #0
 8002264:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002266:	4813      	ldr	r0, [pc, #76]	; (80022b4 <HAL_UART_MspInit+0x1bc>)
 8002268:	f000 feb2 	bl	8002fd0 <HAL_DMA_Init>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <HAL_UART_MspInit+0x17e>
      Error_Handler();
 8002272:	f7ff fa29 	bl	80016c8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a0e      	ldr	r2, [pc, #56]	; (80022b4 <HAL_UART_MspInit+0x1bc>)
 800227a:	635a      	str	r2, [r3, #52]	; 0x34
 800227c:	4a0d      	ldr	r2, [pc, #52]	; (80022b4 <HAL_UART_MspInit+0x1bc>)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8002282:	2200      	movs	r2, #0
 8002284:	2103      	movs	r1, #3
 8002286:	2026      	movs	r0, #38	; 0x26
 8002288:	f000 fe77 	bl	8002f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800228c:	2026      	movs	r0, #38	; 0x26
 800228e:	f000 fe90 	bl	8002fb2 <HAL_NVIC_EnableIRQ>
}
 8002292:	bf00      	nop
 8002294:	3728      	adds	r7, #40	; 0x28
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40013800 	.word	0x40013800
 80022a0:	40021000 	.word	0x40021000
 80022a4:	40010800 	.word	0x40010800
 80022a8:	40004400 	.word	0x40004400
 80022ac:	20004eec 	.word	0x20004eec
 80022b0:	40020080 	.word	0x40020080
 80022b4:	20004e40 	.word	0x20004e40
 80022b8:	4002006c 	.word	0x4002006c

080022bc <__io_putchar>:

*/

PUTCHAR_PROTOTYPE

{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
    USART1->DR = (uint8_t) ch;

    return ch;
}
#endif
HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80022c4:	1d39      	adds	r1, r7, #4
 80022c6:	f04f 33ff 	mov.w	r3, #4294967295
 80022ca:	2201      	movs	r2, #1
 80022cc:	4803      	ldr	r0, [pc, #12]	; (80022dc <__io_putchar+0x20>)
 80022ce:	f004 ff2a 	bl	8007126 <HAL_UART_Transmit>
return ch;
 80022d2:	687b      	ldr	r3, [r7, #4]

}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3708      	adds	r7, #8
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	20004f30 	.word	0x20004f30

080022e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80022e0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80022e2:	e003      	b.n	80022ec <LoopCopyDataInit>

080022e4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80022e4:	4b0b      	ldr	r3, [pc, #44]	; (8002314 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80022e6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80022e8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80022ea:	3104      	adds	r1, #4

080022ec <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80022ec:	480a      	ldr	r0, [pc, #40]	; (8002318 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80022ee:	4b0b      	ldr	r3, [pc, #44]	; (800231c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80022f0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80022f2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80022f4:	d3f6      	bcc.n	80022e4 <CopyDataInit>
  ldr r2, =_sbss
 80022f6:	4a0a      	ldr	r2, [pc, #40]	; (8002320 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80022f8:	e002      	b.n	8002300 <LoopFillZerobss>

080022fa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80022fa:	2300      	movs	r3, #0
  str r3, [r2], #4
 80022fc:	f842 3b04 	str.w	r3, [r2], #4

08002300 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002300:	4b08      	ldr	r3, [pc, #32]	; (8002324 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002302:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002304:	d3f9      	bcc.n	80022fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002306:	f7ff fdfb 	bl	8001f00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800230a:	f011 f8df 	bl	80134cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800230e:	f7ff f8bd 	bl	800148c <main>
  bx lr
 8002312:	4770      	bx	lr
  ldr r3, =_sidata
 8002314:	08024650 	.word	0x08024650
  ldr r0, =_sdata
 8002318:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800231c:	200002c0 	.word	0x200002c0
  ldr r2, =_sbss
 8002320:	200002c0 	.word	0x200002c0
  ldr r3, = _ebss
 8002324:	20007060 	.word	0x20007060

08002328 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002328:	e7fe      	b.n	8002328 <ADC3_IRQHandler>
	...

0800232c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002330:	4b08      	ldr	r3, [pc, #32]	; (8002354 <HAL_Init+0x28>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a07      	ldr	r2, [pc, #28]	; (8002354 <HAL_Init+0x28>)
 8002336:	f043 0310 	orr.w	r3, r3, #16
 800233a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800233c:	2003      	movs	r0, #3
 800233e:	f000 fe11 	bl	8002f64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002342:	2000      	movs	r0, #0
 8002344:	f7ff fbe6 	bl	8001b14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002348:	f7ff fbac 	bl	8001aa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40022000 	.word	0x40022000

08002358 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800235c:	4b05      	ldr	r3, [pc, #20]	; (8002374 <HAL_IncTick+0x1c>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	461a      	mov	r2, r3
 8002362:	4b05      	ldr	r3, [pc, #20]	; (8002378 <HAL_IncTick+0x20>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4413      	add	r3, r2
 8002368:	4a03      	ldr	r2, [pc, #12]	; (8002378 <HAL_IncTick+0x20>)
 800236a:	6013      	str	r3, [r2, #0]
}
 800236c:	bf00      	nop
 800236e:	46bd      	mov	sp, r7
 8002370:	bc80      	pop	{r7}
 8002372:	4770      	bx	lr
 8002374:	20000008 	.word	0x20000008
 8002378:	20005034 	.word	0x20005034

0800237c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  return uwTick;
 8002380:	4b02      	ldr	r3, [pc, #8]	; (800238c <HAL_GetTick+0x10>)
 8002382:	681b      	ldr	r3, [r3, #0]
}
 8002384:	4618      	mov	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr
 800238c:	20005034 	.word	0x20005034

08002390 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002398:	2300      	movs	r3, #0
 800239a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800239c:	2300      	movs	r3, #0
 800239e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80023a0:	2300      	movs	r3, #0
 80023a2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80023a4:	2300      	movs	r3, #0
 80023a6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d101      	bne.n	80023b2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e0ce      	b.n	8002550 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d109      	bne.n	80023d4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f7fe fc18 	bl	8000c04 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	f000 fbd5 	bl	8002b84 <ADC_ConversionStop_Disable>
 80023da:	4603      	mov	r3, r0
 80023dc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e2:	f003 0310 	and.w	r3, r3, #16
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	f040 80a9 	bne.w	800253e <HAL_ADC_Init+0x1ae>
 80023ec:	7dfb      	ldrb	r3, [r7, #23]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f040 80a5 	bne.w	800253e <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80023fc:	f023 0302 	bic.w	r3, r3, #2
 8002400:	f043 0202 	orr.w	r2, r3, #2
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4951      	ldr	r1, [pc, #324]	; (8002558 <HAL_ADC_Init+0x1c8>)
 8002412:	428b      	cmp	r3, r1
 8002414:	d10a      	bne.n	800242c <HAL_ADC_Init+0x9c>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	69db      	ldr	r3, [r3, #28]
 800241a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800241e:	d002      	beq.n	8002426 <HAL_ADC_Init+0x96>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	69db      	ldr	r3, [r3, #28]
 8002424:	e004      	b.n	8002430 <HAL_ADC_Init+0xa0>
 8002426:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800242a:	e001      	b.n	8002430 <HAL_ADC_Init+0xa0>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002430:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	7b1b      	ldrb	r3, [r3, #12]
 8002436:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002438:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800243a:	68ba      	ldr	r2, [r7, #8]
 800243c:	4313      	orrs	r3, r2
 800243e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002448:	d003      	beq.n	8002452 <HAL_ADC_Init+0xc2>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d102      	bne.n	8002458 <HAL_ADC_Init+0xc8>
 8002452:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002456:	e000      	b.n	800245a <HAL_ADC_Init+0xca>
 8002458:	2300      	movs	r3, #0
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4313      	orrs	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	7d1b      	ldrb	r3, [r3, #20]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d119      	bne.n	800249c <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	7b1b      	ldrb	r3, [r3, #12]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d109      	bne.n	8002484 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	3b01      	subs	r3, #1
 8002476:	035a      	lsls	r2, r3, #13
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	4313      	orrs	r3, r2
 800247c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002480:	613b      	str	r3, [r7, #16]
 8002482:	e00b      	b.n	800249c <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002488:	f043 0220 	orr.w	r2, r3, #32
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002494:	f043 0201 	orr.w	r2, r3, #1
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	430a      	orrs	r2, r1
 80024ae:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	689a      	ldr	r2, [r3, #8]
 80024b6:	4b29      	ldr	r3, [pc, #164]	; (800255c <HAL_ADC_Init+0x1cc>)
 80024b8:	4013      	ands	r3, r2
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	6812      	ldr	r2, [r2, #0]
 80024be:	68b9      	ldr	r1, [r7, #8]
 80024c0:	430b      	orrs	r3, r1
 80024c2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024cc:	d003      	beq.n	80024d6 <HAL_ADC_Init+0x146>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d104      	bne.n	80024e0 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	3b01      	subs	r3, #1
 80024dc:	051b      	lsls	r3, r3, #20
 80024de:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689a      	ldr	r2, [r3, #8]
 80024fa:	4b19      	ldr	r3, [pc, #100]	; (8002560 <HAL_ADC_Init+0x1d0>)
 80024fc:	4013      	ands	r3, r2
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	429a      	cmp	r2, r3
 8002502:	d10b      	bne.n	800251c <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800250e:	f023 0303 	bic.w	r3, r3, #3
 8002512:	f043 0201 	orr.w	r2, r3, #1
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800251a:	e018      	b.n	800254e <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002520:	f023 0312 	bic.w	r3, r3, #18
 8002524:	f043 0210 	orr.w	r2, r3, #16
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002530:	f043 0201 	orr.w	r2, r3, #1
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800253c:	e007      	b.n	800254e <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002542:	f043 0210 	orr.w	r2, r3, #16
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800254e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002550:	4618      	mov	r0, r3
 8002552:	3718      	adds	r7, #24
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	40013c00 	.word	0x40013c00
 800255c:	ffe1f7fd 	.word	0xffe1f7fd
 8002560:	ff1f0efe 	.word	0xff1f0efe

08002564 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b086      	sub	sp, #24
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002570:	2300      	movs	r3, #0
 8002572:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a64      	ldr	r2, [pc, #400]	; (800270c <HAL_ADC_Start_DMA+0x1a8>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d004      	beq.n	8002588 <HAL_ADC_Start_DMA+0x24>
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a63      	ldr	r2, [pc, #396]	; (8002710 <HAL_ADC_Start_DMA+0x1ac>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d106      	bne.n	8002596 <HAL_ADC_Start_DMA+0x32>
 8002588:	4b60      	ldr	r3, [pc, #384]	; (800270c <HAL_ADC_Start_DMA+0x1a8>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002590:	2b00      	cmp	r3, #0
 8002592:	f040 80b3 	bne.w	80026fc <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800259c:	2b01      	cmp	r3, #1
 800259e:	d101      	bne.n	80025a4 <HAL_ADC_Start_DMA+0x40>
 80025a0:	2302      	movs	r3, #2
 80025a2:	e0ae      	b.n	8002702 <HAL_ADC_Start_DMA+0x19e>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2201      	movs	r2, #1
 80025a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80025ac:	68f8      	ldr	r0, [r7, #12]
 80025ae:	f000 fa97 	bl	8002ae0 <ADC_Enable>
 80025b2:	4603      	mov	r3, r0
 80025b4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80025b6:	7dfb      	ldrb	r3, [r7, #23]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f040 809a 	bne.w	80026f2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80025c6:	f023 0301 	bic.w	r3, r3, #1
 80025ca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a4e      	ldr	r2, [pc, #312]	; (8002710 <HAL_ADC_Start_DMA+0x1ac>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d105      	bne.n	80025e8 <HAL_ADC_Start_DMA+0x84>
 80025dc:	4b4b      	ldr	r3, [pc, #300]	; (800270c <HAL_ADC_Start_DMA+0x1a8>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d115      	bne.n	8002614 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ec:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d026      	beq.n	8002650 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002606:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800260a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002612:	e01d      	b.n	8002650 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002618:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a39      	ldr	r2, [pc, #228]	; (800270c <HAL_ADC_Start_DMA+0x1a8>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d004      	beq.n	8002634 <HAL_ADC_Start_DMA+0xd0>
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a38      	ldr	r2, [pc, #224]	; (8002710 <HAL_ADC_Start_DMA+0x1ac>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d10d      	bne.n	8002650 <HAL_ADC_Start_DMA+0xec>
 8002634:	4b35      	ldr	r3, [pc, #212]	; (800270c <HAL_ADC_Start_DMA+0x1a8>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800263c:	2b00      	cmp	r3, #0
 800263e:	d007      	beq.n	8002650 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002644:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002648:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002654:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d006      	beq.n	800266a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002660:	f023 0206 	bic.w	r2, r3, #6
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	62da      	str	r2, [r3, #44]	; 0x2c
 8002668:	e002      	b.n	8002670 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	6a1b      	ldr	r3, [r3, #32]
 800267c:	4a25      	ldr	r2, [pc, #148]	; (8002714 <HAL_ADC_Start_DMA+0x1b0>)
 800267e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	6a1b      	ldr	r3, [r3, #32]
 8002684:	4a24      	ldr	r2, [pc, #144]	; (8002718 <HAL_ADC_Start_DMA+0x1b4>)
 8002686:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	4a23      	ldr	r2, [pc, #140]	; (800271c <HAL_ADC_Start_DMA+0x1b8>)
 800268e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f06f 0202 	mvn.w	r2, #2
 8002698:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026a8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6a18      	ldr	r0, [r3, #32]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	334c      	adds	r3, #76	; 0x4c
 80026b4:	4619      	mov	r1, r3
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f000 fcff 	bl	80030bc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80026c8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80026cc:	d108      	bne.n	80026e0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80026dc:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80026de:	e00f      	b.n	8002700 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80026ee:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80026f0:	e006      	b.n	8002700 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80026fa:	e001      	b.n	8002700 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002700:	7dfb      	ldrb	r3, [r7, #23]
}
 8002702:	4618      	mov	r0, r3
 8002704:	3718      	adds	r7, #24
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40012400 	.word	0x40012400
 8002710:	40012800 	.word	0x40012800
 8002714:	08002bf9 	.word	0x08002bf9
 8002718:	08002c75 	.word	0x08002c75
 800271c:	08002c91 	.word	0x08002c91

08002720 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f003 0320 	and.w	r3, r3, #32
 8002732:	2b20      	cmp	r3, #32
 8002734:	d140      	bne.n	80027b8 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0302 	and.w	r3, r3, #2
 8002740:	2b02      	cmp	r3, #2
 8002742:	d139      	bne.n	80027b8 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002748:	f003 0310 	and.w	r3, r3, #16
 800274c:	2b00      	cmp	r3, #0
 800274e:	d105      	bne.n	800275c <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002754:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002766:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800276a:	d11d      	bne.n	80027a8 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002770:	2b00      	cmp	r3, #0
 8002772:	d119      	bne.n	80027a8 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	685a      	ldr	r2, [r3, #4]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f022 0220 	bic.w	r2, r2, #32
 8002782:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002788:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002794:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d105      	bne.n	80027a8 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a0:	f043 0201 	orr.w	r2, r3, #1
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f000 f87c 	bl	80028a6 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f06f 0212 	mvn.w	r2, #18
 80027b6:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027c2:	2b80      	cmp	r3, #128	; 0x80
 80027c4:	d14f      	bne.n	8002866 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0304 	and.w	r3, r3, #4
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d148      	bne.n	8002866 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d8:	f003 0310 	and.w	r3, r3, #16
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d105      	bne.n	80027ec <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027e4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80027f6:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80027fa:	d012      	beq.n	8002822 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002806:	2b00      	cmp	r3, #0
 8002808:	d125      	bne.n	8002856 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002814:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002818:	d11d      	bne.n	8002856 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800281e:	2b00      	cmp	r3, #0
 8002820:	d119      	bne.n	8002856 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	685a      	ldr	r2, [r3, #4]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002830:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002836:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002842:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002846:	2b00      	cmp	r3, #0
 8002848:	d105      	bne.n	8002856 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800284e:	f043 0201 	orr.w	r2, r3, #1
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 fad0 	bl	8002dfc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f06f 020c 	mvn.w	r2, #12
 8002864:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002870:	2b40      	cmp	r3, #64	; 0x40
 8002872:	d114      	bne.n	800289e <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b01      	cmp	r3, #1
 8002880:	d10d      	bne.n	800289e <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002886:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 f81b 	bl	80028ca <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f06f 0201 	mvn.w	r2, #1
 800289c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800289e:	bf00      	nop
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80028a6:	b480      	push	{r7}
 80028a8:	b083      	sub	sp, #12
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80028ae:	bf00      	nop
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr

080028b8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80028c0:	bf00      	nop
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bc80      	pop	{r7}
 80028c8:	4770      	bx	lr

080028ca <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80028ca:	b480      	push	{r7}
 80028cc:	b083      	sub	sp, #12
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80028d2:	bf00      	nop
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bc80      	pop	{r7}
 80028da:	4770      	bx	lr

080028dc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr
	...

080028f0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80028f0:	b480      	push	{r7}
 80028f2:	b085      	sub	sp, #20
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028fa:	2300      	movs	r3, #0
 80028fc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80028fe:	2300      	movs	r3, #0
 8002900:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002908:	2b01      	cmp	r3, #1
 800290a:	d101      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x20>
 800290c:	2302      	movs	r3, #2
 800290e:	e0dc      	b.n	8002aca <HAL_ADC_ConfigChannel+0x1da>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	2b06      	cmp	r3, #6
 800291e:	d81c      	bhi.n	800295a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	4613      	mov	r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4413      	add	r3, r2
 8002930:	3b05      	subs	r3, #5
 8002932:	221f      	movs	r2, #31
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	43db      	mvns	r3, r3
 800293a:	4019      	ands	r1, r3
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	6818      	ldr	r0, [r3, #0]
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685a      	ldr	r2, [r3, #4]
 8002944:	4613      	mov	r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	4413      	add	r3, r2
 800294a:	3b05      	subs	r3, #5
 800294c:	fa00 f203 	lsl.w	r2, r0, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	430a      	orrs	r2, r1
 8002956:	635a      	str	r2, [r3, #52]	; 0x34
 8002958:	e03c      	b.n	80029d4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	2b0c      	cmp	r3, #12
 8002960:	d81c      	bhi.n	800299c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685a      	ldr	r2, [r3, #4]
 800296c:	4613      	mov	r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	4413      	add	r3, r2
 8002972:	3b23      	subs	r3, #35	; 0x23
 8002974:	221f      	movs	r2, #31
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	43db      	mvns	r3, r3
 800297c:	4019      	ands	r1, r3
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	6818      	ldr	r0, [r3, #0]
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685a      	ldr	r2, [r3, #4]
 8002986:	4613      	mov	r3, r2
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	4413      	add	r3, r2
 800298c:	3b23      	subs	r3, #35	; 0x23
 800298e:	fa00 f203 	lsl.w	r2, r0, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	430a      	orrs	r2, r1
 8002998:	631a      	str	r2, [r3, #48]	; 0x30
 800299a:	e01b      	b.n	80029d4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685a      	ldr	r2, [r3, #4]
 80029a6:	4613      	mov	r3, r2
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	4413      	add	r3, r2
 80029ac:	3b41      	subs	r3, #65	; 0x41
 80029ae:	221f      	movs	r2, #31
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	4019      	ands	r1, r3
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	6818      	ldr	r0, [r3, #0]
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685a      	ldr	r2, [r3, #4]
 80029c0:	4613      	mov	r3, r2
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	4413      	add	r3, r2
 80029c6:	3b41      	subs	r3, #65	; 0x41
 80029c8:	fa00 f203 	lsl.w	r2, r0, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	430a      	orrs	r2, r1
 80029d2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2b09      	cmp	r3, #9
 80029da:	d91c      	bls.n	8002a16 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	68d9      	ldr	r1, [r3, #12]
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	4613      	mov	r3, r2
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	4413      	add	r3, r2
 80029ec:	3b1e      	subs	r3, #30
 80029ee:	2207      	movs	r2, #7
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	43db      	mvns	r3, r3
 80029f6:	4019      	ands	r1, r3
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	6898      	ldr	r0, [r3, #8]
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	4613      	mov	r3, r2
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	4413      	add	r3, r2
 8002a06:	3b1e      	subs	r3, #30
 8002a08:	fa00 f203 	lsl.w	r2, r0, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	430a      	orrs	r2, r1
 8002a12:	60da      	str	r2, [r3, #12]
 8002a14:	e019      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	6919      	ldr	r1, [r3, #16]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	4613      	mov	r3, r2
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	4413      	add	r3, r2
 8002a26:	2207      	movs	r2, #7
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	4019      	ands	r1, r3
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	6898      	ldr	r0, [r3, #8]
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	005b      	lsls	r3, r3, #1
 8002a3c:	4413      	add	r3, r2
 8002a3e:	fa00 f203 	lsl.w	r2, r0, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	430a      	orrs	r2, r1
 8002a48:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2b10      	cmp	r3, #16
 8002a50:	d003      	beq.n	8002a5a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a56:	2b11      	cmp	r3, #17
 8002a58:	d132      	bne.n	8002ac0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a1d      	ldr	r2, [pc, #116]	; (8002ad4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d125      	bne.n	8002ab0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d126      	bne.n	8002ac0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002a80:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2b10      	cmp	r3, #16
 8002a88:	d11a      	bne.n	8002ac0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a8a:	4b13      	ldr	r3, [pc, #76]	; (8002ad8 <HAL_ADC_ConfigChannel+0x1e8>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a13      	ldr	r2, [pc, #76]	; (8002adc <HAL_ADC_ConfigChannel+0x1ec>)
 8002a90:	fba2 2303 	umull	r2, r3, r2, r3
 8002a94:	0c9a      	lsrs	r2, r3, #18
 8002a96:	4613      	mov	r3, r2
 8002a98:	009b      	lsls	r3, r3, #2
 8002a9a:	4413      	add	r3, r2
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002aa0:	e002      	b.n	8002aa8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	3b01      	subs	r3, #1
 8002aa6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1f9      	bne.n	8002aa2 <HAL_ADC_ConfigChannel+0x1b2>
 8002aae:	e007      	b.n	8002ac0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab4:	f043 0220 	orr.w	r2, r3, #32
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3714      	adds	r7, #20
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bc80      	pop	{r7}
 8002ad2:	4770      	bx	lr
 8002ad4:	40012400 	.word	0x40012400
 8002ad8:	20000000 	.word	0x20000000
 8002adc:	431bde83 	.word	0x431bde83

08002ae0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002aec:	2300      	movs	r3, #0
 8002aee:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d039      	beq.n	8002b72 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	689a      	ldr	r2, [r3, #8]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f042 0201 	orr.w	r2, r2, #1
 8002b0c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b0e:	4b1b      	ldr	r3, [pc, #108]	; (8002b7c <ADC_Enable+0x9c>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a1b      	ldr	r2, [pc, #108]	; (8002b80 <ADC_Enable+0xa0>)
 8002b14:	fba2 2303 	umull	r2, r3, r2, r3
 8002b18:	0c9b      	lsrs	r3, r3, #18
 8002b1a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b1c:	e002      	b.n	8002b24 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	3b01      	subs	r3, #1
 8002b22:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d1f9      	bne.n	8002b1e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b2a:	f7ff fc27 	bl	800237c <HAL_GetTick>
 8002b2e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b30:	e018      	b.n	8002b64 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b32:	f7ff fc23 	bl	800237c <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d911      	bls.n	8002b64 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b44:	f043 0210 	orr.w	r2, r3, #16
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b50:	f043 0201 	orr.w	r2, r3, #1
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e007      	b.n	8002b74 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f003 0301 	and.w	r3, r3, #1
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d1df      	bne.n	8002b32 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3710      	adds	r7, #16
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	20000000 	.word	0x20000000
 8002b80:	431bde83 	.word	0x431bde83

08002b84 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d127      	bne.n	8002bee <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 0201 	bic.w	r2, r2, #1
 8002bac:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bae:	f7ff fbe5 	bl	800237c <HAL_GetTick>
 8002bb2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002bb4:	e014      	b.n	8002be0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002bb6:	f7ff fbe1 	bl	800237c <HAL_GetTick>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d90d      	bls.n	8002be0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc8:	f043 0210 	orr.w	r2, r3, #16
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd4:	f043 0201 	orr.w	r2, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e007      	b.n	8002bf0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d0e3      	beq.n	8002bb6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c04:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d127      	bne.n	8002c62 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c16:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002c28:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002c2c:	d115      	bne.n	8002c5a <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d111      	bne.n	8002c5a <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d105      	bne.n	8002c5a <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c52:	f043 0201 	orr.w	r2, r3, #1
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f7ff fe23 	bl	80028a6 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002c60:	e004      	b.n	8002c6c <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	4798      	blx	r3
}
 8002c6c:	bf00      	nop
 8002c6e:	3710      	adds	r7, #16
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c80:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f7ff fe18 	bl	80028b8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c88:	bf00      	nop
 8002c8a:	3710      	adds	r7, #16
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9c:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cae:	f043 0204 	orr.w	r2, r3, #4
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002cb6:	68f8      	ldr	r0, [r7, #12]
 8002cb8:	f7ff fe10 	bl	80028dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cbc:	bf00      	nop
 8002cbe:	3710      	adds	r7, #16
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002cc4:	b590      	push	{r4, r7, lr}
 8002cc6:	b087      	sub	sp, #28
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d101      	bne.n	8002ce2 <HAL_ADCEx_Calibration_Start+0x1e>
 8002cde:	2302      	movs	r3, #2
 8002ce0:	e086      	b.n	8002df0 <HAL_ADCEx_Calibration_Start+0x12c>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f7ff ff4a 	bl	8002b84 <ADC_ConversionStop_Disable>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002cf4:	7dfb      	ldrb	r3, [r7, #23]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d175      	bne.n	8002de6 <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cfe:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d02:	f023 0302 	bic.w	r3, r3, #2
 8002d06:	f043 0202 	orr.w	r2, r3, #2
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002d0e:	4b3a      	ldr	r3, [pc, #232]	; (8002df8 <HAL_ADCEx_Calibration_Start+0x134>)
 8002d10:	681c      	ldr	r4, [r3, #0]
 8002d12:	2002      	movs	r0, #2
 8002d14:	f002 fc9e 	bl	8005654 <HAL_RCCEx_GetPeriphCLKFreq>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002d1e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002d20:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002d22:	e002      	b.n	8002d2a <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	3b01      	subs	r3, #1
 8002d28:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1f9      	bne.n	8002d24 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f7ff fed5 	bl	8002ae0 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	689a      	ldr	r2, [r3, #8]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f042 0208 	orr.w	r2, r2, #8
 8002d44:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002d46:	f7ff fb19 	bl	800237c <HAL_GetTick>
 8002d4a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002d4c:	e014      	b.n	8002d78 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002d4e:	f7ff fb15 	bl	800237c <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b0a      	cmp	r3, #10
 8002d5a:	d90d      	bls.n	8002d78 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d60:	f023 0312 	bic.w	r3, r3, #18
 8002d64:	f043 0210 	orr.w	r2, r3, #16
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e03b      	b.n	8002df0 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f003 0308 	and.w	r3, r3, #8
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1e3      	bne.n	8002d4e <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f042 0204 	orr.w	r2, r2, #4
 8002d94:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002d96:	f7ff faf1 	bl	800237c <HAL_GetTick>
 8002d9a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002d9c:	e014      	b.n	8002dc8 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002d9e:	f7ff faed 	bl	800237c <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b0a      	cmp	r3, #10
 8002daa:	d90d      	bls.n	8002dc8 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db0:	f023 0312 	bic.w	r3, r3, #18
 8002db4:	f043 0210 	orr.w	r2, r3, #16
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e013      	b.n	8002df0 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 0304 	and.w	r3, r3, #4
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1e3      	bne.n	8002d9e <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dda:	f023 0303 	bic.w	r3, r3, #3
 8002dde:	f043 0201 	orr.w	r2, r3, #1
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002dee:	7dfb      	ldrb	r3, [r7, #23]
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	371c      	adds	r7, #28
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd90      	pop	{r4, r7, pc}
 8002df8:	20000000 	.word	0x20000000

08002dfc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bc80      	pop	{r7}
 8002e0c:	4770      	bx	lr
	...

08002e10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b085      	sub	sp, #20
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f003 0307 	and.w	r3, r3, #7
 8002e1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <__NVIC_SetPriorityGrouping+0x44>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e42:	4a04      	ldr	r2, [pc, #16]	; (8002e54 <__NVIC_SetPriorityGrouping+0x44>)
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	60d3      	str	r3, [r2, #12]
}
 8002e48:	bf00      	nop
 8002e4a:	3714      	adds	r7, #20
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bc80      	pop	{r7}
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	e000ed00 	.word	0xe000ed00

08002e58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e5c:	4b04      	ldr	r3, [pc, #16]	; (8002e70 <__NVIC_GetPriorityGrouping+0x18>)
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	0a1b      	lsrs	r3, r3, #8
 8002e62:	f003 0307 	and.w	r3, r3, #7
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bc80      	pop	{r7}
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	e000ed00 	.word	0xe000ed00

08002e74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	db0b      	blt.n	8002e9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e86:	79fb      	ldrb	r3, [r7, #7]
 8002e88:	f003 021f 	and.w	r2, r3, #31
 8002e8c:	4906      	ldr	r1, [pc, #24]	; (8002ea8 <__NVIC_EnableIRQ+0x34>)
 8002e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e92:	095b      	lsrs	r3, r3, #5
 8002e94:	2001      	movs	r0, #1
 8002e96:	fa00 f202 	lsl.w	r2, r0, r2
 8002e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e9e:	bf00      	nop
 8002ea0:	370c      	adds	r7, #12
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bc80      	pop	{r7}
 8002ea6:	4770      	bx	lr
 8002ea8:	e000e100 	.word	0xe000e100

08002eac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	6039      	str	r1, [r7, #0]
 8002eb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	db0a      	blt.n	8002ed6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	b2da      	uxtb	r2, r3
 8002ec4:	490c      	ldr	r1, [pc, #48]	; (8002ef8 <__NVIC_SetPriority+0x4c>)
 8002ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eca:	0112      	lsls	r2, r2, #4
 8002ecc:	b2d2      	uxtb	r2, r2
 8002ece:	440b      	add	r3, r1
 8002ed0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ed4:	e00a      	b.n	8002eec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	b2da      	uxtb	r2, r3
 8002eda:	4908      	ldr	r1, [pc, #32]	; (8002efc <__NVIC_SetPriority+0x50>)
 8002edc:	79fb      	ldrb	r3, [r7, #7]
 8002ede:	f003 030f 	and.w	r3, r3, #15
 8002ee2:	3b04      	subs	r3, #4
 8002ee4:	0112      	lsls	r2, r2, #4
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	440b      	add	r3, r1
 8002eea:	761a      	strb	r2, [r3, #24]
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bc80      	pop	{r7}
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	e000e100 	.word	0xe000e100
 8002efc:	e000ed00 	.word	0xe000ed00

08002f00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b089      	sub	sp, #36	; 0x24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f003 0307 	and.w	r3, r3, #7
 8002f12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f1c3 0307 	rsb	r3, r3, #7
 8002f1a:	2b04      	cmp	r3, #4
 8002f1c:	bf28      	it	cs
 8002f1e:	2304      	movcs	r3, #4
 8002f20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	3304      	adds	r3, #4
 8002f26:	2b06      	cmp	r3, #6
 8002f28:	d902      	bls.n	8002f30 <NVIC_EncodePriority+0x30>
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	3b03      	subs	r3, #3
 8002f2e:	e000      	b.n	8002f32 <NVIC_EncodePriority+0x32>
 8002f30:	2300      	movs	r3, #0
 8002f32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f34:	f04f 32ff 	mov.w	r2, #4294967295
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3e:	43da      	mvns	r2, r3
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	401a      	ands	r2, r3
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f48:	f04f 31ff 	mov.w	r1, #4294967295
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f52:	43d9      	mvns	r1, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f58:	4313      	orrs	r3, r2
         );
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3724      	adds	r7, #36	; 0x24
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr

08002f64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f7ff ff4f 	bl	8002e10 <__NVIC_SetPriorityGrouping>
}
 8002f72:	bf00      	nop
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}

08002f7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	b086      	sub	sp, #24
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	4603      	mov	r3, r0
 8002f82:	60b9      	str	r1, [r7, #8]
 8002f84:	607a      	str	r2, [r7, #4]
 8002f86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f8c:	f7ff ff64 	bl	8002e58 <__NVIC_GetPriorityGrouping>
 8002f90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	68b9      	ldr	r1, [r7, #8]
 8002f96:	6978      	ldr	r0, [r7, #20]
 8002f98:	f7ff ffb2 	bl	8002f00 <NVIC_EncodePriority>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fa2:	4611      	mov	r1, r2
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7ff ff81 	bl	8002eac <__NVIC_SetPriority>
}
 8002faa:	bf00      	nop
 8002fac:	3718      	adds	r7, #24
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	b082      	sub	sp, #8
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	4603      	mov	r3, r0
 8002fba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7ff ff57 	bl	8002e74 <__NVIC_EnableIRQ>
}
 8002fc6:	bf00      	nop
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
	...

08002fd0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e059      	b.n	800309a <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	461a      	mov	r2, r3
 8002fec:	4b2d      	ldr	r3, [pc, #180]	; (80030a4 <HAL_DMA_Init+0xd4>)
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d80f      	bhi.n	8003012 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	4b2b      	ldr	r3, [pc, #172]	; (80030a8 <HAL_DMA_Init+0xd8>)
 8002ffa:	4413      	add	r3, r2
 8002ffc:	4a2b      	ldr	r2, [pc, #172]	; (80030ac <HAL_DMA_Init+0xdc>)
 8002ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8003002:	091b      	lsrs	r3, r3, #4
 8003004:	009a      	lsls	r2, r3, #2
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a28      	ldr	r2, [pc, #160]	; (80030b0 <HAL_DMA_Init+0xe0>)
 800300e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003010:	e00e      	b.n	8003030 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	461a      	mov	r2, r3
 8003018:	4b26      	ldr	r3, [pc, #152]	; (80030b4 <HAL_DMA_Init+0xe4>)
 800301a:	4413      	add	r3, r2
 800301c:	4a23      	ldr	r2, [pc, #140]	; (80030ac <HAL_DMA_Init+0xdc>)
 800301e:	fba2 2303 	umull	r2, r3, r2, r3
 8003022:	091b      	lsrs	r3, r3, #4
 8003024:	009a      	lsls	r2, r3, #2
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a22      	ldr	r2, [pc, #136]	; (80030b8 <HAL_DMA_Init+0xe8>)
 800302e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2202      	movs	r2, #2
 8003034:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003046:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800304a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003054:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003060:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	695b      	ldr	r3, [r3, #20]
 8003066:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800306c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	69db      	ldr	r3, [r3, #28]
 8003072:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	4313      	orrs	r3, r2
 8003078:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68fa      	ldr	r2, [r7, #12]
 8003080:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3714      	adds	r7, #20
 800309e:	46bd      	mov	sp, r7
 80030a0:	bc80      	pop	{r7}
 80030a2:	4770      	bx	lr
 80030a4:	40020407 	.word	0x40020407
 80030a8:	bffdfff8 	.word	0xbffdfff8
 80030ac:	cccccccd 	.word	0xcccccccd
 80030b0:	40020000 	.word	0x40020000
 80030b4:	bffdfbf8 	.word	0xbffdfbf8
 80030b8:	40020400 	.word	0x40020400

080030bc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]
 80030c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030ca:	2300      	movs	r3, #0
 80030cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d101      	bne.n	80030dc <HAL_DMA_Start_IT+0x20>
 80030d8:	2302      	movs	r3, #2
 80030da:	e04a      	b.n	8003172 <HAL_DMA_Start_IT+0xb6>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d13a      	bne.n	8003164 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2202      	movs	r2, #2
 80030f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 0201 	bic.w	r2, r2, #1
 800310a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	68b9      	ldr	r1, [r7, #8]
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f000 fbb0 	bl	8003878 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800311c:	2b00      	cmp	r3, #0
 800311e:	d008      	beq.n	8003132 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 020e 	orr.w	r2, r2, #14
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	e00f      	b.n	8003152 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f022 0204 	bic.w	r2, r2, #4
 8003140:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f042 020a 	orr.w	r2, r2, #10
 8003150:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f042 0201 	orr.w	r2, r2, #1
 8003160:	601a      	str	r2, [r3, #0]
 8003162:	e005      	b.n	8003170 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2200      	movs	r2, #0
 8003168:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800316c:	2302      	movs	r3, #2
 800316e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003170:	7dfb      	ldrb	r3, [r7, #23]
}
 8003172:	4618      	mov	r0, r3
 8003174:	3718      	adds	r7, #24
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800317a:	b480      	push	{r7}
 800317c:	b085      	sub	sp, #20
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003182:	2300      	movs	r3, #0
 8003184:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800318c:	2b02      	cmp	r3, #2
 800318e:	d008      	beq.n	80031a2 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2204      	movs	r2, #4
 8003194:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e020      	b.n	80031e4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f022 020e 	bic.w	r2, r2, #14
 80031b0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f022 0201 	bic.w	r2, r2, #1
 80031c0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ca:	2101      	movs	r1, #1
 80031cc:	fa01 f202 	lsl.w	r2, r1, r2
 80031d0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2201      	movs	r2, #1
 80031d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80031e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3714      	adds	r7, #20
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bc80      	pop	{r7}
 80031ec:	4770      	bx	lr
	...

080031f0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031f8:	2300      	movs	r3, #0
 80031fa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003202:	2b02      	cmp	r3, #2
 8003204:	d005      	beq.n	8003212 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2204      	movs	r2, #4
 800320a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	73fb      	strb	r3, [r7, #15]
 8003210:	e0d6      	b.n	80033c0 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f022 020e 	bic.w	r2, r2, #14
 8003220:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 0201 	bic.w	r2, r2, #1
 8003230:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	461a      	mov	r2, r3
 8003238:	4b64      	ldr	r3, [pc, #400]	; (80033cc <HAL_DMA_Abort_IT+0x1dc>)
 800323a:	429a      	cmp	r2, r3
 800323c:	d958      	bls.n	80032f0 <HAL_DMA_Abort_IT+0x100>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a63      	ldr	r2, [pc, #396]	; (80033d0 <HAL_DMA_Abort_IT+0x1e0>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d04f      	beq.n	80032e8 <HAL_DMA_Abort_IT+0xf8>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a61      	ldr	r2, [pc, #388]	; (80033d4 <HAL_DMA_Abort_IT+0x1e4>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d048      	beq.n	80032e4 <HAL_DMA_Abort_IT+0xf4>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a60      	ldr	r2, [pc, #384]	; (80033d8 <HAL_DMA_Abort_IT+0x1e8>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d040      	beq.n	80032de <HAL_DMA_Abort_IT+0xee>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a5e      	ldr	r2, [pc, #376]	; (80033dc <HAL_DMA_Abort_IT+0x1ec>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d038      	beq.n	80032d8 <HAL_DMA_Abort_IT+0xe8>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a5d      	ldr	r2, [pc, #372]	; (80033e0 <HAL_DMA_Abort_IT+0x1f0>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d030      	beq.n	80032d2 <HAL_DMA_Abort_IT+0xe2>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a5b      	ldr	r2, [pc, #364]	; (80033e4 <HAL_DMA_Abort_IT+0x1f4>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d028      	beq.n	80032cc <HAL_DMA_Abort_IT+0xdc>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a53      	ldr	r2, [pc, #332]	; (80033cc <HAL_DMA_Abort_IT+0x1dc>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d020      	beq.n	80032c6 <HAL_DMA_Abort_IT+0xd6>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a57      	ldr	r2, [pc, #348]	; (80033e8 <HAL_DMA_Abort_IT+0x1f8>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d019      	beq.n	80032c2 <HAL_DMA_Abort_IT+0xd2>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a56      	ldr	r2, [pc, #344]	; (80033ec <HAL_DMA_Abort_IT+0x1fc>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d012      	beq.n	80032be <HAL_DMA_Abort_IT+0xce>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a54      	ldr	r2, [pc, #336]	; (80033f0 <HAL_DMA_Abort_IT+0x200>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d00a      	beq.n	80032b8 <HAL_DMA_Abort_IT+0xc8>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a53      	ldr	r2, [pc, #332]	; (80033f4 <HAL_DMA_Abort_IT+0x204>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d102      	bne.n	80032b2 <HAL_DMA_Abort_IT+0xc2>
 80032ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032b0:	e01b      	b.n	80032ea <HAL_DMA_Abort_IT+0xfa>
 80032b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032b6:	e018      	b.n	80032ea <HAL_DMA_Abort_IT+0xfa>
 80032b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032bc:	e015      	b.n	80032ea <HAL_DMA_Abort_IT+0xfa>
 80032be:	2310      	movs	r3, #16
 80032c0:	e013      	b.n	80032ea <HAL_DMA_Abort_IT+0xfa>
 80032c2:	2301      	movs	r3, #1
 80032c4:	e011      	b.n	80032ea <HAL_DMA_Abort_IT+0xfa>
 80032c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032ca:	e00e      	b.n	80032ea <HAL_DMA_Abort_IT+0xfa>
 80032cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80032d0:	e00b      	b.n	80032ea <HAL_DMA_Abort_IT+0xfa>
 80032d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032d6:	e008      	b.n	80032ea <HAL_DMA_Abort_IT+0xfa>
 80032d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032dc:	e005      	b.n	80032ea <HAL_DMA_Abort_IT+0xfa>
 80032de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032e2:	e002      	b.n	80032ea <HAL_DMA_Abort_IT+0xfa>
 80032e4:	2310      	movs	r3, #16
 80032e6:	e000      	b.n	80032ea <HAL_DMA_Abort_IT+0xfa>
 80032e8:	2301      	movs	r3, #1
 80032ea:	4a43      	ldr	r2, [pc, #268]	; (80033f8 <HAL_DMA_Abort_IT+0x208>)
 80032ec:	6053      	str	r3, [r2, #4]
 80032ee:	e057      	b.n	80033a0 <HAL_DMA_Abort_IT+0x1b0>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a36      	ldr	r2, [pc, #216]	; (80033d0 <HAL_DMA_Abort_IT+0x1e0>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d04f      	beq.n	800339a <HAL_DMA_Abort_IT+0x1aa>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a35      	ldr	r2, [pc, #212]	; (80033d4 <HAL_DMA_Abort_IT+0x1e4>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d048      	beq.n	8003396 <HAL_DMA_Abort_IT+0x1a6>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a33      	ldr	r2, [pc, #204]	; (80033d8 <HAL_DMA_Abort_IT+0x1e8>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d040      	beq.n	8003390 <HAL_DMA_Abort_IT+0x1a0>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a32      	ldr	r2, [pc, #200]	; (80033dc <HAL_DMA_Abort_IT+0x1ec>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d038      	beq.n	800338a <HAL_DMA_Abort_IT+0x19a>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a30      	ldr	r2, [pc, #192]	; (80033e0 <HAL_DMA_Abort_IT+0x1f0>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d030      	beq.n	8003384 <HAL_DMA_Abort_IT+0x194>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a2f      	ldr	r2, [pc, #188]	; (80033e4 <HAL_DMA_Abort_IT+0x1f4>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d028      	beq.n	800337e <HAL_DMA_Abort_IT+0x18e>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a26      	ldr	r2, [pc, #152]	; (80033cc <HAL_DMA_Abort_IT+0x1dc>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d020      	beq.n	8003378 <HAL_DMA_Abort_IT+0x188>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a2b      	ldr	r2, [pc, #172]	; (80033e8 <HAL_DMA_Abort_IT+0x1f8>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d019      	beq.n	8003374 <HAL_DMA_Abort_IT+0x184>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a29      	ldr	r2, [pc, #164]	; (80033ec <HAL_DMA_Abort_IT+0x1fc>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d012      	beq.n	8003370 <HAL_DMA_Abort_IT+0x180>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a28      	ldr	r2, [pc, #160]	; (80033f0 <HAL_DMA_Abort_IT+0x200>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d00a      	beq.n	800336a <HAL_DMA_Abort_IT+0x17a>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a26      	ldr	r2, [pc, #152]	; (80033f4 <HAL_DMA_Abort_IT+0x204>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d102      	bne.n	8003364 <HAL_DMA_Abort_IT+0x174>
 800335e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003362:	e01b      	b.n	800339c <HAL_DMA_Abort_IT+0x1ac>
 8003364:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003368:	e018      	b.n	800339c <HAL_DMA_Abort_IT+0x1ac>
 800336a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800336e:	e015      	b.n	800339c <HAL_DMA_Abort_IT+0x1ac>
 8003370:	2310      	movs	r3, #16
 8003372:	e013      	b.n	800339c <HAL_DMA_Abort_IT+0x1ac>
 8003374:	2301      	movs	r3, #1
 8003376:	e011      	b.n	800339c <HAL_DMA_Abort_IT+0x1ac>
 8003378:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800337c:	e00e      	b.n	800339c <HAL_DMA_Abort_IT+0x1ac>
 800337e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003382:	e00b      	b.n	800339c <HAL_DMA_Abort_IT+0x1ac>
 8003384:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003388:	e008      	b.n	800339c <HAL_DMA_Abort_IT+0x1ac>
 800338a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800338e:	e005      	b.n	800339c <HAL_DMA_Abort_IT+0x1ac>
 8003390:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003394:	e002      	b.n	800339c <HAL_DMA_Abort_IT+0x1ac>
 8003396:	2310      	movs	r3, #16
 8003398:	e000      	b.n	800339c <HAL_DMA_Abort_IT+0x1ac>
 800339a:	2301      	movs	r3, #1
 800339c:	4a17      	ldr	r2, [pc, #92]	; (80033fc <HAL_DMA_Abort_IT+0x20c>)
 800339e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d003      	beq.n	80033c0 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	4798      	blx	r3
    } 
  }
  return status;
 80033c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3710      	adds	r7, #16
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	40020080 	.word	0x40020080
 80033d0:	40020008 	.word	0x40020008
 80033d4:	4002001c 	.word	0x4002001c
 80033d8:	40020030 	.word	0x40020030
 80033dc:	40020044 	.word	0x40020044
 80033e0:	40020058 	.word	0x40020058
 80033e4:	4002006c 	.word	0x4002006c
 80033e8:	40020408 	.word	0x40020408
 80033ec:	4002041c 	.word	0x4002041c
 80033f0:	40020430 	.word	0x40020430
 80033f4:	40020444 	.word	0x40020444
 80033f8:	40020400 	.word	0x40020400
 80033fc:	40020000 	.word	0x40020000

08003400 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341c:	2204      	movs	r2, #4
 800341e:	409a      	lsls	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	4013      	ands	r3, r2
 8003424:	2b00      	cmp	r3, #0
 8003426:	f000 80d6 	beq.w	80035d6 <HAL_DMA_IRQHandler+0x1d6>
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	f003 0304 	and.w	r3, r3, #4
 8003430:	2b00      	cmp	r3, #0
 8003432:	f000 80d0 	beq.w	80035d6 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0320 	and.w	r3, r3, #32
 8003440:	2b00      	cmp	r3, #0
 8003442:	d107      	bne.n	8003454 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f022 0204 	bic.w	r2, r2, #4
 8003452:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	461a      	mov	r2, r3
 800345a:	4b9b      	ldr	r3, [pc, #620]	; (80036c8 <HAL_DMA_IRQHandler+0x2c8>)
 800345c:	429a      	cmp	r2, r3
 800345e:	d958      	bls.n	8003512 <HAL_DMA_IRQHandler+0x112>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a99      	ldr	r2, [pc, #612]	; (80036cc <HAL_DMA_IRQHandler+0x2cc>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d04f      	beq.n	800350a <HAL_DMA_IRQHandler+0x10a>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a98      	ldr	r2, [pc, #608]	; (80036d0 <HAL_DMA_IRQHandler+0x2d0>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d048      	beq.n	8003506 <HAL_DMA_IRQHandler+0x106>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a96      	ldr	r2, [pc, #600]	; (80036d4 <HAL_DMA_IRQHandler+0x2d4>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d040      	beq.n	8003500 <HAL_DMA_IRQHandler+0x100>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a95      	ldr	r2, [pc, #596]	; (80036d8 <HAL_DMA_IRQHandler+0x2d8>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d038      	beq.n	80034fa <HAL_DMA_IRQHandler+0xfa>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a93      	ldr	r2, [pc, #588]	; (80036dc <HAL_DMA_IRQHandler+0x2dc>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d030      	beq.n	80034f4 <HAL_DMA_IRQHandler+0xf4>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a92      	ldr	r2, [pc, #584]	; (80036e0 <HAL_DMA_IRQHandler+0x2e0>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d028      	beq.n	80034ee <HAL_DMA_IRQHandler+0xee>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a89      	ldr	r2, [pc, #548]	; (80036c8 <HAL_DMA_IRQHandler+0x2c8>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d020      	beq.n	80034e8 <HAL_DMA_IRQHandler+0xe8>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a8e      	ldr	r2, [pc, #568]	; (80036e4 <HAL_DMA_IRQHandler+0x2e4>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d019      	beq.n	80034e4 <HAL_DMA_IRQHandler+0xe4>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a8c      	ldr	r2, [pc, #560]	; (80036e8 <HAL_DMA_IRQHandler+0x2e8>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d012      	beq.n	80034e0 <HAL_DMA_IRQHandler+0xe0>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a8b      	ldr	r2, [pc, #556]	; (80036ec <HAL_DMA_IRQHandler+0x2ec>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d00a      	beq.n	80034da <HAL_DMA_IRQHandler+0xda>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a89      	ldr	r2, [pc, #548]	; (80036f0 <HAL_DMA_IRQHandler+0x2f0>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d102      	bne.n	80034d4 <HAL_DMA_IRQHandler+0xd4>
 80034ce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80034d2:	e01b      	b.n	800350c <HAL_DMA_IRQHandler+0x10c>
 80034d4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80034d8:	e018      	b.n	800350c <HAL_DMA_IRQHandler+0x10c>
 80034da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034de:	e015      	b.n	800350c <HAL_DMA_IRQHandler+0x10c>
 80034e0:	2340      	movs	r3, #64	; 0x40
 80034e2:	e013      	b.n	800350c <HAL_DMA_IRQHandler+0x10c>
 80034e4:	2304      	movs	r3, #4
 80034e6:	e011      	b.n	800350c <HAL_DMA_IRQHandler+0x10c>
 80034e8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80034ec:	e00e      	b.n	800350c <HAL_DMA_IRQHandler+0x10c>
 80034ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80034f2:	e00b      	b.n	800350c <HAL_DMA_IRQHandler+0x10c>
 80034f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80034f8:	e008      	b.n	800350c <HAL_DMA_IRQHandler+0x10c>
 80034fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80034fe:	e005      	b.n	800350c <HAL_DMA_IRQHandler+0x10c>
 8003500:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003504:	e002      	b.n	800350c <HAL_DMA_IRQHandler+0x10c>
 8003506:	2340      	movs	r3, #64	; 0x40
 8003508:	e000      	b.n	800350c <HAL_DMA_IRQHandler+0x10c>
 800350a:	2304      	movs	r3, #4
 800350c:	4a79      	ldr	r2, [pc, #484]	; (80036f4 <HAL_DMA_IRQHandler+0x2f4>)
 800350e:	6053      	str	r3, [r2, #4]
 8003510:	e057      	b.n	80035c2 <HAL_DMA_IRQHandler+0x1c2>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a6d      	ldr	r2, [pc, #436]	; (80036cc <HAL_DMA_IRQHandler+0x2cc>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d04f      	beq.n	80035bc <HAL_DMA_IRQHandler+0x1bc>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a6b      	ldr	r2, [pc, #428]	; (80036d0 <HAL_DMA_IRQHandler+0x2d0>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d048      	beq.n	80035b8 <HAL_DMA_IRQHandler+0x1b8>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a6a      	ldr	r2, [pc, #424]	; (80036d4 <HAL_DMA_IRQHandler+0x2d4>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d040      	beq.n	80035b2 <HAL_DMA_IRQHandler+0x1b2>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a68      	ldr	r2, [pc, #416]	; (80036d8 <HAL_DMA_IRQHandler+0x2d8>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d038      	beq.n	80035ac <HAL_DMA_IRQHandler+0x1ac>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a67      	ldr	r2, [pc, #412]	; (80036dc <HAL_DMA_IRQHandler+0x2dc>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d030      	beq.n	80035a6 <HAL_DMA_IRQHandler+0x1a6>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a65      	ldr	r2, [pc, #404]	; (80036e0 <HAL_DMA_IRQHandler+0x2e0>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d028      	beq.n	80035a0 <HAL_DMA_IRQHandler+0x1a0>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a5d      	ldr	r2, [pc, #372]	; (80036c8 <HAL_DMA_IRQHandler+0x2c8>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d020      	beq.n	800359a <HAL_DMA_IRQHandler+0x19a>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a61      	ldr	r2, [pc, #388]	; (80036e4 <HAL_DMA_IRQHandler+0x2e4>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d019      	beq.n	8003596 <HAL_DMA_IRQHandler+0x196>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a60      	ldr	r2, [pc, #384]	; (80036e8 <HAL_DMA_IRQHandler+0x2e8>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d012      	beq.n	8003592 <HAL_DMA_IRQHandler+0x192>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a5e      	ldr	r2, [pc, #376]	; (80036ec <HAL_DMA_IRQHandler+0x2ec>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d00a      	beq.n	800358c <HAL_DMA_IRQHandler+0x18c>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a5d      	ldr	r2, [pc, #372]	; (80036f0 <HAL_DMA_IRQHandler+0x2f0>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d102      	bne.n	8003586 <HAL_DMA_IRQHandler+0x186>
 8003580:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003584:	e01b      	b.n	80035be <HAL_DMA_IRQHandler+0x1be>
 8003586:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800358a:	e018      	b.n	80035be <HAL_DMA_IRQHandler+0x1be>
 800358c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003590:	e015      	b.n	80035be <HAL_DMA_IRQHandler+0x1be>
 8003592:	2340      	movs	r3, #64	; 0x40
 8003594:	e013      	b.n	80035be <HAL_DMA_IRQHandler+0x1be>
 8003596:	2304      	movs	r3, #4
 8003598:	e011      	b.n	80035be <HAL_DMA_IRQHandler+0x1be>
 800359a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800359e:	e00e      	b.n	80035be <HAL_DMA_IRQHandler+0x1be>
 80035a0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80035a4:	e00b      	b.n	80035be <HAL_DMA_IRQHandler+0x1be>
 80035a6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80035aa:	e008      	b.n	80035be <HAL_DMA_IRQHandler+0x1be>
 80035ac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80035b0:	e005      	b.n	80035be <HAL_DMA_IRQHandler+0x1be>
 80035b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035b6:	e002      	b.n	80035be <HAL_DMA_IRQHandler+0x1be>
 80035b8:	2340      	movs	r3, #64	; 0x40
 80035ba:	e000      	b.n	80035be <HAL_DMA_IRQHandler+0x1be>
 80035bc:	2304      	movs	r3, #4
 80035be:	4a4e      	ldr	r2, [pc, #312]	; (80036f8 <HAL_DMA_IRQHandler+0x2f8>)
 80035c0:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 8136 	beq.w	8003838 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80035d4:	e130      	b.n	8003838 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035da:	2202      	movs	r2, #2
 80035dc:	409a      	lsls	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	4013      	ands	r3, r2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	f000 80f8 	beq.w	80037d8 <HAL_DMA_IRQHandler+0x3d8>
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 80f2 	beq.w	80037d8 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0320 	and.w	r3, r3, #32
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10b      	bne.n	800361a <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f022 020a 	bic.w	r2, r2, #10
 8003610:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2201      	movs	r2, #1
 8003616:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	461a      	mov	r2, r3
 8003620:	4b29      	ldr	r3, [pc, #164]	; (80036c8 <HAL_DMA_IRQHandler+0x2c8>)
 8003622:	429a      	cmp	r2, r3
 8003624:	d973      	bls.n	800370e <HAL_DMA_IRQHandler+0x30e>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a28      	ldr	r2, [pc, #160]	; (80036cc <HAL_DMA_IRQHandler+0x2cc>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d06a      	beq.n	8003706 <HAL_DMA_IRQHandler+0x306>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a26      	ldr	r2, [pc, #152]	; (80036d0 <HAL_DMA_IRQHandler+0x2d0>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d063      	beq.n	8003702 <HAL_DMA_IRQHandler+0x302>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a25      	ldr	r2, [pc, #148]	; (80036d4 <HAL_DMA_IRQHandler+0x2d4>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d05b      	beq.n	80036fc <HAL_DMA_IRQHandler+0x2fc>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a23      	ldr	r2, [pc, #140]	; (80036d8 <HAL_DMA_IRQHandler+0x2d8>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d038      	beq.n	80036c0 <HAL_DMA_IRQHandler+0x2c0>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a22      	ldr	r2, [pc, #136]	; (80036dc <HAL_DMA_IRQHandler+0x2dc>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d030      	beq.n	80036ba <HAL_DMA_IRQHandler+0x2ba>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a20      	ldr	r2, [pc, #128]	; (80036e0 <HAL_DMA_IRQHandler+0x2e0>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d028      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x2b4>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a18      	ldr	r2, [pc, #96]	; (80036c8 <HAL_DMA_IRQHandler+0x2c8>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d020      	beq.n	80036ae <HAL_DMA_IRQHandler+0x2ae>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a1c      	ldr	r2, [pc, #112]	; (80036e4 <HAL_DMA_IRQHandler+0x2e4>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d019      	beq.n	80036aa <HAL_DMA_IRQHandler+0x2aa>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a1b      	ldr	r2, [pc, #108]	; (80036e8 <HAL_DMA_IRQHandler+0x2e8>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d012      	beq.n	80036a6 <HAL_DMA_IRQHandler+0x2a6>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a19      	ldr	r2, [pc, #100]	; (80036ec <HAL_DMA_IRQHandler+0x2ec>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d00a      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x2a0>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a18      	ldr	r2, [pc, #96]	; (80036f0 <HAL_DMA_IRQHandler+0x2f0>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d102      	bne.n	800369a <HAL_DMA_IRQHandler+0x29a>
 8003694:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003698:	e036      	b.n	8003708 <HAL_DMA_IRQHandler+0x308>
 800369a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800369e:	e033      	b.n	8003708 <HAL_DMA_IRQHandler+0x308>
 80036a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036a4:	e030      	b.n	8003708 <HAL_DMA_IRQHandler+0x308>
 80036a6:	2320      	movs	r3, #32
 80036a8:	e02e      	b.n	8003708 <HAL_DMA_IRQHandler+0x308>
 80036aa:	2302      	movs	r3, #2
 80036ac:	e02c      	b.n	8003708 <HAL_DMA_IRQHandler+0x308>
 80036ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036b2:	e029      	b.n	8003708 <HAL_DMA_IRQHandler+0x308>
 80036b4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80036b8:	e026      	b.n	8003708 <HAL_DMA_IRQHandler+0x308>
 80036ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80036be:	e023      	b.n	8003708 <HAL_DMA_IRQHandler+0x308>
 80036c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036c4:	e020      	b.n	8003708 <HAL_DMA_IRQHandler+0x308>
 80036c6:	bf00      	nop
 80036c8:	40020080 	.word	0x40020080
 80036cc:	40020008 	.word	0x40020008
 80036d0:	4002001c 	.word	0x4002001c
 80036d4:	40020030 	.word	0x40020030
 80036d8:	40020044 	.word	0x40020044
 80036dc:	40020058 	.word	0x40020058
 80036e0:	4002006c 	.word	0x4002006c
 80036e4:	40020408 	.word	0x40020408
 80036e8:	4002041c 	.word	0x4002041c
 80036ec:	40020430 	.word	0x40020430
 80036f0:	40020444 	.word	0x40020444
 80036f4:	40020400 	.word	0x40020400
 80036f8:	40020000 	.word	0x40020000
 80036fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003700:	e002      	b.n	8003708 <HAL_DMA_IRQHandler+0x308>
 8003702:	2320      	movs	r3, #32
 8003704:	e000      	b.n	8003708 <HAL_DMA_IRQHandler+0x308>
 8003706:	2302      	movs	r3, #2
 8003708:	4a4e      	ldr	r2, [pc, #312]	; (8003844 <HAL_DMA_IRQHandler+0x444>)
 800370a:	6053      	str	r3, [r2, #4]
 800370c:	e057      	b.n	80037be <HAL_DMA_IRQHandler+0x3be>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a4d      	ldr	r2, [pc, #308]	; (8003848 <HAL_DMA_IRQHandler+0x448>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d04f      	beq.n	80037b8 <HAL_DMA_IRQHandler+0x3b8>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a4b      	ldr	r2, [pc, #300]	; (800384c <HAL_DMA_IRQHandler+0x44c>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d048      	beq.n	80037b4 <HAL_DMA_IRQHandler+0x3b4>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a4a      	ldr	r2, [pc, #296]	; (8003850 <HAL_DMA_IRQHandler+0x450>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d040      	beq.n	80037ae <HAL_DMA_IRQHandler+0x3ae>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a48      	ldr	r2, [pc, #288]	; (8003854 <HAL_DMA_IRQHandler+0x454>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d038      	beq.n	80037a8 <HAL_DMA_IRQHandler+0x3a8>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a47      	ldr	r2, [pc, #284]	; (8003858 <HAL_DMA_IRQHandler+0x458>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d030      	beq.n	80037a2 <HAL_DMA_IRQHandler+0x3a2>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a45      	ldr	r2, [pc, #276]	; (800385c <HAL_DMA_IRQHandler+0x45c>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d028      	beq.n	800379c <HAL_DMA_IRQHandler+0x39c>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a44      	ldr	r2, [pc, #272]	; (8003860 <HAL_DMA_IRQHandler+0x460>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d020      	beq.n	8003796 <HAL_DMA_IRQHandler+0x396>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a42      	ldr	r2, [pc, #264]	; (8003864 <HAL_DMA_IRQHandler+0x464>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d019      	beq.n	8003792 <HAL_DMA_IRQHandler+0x392>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a41      	ldr	r2, [pc, #260]	; (8003868 <HAL_DMA_IRQHandler+0x468>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d012      	beq.n	800378e <HAL_DMA_IRQHandler+0x38e>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a3f      	ldr	r2, [pc, #252]	; (800386c <HAL_DMA_IRQHandler+0x46c>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d00a      	beq.n	8003788 <HAL_DMA_IRQHandler+0x388>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a3e      	ldr	r2, [pc, #248]	; (8003870 <HAL_DMA_IRQHandler+0x470>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d102      	bne.n	8003782 <HAL_DMA_IRQHandler+0x382>
 800377c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003780:	e01b      	b.n	80037ba <HAL_DMA_IRQHandler+0x3ba>
 8003782:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003786:	e018      	b.n	80037ba <HAL_DMA_IRQHandler+0x3ba>
 8003788:	f44f 7300 	mov.w	r3, #512	; 0x200
 800378c:	e015      	b.n	80037ba <HAL_DMA_IRQHandler+0x3ba>
 800378e:	2320      	movs	r3, #32
 8003790:	e013      	b.n	80037ba <HAL_DMA_IRQHandler+0x3ba>
 8003792:	2302      	movs	r3, #2
 8003794:	e011      	b.n	80037ba <HAL_DMA_IRQHandler+0x3ba>
 8003796:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800379a:	e00e      	b.n	80037ba <HAL_DMA_IRQHandler+0x3ba>
 800379c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80037a0:	e00b      	b.n	80037ba <HAL_DMA_IRQHandler+0x3ba>
 80037a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80037a6:	e008      	b.n	80037ba <HAL_DMA_IRQHandler+0x3ba>
 80037a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80037ac:	e005      	b.n	80037ba <HAL_DMA_IRQHandler+0x3ba>
 80037ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80037b2:	e002      	b.n	80037ba <HAL_DMA_IRQHandler+0x3ba>
 80037b4:	2320      	movs	r3, #32
 80037b6:	e000      	b.n	80037ba <HAL_DMA_IRQHandler+0x3ba>
 80037b8:	2302      	movs	r3, #2
 80037ba:	4a2e      	ldr	r2, [pc, #184]	; (8003874 <HAL_DMA_IRQHandler+0x474>)
 80037bc:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d034      	beq.n	8003838 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80037d6:	e02f      	b.n	8003838 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037dc:	2208      	movs	r2, #8
 80037de:	409a      	lsls	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	4013      	ands	r3, r2
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d028      	beq.n	800383a <HAL_DMA_IRQHandler+0x43a>
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	f003 0308 	and.w	r3, r3, #8
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d023      	beq.n	800383a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f022 020e 	bic.w	r2, r2, #14
 8003800:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800380a:	2101      	movs	r1, #1
 800380c:	fa01 f202 	lsl.w	r2, r1, r2
 8003810:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2201      	movs	r2, #1
 8003816:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382c:	2b00      	cmp	r3, #0
 800382e:	d004      	beq.n	800383a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	4798      	blx	r3
    }
  }
  return;
 8003838:	bf00      	nop
 800383a:	bf00      	nop
}
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	40020400 	.word	0x40020400
 8003848:	40020008 	.word	0x40020008
 800384c:	4002001c 	.word	0x4002001c
 8003850:	40020030 	.word	0x40020030
 8003854:	40020044 	.word	0x40020044
 8003858:	40020058 	.word	0x40020058
 800385c:	4002006c 	.word	0x4002006c
 8003860:	40020080 	.word	0x40020080
 8003864:	40020408 	.word	0x40020408
 8003868:	4002041c 	.word	0x4002041c
 800386c:	40020430 	.word	0x40020430
 8003870:	40020444 	.word	0x40020444
 8003874:	40020000 	.word	0x40020000

08003878 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	607a      	str	r2, [r7, #4]
 8003884:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800388e:	2101      	movs	r1, #1
 8003890:	fa01 f202 	lsl.w	r2, r1, r2
 8003894:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	683a      	ldr	r2, [r7, #0]
 800389c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	2b10      	cmp	r3, #16
 80038a4:	d108      	bne.n	80038b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68ba      	ldr	r2, [r7, #8]
 80038b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80038b6:	e007      	b.n	80038c8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68ba      	ldr	r2, [r7, #8]
 80038be:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	60da      	str	r2, [r3, #12]
}
 80038c8:	bf00      	nop
 80038ca:	3714      	adds	r7, #20
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bc80      	pop	{r7}
 80038d0:	4770      	bx	lr
	...

080038d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b08b      	sub	sp, #44	; 0x2c
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038de:	2300      	movs	r3, #0
 80038e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80038e2:	2300      	movs	r3, #0
 80038e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038e6:	e133      	b.n	8003b50 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80038e8:	2201      	movs	r2, #1
 80038ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ec:	fa02 f303 	lsl.w	r3, r2, r3
 80038f0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	69fa      	ldr	r2, [r7, #28]
 80038f8:	4013      	ands	r3, r2
 80038fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	429a      	cmp	r2, r3
 8003902:	f040 8122 	bne.w	8003b4a <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	2b12      	cmp	r3, #18
 800390c:	d034      	beq.n	8003978 <HAL_GPIO_Init+0xa4>
 800390e:	2b12      	cmp	r3, #18
 8003910:	d80d      	bhi.n	800392e <HAL_GPIO_Init+0x5a>
 8003912:	2b02      	cmp	r3, #2
 8003914:	d02b      	beq.n	800396e <HAL_GPIO_Init+0x9a>
 8003916:	2b02      	cmp	r3, #2
 8003918:	d804      	bhi.n	8003924 <HAL_GPIO_Init+0x50>
 800391a:	2b00      	cmp	r3, #0
 800391c:	d031      	beq.n	8003982 <HAL_GPIO_Init+0xae>
 800391e:	2b01      	cmp	r3, #1
 8003920:	d01c      	beq.n	800395c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003922:	e048      	b.n	80039b6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003924:	2b03      	cmp	r3, #3
 8003926:	d043      	beq.n	80039b0 <HAL_GPIO_Init+0xdc>
 8003928:	2b11      	cmp	r3, #17
 800392a:	d01b      	beq.n	8003964 <HAL_GPIO_Init+0x90>
          break;
 800392c:	e043      	b.n	80039b6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800392e:	4a8f      	ldr	r2, [pc, #572]	; (8003b6c <HAL_GPIO_Init+0x298>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d026      	beq.n	8003982 <HAL_GPIO_Init+0xae>
 8003934:	4a8d      	ldr	r2, [pc, #564]	; (8003b6c <HAL_GPIO_Init+0x298>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d806      	bhi.n	8003948 <HAL_GPIO_Init+0x74>
 800393a:	4a8d      	ldr	r2, [pc, #564]	; (8003b70 <HAL_GPIO_Init+0x29c>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d020      	beq.n	8003982 <HAL_GPIO_Init+0xae>
 8003940:	4a8c      	ldr	r2, [pc, #560]	; (8003b74 <HAL_GPIO_Init+0x2a0>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d01d      	beq.n	8003982 <HAL_GPIO_Init+0xae>
          break;
 8003946:	e036      	b.n	80039b6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003948:	4a8b      	ldr	r2, [pc, #556]	; (8003b78 <HAL_GPIO_Init+0x2a4>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d019      	beq.n	8003982 <HAL_GPIO_Init+0xae>
 800394e:	4a8b      	ldr	r2, [pc, #556]	; (8003b7c <HAL_GPIO_Init+0x2a8>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d016      	beq.n	8003982 <HAL_GPIO_Init+0xae>
 8003954:	4a8a      	ldr	r2, [pc, #552]	; (8003b80 <HAL_GPIO_Init+0x2ac>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d013      	beq.n	8003982 <HAL_GPIO_Init+0xae>
          break;
 800395a:	e02c      	b.n	80039b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	68db      	ldr	r3, [r3, #12]
 8003960:	623b      	str	r3, [r7, #32]
          break;
 8003962:	e028      	b.n	80039b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	3304      	adds	r3, #4
 800396a:	623b      	str	r3, [r7, #32]
          break;
 800396c:	e023      	b.n	80039b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	3308      	adds	r3, #8
 8003974:	623b      	str	r3, [r7, #32]
          break;
 8003976:	e01e      	b.n	80039b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	330c      	adds	r3, #12
 800397e:	623b      	str	r3, [r7, #32]
          break;
 8003980:	e019      	b.n	80039b6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d102      	bne.n	8003990 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800398a:	2304      	movs	r3, #4
 800398c:	623b      	str	r3, [r7, #32]
          break;
 800398e:	e012      	b.n	80039b6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	2b01      	cmp	r3, #1
 8003996:	d105      	bne.n	80039a4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003998:	2308      	movs	r3, #8
 800399a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	69fa      	ldr	r2, [r7, #28]
 80039a0:	611a      	str	r2, [r3, #16]
          break;
 80039a2:	e008      	b.n	80039b6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039a4:	2308      	movs	r3, #8
 80039a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	69fa      	ldr	r2, [r7, #28]
 80039ac:	615a      	str	r2, [r3, #20]
          break;
 80039ae:	e002      	b.n	80039b6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80039b0:	2300      	movs	r3, #0
 80039b2:	623b      	str	r3, [r7, #32]
          break;
 80039b4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	2bff      	cmp	r3, #255	; 0xff
 80039ba:	d801      	bhi.n	80039c0 <HAL_GPIO_Init+0xec>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	e001      	b.n	80039c4 <HAL_GPIO_Init+0xf0>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	3304      	adds	r3, #4
 80039c4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	2bff      	cmp	r3, #255	; 0xff
 80039ca:	d802      	bhi.n	80039d2 <HAL_GPIO_Init+0xfe>
 80039cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	e002      	b.n	80039d8 <HAL_GPIO_Init+0x104>
 80039d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d4:	3b08      	subs	r3, #8
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	210f      	movs	r1, #15
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	fa01 f303 	lsl.w	r3, r1, r3
 80039e6:	43db      	mvns	r3, r3
 80039e8:	401a      	ands	r2, r3
 80039ea:	6a39      	ldr	r1, [r7, #32]
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	fa01 f303 	lsl.w	r3, r1, r3
 80039f2:	431a      	orrs	r2, r3
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f000 80a2 	beq.w	8003b4a <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a06:	4b5f      	ldr	r3, [pc, #380]	; (8003b84 <HAL_GPIO_Init+0x2b0>)
 8003a08:	699b      	ldr	r3, [r3, #24]
 8003a0a:	4a5e      	ldr	r2, [pc, #376]	; (8003b84 <HAL_GPIO_Init+0x2b0>)
 8003a0c:	f043 0301 	orr.w	r3, r3, #1
 8003a10:	6193      	str	r3, [r2, #24]
 8003a12:	4b5c      	ldr	r3, [pc, #368]	; (8003b84 <HAL_GPIO_Init+0x2b0>)
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	60bb      	str	r3, [r7, #8]
 8003a1c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a1e:	4a5a      	ldr	r2, [pc, #360]	; (8003b88 <HAL_GPIO_Init+0x2b4>)
 8003a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a22:	089b      	lsrs	r3, r3, #2
 8003a24:	3302      	adds	r3, #2
 8003a26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a2a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2e:	f003 0303 	and.w	r3, r3, #3
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	220f      	movs	r2, #15
 8003a36:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3a:	43db      	mvns	r3, r3
 8003a3c:	68fa      	ldr	r2, [r7, #12]
 8003a3e:	4013      	ands	r3, r2
 8003a40:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a51      	ldr	r2, [pc, #324]	; (8003b8c <HAL_GPIO_Init+0x2b8>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d01f      	beq.n	8003a8a <HAL_GPIO_Init+0x1b6>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a50      	ldr	r2, [pc, #320]	; (8003b90 <HAL_GPIO_Init+0x2bc>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d019      	beq.n	8003a86 <HAL_GPIO_Init+0x1b2>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a4f      	ldr	r2, [pc, #316]	; (8003b94 <HAL_GPIO_Init+0x2c0>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d013      	beq.n	8003a82 <HAL_GPIO_Init+0x1ae>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a4e      	ldr	r2, [pc, #312]	; (8003b98 <HAL_GPIO_Init+0x2c4>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d00d      	beq.n	8003a7e <HAL_GPIO_Init+0x1aa>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a4d      	ldr	r2, [pc, #308]	; (8003b9c <HAL_GPIO_Init+0x2c8>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d007      	beq.n	8003a7a <HAL_GPIO_Init+0x1a6>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a4c      	ldr	r2, [pc, #304]	; (8003ba0 <HAL_GPIO_Init+0x2cc>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d101      	bne.n	8003a76 <HAL_GPIO_Init+0x1a2>
 8003a72:	2305      	movs	r3, #5
 8003a74:	e00a      	b.n	8003a8c <HAL_GPIO_Init+0x1b8>
 8003a76:	2306      	movs	r3, #6
 8003a78:	e008      	b.n	8003a8c <HAL_GPIO_Init+0x1b8>
 8003a7a:	2304      	movs	r3, #4
 8003a7c:	e006      	b.n	8003a8c <HAL_GPIO_Init+0x1b8>
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e004      	b.n	8003a8c <HAL_GPIO_Init+0x1b8>
 8003a82:	2302      	movs	r3, #2
 8003a84:	e002      	b.n	8003a8c <HAL_GPIO_Init+0x1b8>
 8003a86:	2301      	movs	r3, #1
 8003a88:	e000      	b.n	8003a8c <HAL_GPIO_Init+0x1b8>
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a8e:	f002 0203 	and.w	r2, r2, #3
 8003a92:	0092      	lsls	r2, r2, #2
 8003a94:	4093      	lsls	r3, r2
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003a9c:	493a      	ldr	r1, [pc, #232]	; (8003b88 <HAL_GPIO_Init+0x2b4>)
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa0:	089b      	lsrs	r3, r3, #2
 8003aa2:	3302      	adds	r3, #2
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d006      	beq.n	8003ac4 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003ab6:	4b3b      	ldr	r3, [pc, #236]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	493a      	ldr	r1, [pc, #232]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003abc:	69bb      	ldr	r3, [r7, #24]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	600b      	str	r3, [r1, #0]
 8003ac2:	e006      	b.n	8003ad2 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003ac4:	4b37      	ldr	r3, [pc, #220]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	43db      	mvns	r3, r3
 8003acc:	4935      	ldr	r1, [pc, #212]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003ace:	4013      	ands	r3, r2
 8003ad0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d006      	beq.n	8003aec <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003ade:	4b31      	ldr	r3, [pc, #196]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003ae0:	685a      	ldr	r2, [r3, #4]
 8003ae2:	4930      	ldr	r1, [pc, #192]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003ae4:	69bb      	ldr	r3, [r7, #24]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	604b      	str	r3, [r1, #4]
 8003aea:	e006      	b.n	8003afa <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003aec:	4b2d      	ldr	r3, [pc, #180]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003aee:	685a      	ldr	r2, [r3, #4]
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	43db      	mvns	r3, r3
 8003af4:	492b      	ldr	r1, [pc, #172]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003af6:	4013      	ands	r3, r2
 8003af8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d006      	beq.n	8003b14 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003b06:	4b27      	ldr	r3, [pc, #156]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003b08:	689a      	ldr	r2, [r3, #8]
 8003b0a:	4926      	ldr	r1, [pc, #152]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003b0c:	69bb      	ldr	r3, [r7, #24]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	608b      	str	r3, [r1, #8]
 8003b12:	e006      	b.n	8003b22 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003b14:	4b23      	ldr	r3, [pc, #140]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003b16:	689a      	ldr	r2, [r3, #8]
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	43db      	mvns	r3, r3
 8003b1c:	4921      	ldr	r1, [pc, #132]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003b1e:	4013      	ands	r3, r2
 8003b20:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d006      	beq.n	8003b3c <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003b2e:	4b1d      	ldr	r3, [pc, #116]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003b30:	68da      	ldr	r2, [r3, #12]
 8003b32:	491c      	ldr	r1, [pc, #112]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	60cb      	str	r3, [r1, #12]
 8003b3a:	e006      	b.n	8003b4a <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003b3c:	4b19      	ldr	r3, [pc, #100]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	43db      	mvns	r3, r3
 8003b44:	4917      	ldr	r1, [pc, #92]	; (8003ba4 <HAL_GPIO_Init+0x2d0>)
 8003b46:	4013      	ands	r3, r2
 8003b48:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b56:	fa22 f303 	lsr.w	r3, r2, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f47f aec4 	bne.w	80038e8 <HAL_GPIO_Init+0x14>
  }
}
 8003b60:	bf00      	nop
 8003b62:	372c      	adds	r7, #44	; 0x2c
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bc80      	pop	{r7}
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	10210000 	.word	0x10210000
 8003b70:	10110000 	.word	0x10110000
 8003b74:	10120000 	.word	0x10120000
 8003b78:	10310000 	.word	0x10310000
 8003b7c:	10320000 	.word	0x10320000
 8003b80:	10220000 	.word	0x10220000
 8003b84:	40021000 	.word	0x40021000
 8003b88:	40010000 	.word	0x40010000
 8003b8c:	40010800 	.word	0x40010800
 8003b90:	40010c00 	.word	0x40010c00
 8003b94:	40011000 	.word	0x40011000
 8003b98:	40011400 	.word	0x40011400
 8003b9c:	40011800 	.word	0x40011800
 8003ba0:	40011c00 	.word	0x40011c00
 8003ba4:	40010400 	.word	0x40010400

08003ba8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	460b      	mov	r3, r1
 8003bb2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689a      	ldr	r2, [r3, #8]
 8003bb8:	887b      	ldrh	r3, [r7, #2]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d002      	beq.n	8003bc6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	73fb      	strb	r3, [r7, #15]
 8003bc4:	e001      	b.n	8003bca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003bca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3714      	adds	r7, #20
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bc80      	pop	{r7}
 8003bd4:	4770      	bx	lr

08003bd6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bd6:	b480      	push	{r7}
 8003bd8:	b083      	sub	sp, #12
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
 8003bde:	460b      	mov	r3, r1
 8003be0:	807b      	strh	r3, [r7, #2]
 8003be2:	4613      	mov	r3, r2
 8003be4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003be6:	787b      	ldrb	r3, [r7, #1]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d003      	beq.n	8003bf4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bec:	887a      	ldrh	r2, [r7, #2]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003bf2:	e003      	b.n	8003bfc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003bf4:	887b      	ldrh	r3, [r7, #2]
 8003bf6:	041a      	lsls	r2, r3, #16
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	611a      	str	r2, [r3, #16]
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr
	...

08003c08 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	4603      	mov	r3, r0
 8003c10:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c12:	4b08      	ldr	r3, [pc, #32]	; (8003c34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c14:	695a      	ldr	r2, [r3, #20]
 8003c16:	88fb      	ldrh	r3, [r7, #6]
 8003c18:	4013      	ands	r3, r2
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d006      	beq.n	8003c2c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c1e:	4a05      	ldr	r2, [pc, #20]	; (8003c34 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c20:	88fb      	ldrh	r3, [r7, #6]
 8003c22:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c24:	88fb      	ldrh	r3, [r7, #6]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f000 f806 	bl	8003c38 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c2c:	bf00      	nop
 8003c2e:	3708      	adds	r7, #8
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	40010400 	.word	0x40010400

08003c38 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	4603      	mov	r3, r0
 8003c40:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bc80      	pop	{r7}
 8003c4a:	4770      	bx	lr

08003c4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e10f      	b.n	8003e7e <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d106      	bne.n	8003c78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f7fd fb94 	bl	80013a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2224      	movs	r2, #36	; 0x24
 8003c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f022 0201 	bic.w	r2, r2, #1
 8003c8e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c90:	f001 fbb4 	bl	80053fc <HAL_RCC_GetPCLK1Freq>
 8003c94:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	4a7b      	ldr	r2, [pc, #492]	; (8003e88 <HAL_I2C_Init+0x23c>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d807      	bhi.n	8003cb0 <HAL_I2C_Init+0x64>
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	4a7a      	ldr	r2, [pc, #488]	; (8003e8c <HAL_I2C_Init+0x240>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	bf94      	ite	ls
 8003ca8:	2301      	movls	r3, #1
 8003caa:	2300      	movhi	r3, #0
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	e006      	b.n	8003cbe <HAL_I2C_Init+0x72>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	4a77      	ldr	r2, [pc, #476]	; (8003e90 <HAL_I2C_Init+0x244>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	bf94      	ite	ls
 8003cb8:	2301      	movls	r3, #1
 8003cba:	2300      	movhi	r3, #0
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e0db      	b.n	8003e7e <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	4a72      	ldr	r2, [pc, #456]	; (8003e94 <HAL_I2C_Init+0x248>)
 8003cca:	fba2 2303 	umull	r2, r3, r2, r3
 8003cce:	0c9b      	lsrs	r3, r3, #18
 8003cd0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68ba      	ldr	r2, [r7, #8]
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	6a1b      	ldr	r3, [r3, #32]
 8003cec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	4a64      	ldr	r2, [pc, #400]	; (8003e88 <HAL_I2C_Init+0x23c>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d802      	bhi.n	8003d00 <HAL_I2C_Init+0xb4>
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	e009      	b.n	8003d14 <HAL_I2C_Init+0xc8>
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003d06:	fb02 f303 	mul.w	r3, r2, r3
 8003d0a:	4a63      	ldr	r2, [pc, #396]	; (8003e98 <HAL_I2C_Init+0x24c>)
 8003d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d10:	099b      	lsrs	r3, r3, #6
 8003d12:	3301      	adds	r3, #1
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	6812      	ldr	r2, [r2, #0]
 8003d18:	430b      	orrs	r3, r1
 8003d1a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d26:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	4956      	ldr	r1, [pc, #344]	; (8003e88 <HAL_I2C_Init+0x23c>)
 8003d30:	428b      	cmp	r3, r1
 8003d32:	d80d      	bhi.n	8003d50 <HAL_I2C_Init+0x104>
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	1e59      	subs	r1, r3, #1
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d42:	3301      	adds	r3, #1
 8003d44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d48:	2b04      	cmp	r3, #4
 8003d4a:	bf38      	it	cc
 8003d4c:	2304      	movcc	r3, #4
 8003d4e:	e04f      	b.n	8003df0 <HAL_I2C_Init+0x1a4>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d111      	bne.n	8003d7c <HAL_I2C_Init+0x130>
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	1e58      	subs	r0, r3, #1
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6859      	ldr	r1, [r3, #4]
 8003d60:	460b      	mov	r3, r1
 8003d62:	005b      	lsls	r3, r3, #1
 8003d64:	440b      	add	r3, r1
 8003d66:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	bf0c      	ite	eq
 8003d74:	2301      	moveq	r3, #1
 8003d76:	2300      	movne	r3, #0
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	e012      	b.n	8003da2 <HAL_I2C_Init+0x156>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	1e58      	subs	r0, r3, #1
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6859      	ldr	r1, [r3, #4]
 8003d84:	460b      	mov	r3, r1
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	440b      	add	r3, r1
 8003d8a:	0099      	lsls	r1, r3, #2
 8003d8c:	440b      	add	r3, r1
 8003d8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d92:	3301      	adds	r3, #1
 8003d94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	bf0c      	ite	eq
 8003d9c:	2301      	moveq	r3, #1
 8003d9e:	2300      	movne	r3, #0
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <HAL_I2C_Init+0x15e>
 8003da6:	2301      	movs	r3, #1
 8003da8:	e022      	b.n	8003df0 <HAL_I2C_Init+0x1a4>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d10e      	bne.n	8003dd0 <HAL_I2C_Init+0x184>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	1e58      	subs	r0, r3, #1
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6859      	ldr	r1, [r3, #4]
 8003dba:	460b      	mov	r3, r1
 8003dbc:	005b      	lsls	r3, r3, #1
 8003dbe:	440b      	add	r3, r1
 8003dc0:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dce:	e00f      	b.n	8003df0 <HAL_I2C_Init+0x1a4>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	1e58      	subs	r0, r3, #1
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6859      	ldr	r1, [r3, #4]
 8003dd8:	460b      	mov	r3, r1
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	440b      	add	r3, r1
 8003dde:	0099      	lsls	r1, r3, #2
 8003de0:	440b      	add	r3, r1
 8003de2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003de6:	3301      	adds	r3, #1
 8003de8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003df0:	6879      	ldr	r1, [r7, #4]
 8003df2:	6809      	ldr	r1, [r1, #0]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	69da      	ldr	r2, [r3, #28]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a1b      	ldr	r3, [r3, #32]
 8003e0a:	431a      	orrs	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	430a      	orrs	r2, r1
 8003e12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e1e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6911      	ldr	r1, [r2, #16]
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	68d2      	ldr	r2, [r2, #12]
 8003e2a:	4311      	orrs	r1, r2
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	6812      	ldr	r2, [r2, #0]
 8003e30:	430b      	orrs	r3, r1
 8003e32:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	695a      	ldr	r2, [r3, #20]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	431a      	orrs	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	430a      	orrs	r2, r1
 8003e4e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f042 0201 	orr.w	r2, r2, #1
 8003e5e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2220      	movs	r2, #32
 8003e6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3710      	adds	r7, #16
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop
 8003e88:	000186a0 	.word	0x000186a0
 8003e8c:	001e847f 	.word	0x001e847f
 8003e90:	003d08ff 	.word	0x003d08ff
 8003e94:	431bde83 	.word	0x431bde83
 8003e98:	10624dd3 	.word	0x10624dd3

08003e9c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e9e:	b08b      	sub	sp, #44	; 0x2c
 8003ea0:	af06      	add	r7, sp, #24
 8003ea2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d101      	bne.n	8003eae <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e0d3      	b.n	8004056 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d106      	bne.n	8003ec8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f00f f874 	bl	8012fb0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2203      	movs	r2, #3
 8003ecc:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f003 febe 	bl	8007c56 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	603b      	str	r3, [r7, #0]
 8003ee0:	687e      	ldr	r6, [r7, #4]
 8003ee2:	466d      	mov	r5, sp
 8003ee4:	f106 0410 	add.w	r4, r6, #16
 8003ee8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003eea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003eec:	6823      	ldr	r3, [r4, #0]
 8003eee:	602b      	str	r3, [r5, #0]
 8003ef0:	1d33      	adds	r3, r6, #4
 8003ef2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ef4:	6838      	ldr	r0, [r7, #0]
 8003ef6:	f003 fe87 	bl	8007c08 <USB_CoreInit>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d005      	beq.n	8003f0c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2202      	movs	r2, #2
 8003f04:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e0a4      	b.n	8004056 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2100      	movs	r1, #0
 8003f12:	4618      	mov	r0, r3
 8003f14:	f003 febb 	bl	8007c8e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f18:	2300      	movs	r3, #0
 8003f1a:	73fb      	strb	r3, [r7, #15]
 8003f1c:	e035      	b.n	8003f8a <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f1e:	7bfb      	ldrb	r3, [r7, #15]
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	015b      	lsls	r3, r3, #5
 8003f24:	4413      	add	r3, r2
 8003f26:	3329      	adds	r3, #41	; 0x29
 8003f28:	2201      	movs	r2, #1
 8003f2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f2c:	7bfb      	ldrb	r3, [r7, #15]
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	015b      	lsls	r3, r3, #5
 8003f32:	4413      	add	r3, r2
 8003f34:	3328      	adds	r3, #40	; 0x28
 8003f36:	7bfa      	ldrb	r2, [r7, #15]
 8003f38:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f3a:	7bfb      	ldrb	r3, [r7, #15]
 8003f3c:	7bfa      	ldrb	r2, [r7, #15]
 8003f3e:	b291      	uxth	r1, r2
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	015b      	lsls	r3, r3, #5
 8003f44:	4413      	add	r3, r2
 8003f46:	3336      	adds	r3, #54	; 0x36
 8003f48:	460a      	mov	r2, r1
 8003f4a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f4c:	7bfb      	ldrb	r3, [r7, #15]
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	015b      	lsls	r3, r3, #5
 8003f52:	4413      	add	r3, r2
 8003f54:	332b      	adds	r3, #43	; 0x2b
 8003f56:	2200      	movs	r2, #0
 8003f58:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003f5a:	7bfb      	ldrb	r3, [r7, #15]
 8003f5c:	687a      	ldr	r2, [r7, #4]
 8003f5e:	015b      	lsls	r3, r3, #5
 8003f60:	4413      	add	r3, r2
 8003f62:	3338      	adds	r3, #56	; 0x38
 8003f64:	2200      	movs	r2, #0
 8003f66:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003f68:	7bfb      	ldrb	r3, [r7, #15]
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	015b      	lsls	r3, r3, #5
 8003f6e:	4413      	add	r3, r2
 8003f70:	333c      	adds	r3, #60	; 0x3c
 8003f72:	2200      	movs	r2, #0
 8003f74:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003f76:	7bfb      	ldrb	r3, [r7, #15]
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	3302      	adds	r3, #2
 8003f7c:	015b      	lsls	r3, r3, #5
 8003f7e:	4413      	add	r3, r2
 8003f80:	2200      	movs	r2, #0
 8003f82:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f84:	7bfb      	ldrb	r3, [r7, #15]
 8003f86:	3301      	adds	r3, #1
 8003f88:	73fb      	strb	r3, [r7, #15]
 8003f8a:	7bfa      	ldrb	r2, [r7, #15]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d3c4      	bcc.n	8003f1e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f94:	2300      	movs	r3, #0
 8003f96:	73fb      	strb	r3, [r7, #15]
 8003f98:	e031      	b.n	8003ffe <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003f9a:	7bfb      	ldrb	r3, [r7, #15]
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	015b      	lsls	r3, r3, #5
 8003fa0:	4413      	add	r3, r2
 8003fa2:	f203 1329 	addw	r3, r3, #297	; 0x129
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003faa:	7bfb      	ldrb	r3, [r7, #15]
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	015b      	lsls	r3, r3, #5
 8003fb0:	4413      	add	r3, r2
 8003fb2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003fb6:	7bfa      	ldrb	r2, [r7, #15]
 8003fb8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003fba:	7bfb      	ldrb	r3, [r7, #15]
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	015b      	lsls	r3, r3, #5
 8003fc0:	4413      	add	r3, r2
 8003fc2:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003fca:	7bfb      	ldrb	r3, [r7, #15]
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	015b      	lsls	r3, r3, #5
 8003fd0:	4413      	add	r3, r2
 8003fd2:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003fda:	7bfb      	ldrb	r3, [r7, #15]
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	015b      	lsls	r3, r3, #5
 8003fe0:	4413      	add	r3, r2
 8003fe2:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003fea:	7bfb      	ldrb	r3, [r7, #15]
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	330a      	adds	r3, #10
 8003ff0:	015b      	lsls	r3, r3, #5
 8003ff2:	4413      	add	r3, r2
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ff8:	7bfb      	ldrb	r3, [r7, #15]
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	73fb      	strb	r3, [r7, #15]
 8003ffe:	7bfa      	ldrb	r2, [r7, #15]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	429a      	cmp	r2, r3
 8004006:	d3c8      	bcc.n	8003f9a <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	603b      	str	r3, [r7, #0]
 800400e:	687e      	ldr	r6, [r7, #4]
 8004010:	466d      	mov	r5, sp
 8004012:	f106 0410 	add.w	r4, r6, #16
 8004016:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004018:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800401a:	6823      	ldr	r3, [r4, #0]
 800401c:	602b      	str	r3, [r5, #0]
 800401e:	1d33      	adds	r3, r6, #4
 8004020:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004022:	6838      	ldr	r0, [r7, #0]
 8004024:	f003 fe3f 	bl	8007ca6 <USB_DevInit>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d005      	beq.n	800403a <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2202      	movs	r2, #2
 8004032:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e00d      	b.n	8004056 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2201      	movs	r2, #1
 8004046:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4618      	mov	r0, r3
 8004050:	f004 fe7d 	bl	8008d4e <USB_DevDisconnect>

  return HAL_OK;
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3714      	adds	r7, #20
 800405a:	46bd      	mov	sp, r7
 800405c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800405e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800405e:	b580      	push	{r7, lr}
 8004060:	b082      	sub	sp, #8
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800406c:	2b01      	cmp	r3, #1
 800406e:	d101      	bne.n	8004074 <HAL_PCD_Start+0x16>
 8004070:	2302      	movs	r3, #2
 8004072:	e016      	b.n	80040a2 <HAL_PCD_Start+0x44>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800407c:	2101      	movs	r1, #1
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f00f f9e7 	bl	8013452 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4618      	mov	r0, r3
 800408a:	f004 fe56 	bl	8008d3a <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4618      	mov	r0, r3
 8004094:	f003 fdc8 	bl	8007c28 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3708      	adds	r7, #8
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}

080040aa <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80040aa:	b580      	push	{r7, lr}
 80040ac:	b082      	sub	sp, #8
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f004 fe53 	bl	8008d62 <USB_ReadInterrupts>
 80040bc:	4603      	mov	r3, r0
 80040be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80040c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040c6:	d102      	bne.n	80040ce <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 fadf 	bl	800468c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f004 fe45 	bl	8008d62 <USB_ReadInterrupts>
 80040d8:	4603      	mov	r3, r0
 80040da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040e2:	d112      	bne.n	800410a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80040ec:	b29a      	uxth	r2, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040f6:	b292      	uxth	r2, r2
 80040f8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f00e ffd4 	bl	80130aa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004102:	2100      	movs	r1, #0
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 f8de 	bl	80042c6 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4618      	mov	r0, r3
 8004110:	f004 fe27 	bl	8008d62 <USB_ReadInterrupts>
 8004114:	4603      	mov	r3, r0
 8004116:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800411a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800411e:	d10b      	bne.n	8004138 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004128:	b29a      	uxth	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004132:	b292      	uxth	r2, r2
 8004134:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4618      	mov	r0, r3
 800413e:	f004 fe10 	bl	8008d62 <USB_ReadInterrupts>
 8004142:	4603      	mov	r3, r0
 8004144:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004148:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800414c:	d10b      	bne.n	8004166 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004156:	b29a      	uxth	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004160:	b292      	uxth	r2, r2
 8004162:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4618      	mov	r0, r3
 800416c:	f004 fdf9 	bl	8008d62 <USB_ReadInterrupts>
 8004170:	4603      	mov	r3, r0
 8004172:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004176:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800417a:	d126      	bne.n	80041ca <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004184:	b29a      	uxth	r2, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f022 0204 	bic.w	r2, r2, #4
 800418e:	b292      	uxth	r2, r2
 8004190:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800419c:	b29a      	uxth	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 0208 	bic.w	r2, r2, #8
 80041a6:	b292      	uxth	r2, r2
 80041a8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f00e ffb5 	bl	801311c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80041c4:	b292      	uxth	r2, r2
 80041c6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4618      	mov	r0, r3
 80041d0:	f004 fdc7 	bl	8008d62 <USB_ReadInterrupts>
 80041d4:	4603      	mov	r3, r0
 80041d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041de:	d13d      	bne.n	800425c <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80041e8:	b29a      	uxth	r2, r3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f042 0208 	orr.w	r2, r2, #8
 80041f2:	b292      	uxth	r2, r2
 80041f4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004200:	b29a      	uxth	r2, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800420a:	b292      	uxth	r2, r2
 800420c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004218:	b29a      	uxth	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f042 0204 	orr.w	r2, r2, #4
 8004222:	b292      	uxth	r2, r2
 8004224:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4618      	mov	r0, r3
 800422e:	f004 fd98 	bl	8008d62 <USB_ReadInterrupts>
 8004232:	4603      	mov	r3, r0
 8004234:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004238:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800423c:	d10b      	bne.n	8004256 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004246:	b29a      	uxth	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004250:	b292      	uxth	r2, r2
 8004252:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f00e ff46 	bl	80130e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4618      	mov	r0, r3
 8004262:	f004 fd7e 	bl	8008d62 <USB_ReadInterrupts>
 8004266:	4603      	mov	r3, r0
 8004268:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800426c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004270:	d10e      	bne.n	8004290 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800427a:	b29a      	uxth	r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004284:	b292      	uxth	r2, r2
 8004286:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f00e feff 	bl	801308e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4618      	mov	r0, r3
 8004296:	f004 fd64 	bl	8008d62 <USB_ReadInterrupts>
 800429a:	4603      	mov	r3, r0
 800429c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042a4:	d10b      	bne.n	80042be <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80042ae:	b29a      	uxth	r2, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042b8:	b292      	uxth	r2, r2
 80042ba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80042be:	bf00      	nop
 80042c0:	3708      	adds	r7, #8
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}

080042c6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80042c6:	b580      	push	{r7, lr}
 80042c8:	b082      	sub	sp, #8
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
 80042ce:	460b      	mov	r3, r1
 80042d0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d101      	bne.n	80042e0 <HAL_PCD_SetAddress+0x1a>
 80042dc:	2302      	movs	r3, #2
 80042de:	e013      	b.n	8004308 <HAL_PCD_SetAddress+0x42>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	78fa      	ldrb	r2, [r7, #3]
 80042ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	78fa      	ldrb	r2, [r7, #3]
 80042f6:	4611      	mov	r1, r2
 80042f8:	4618      	mov	r0, r3
 80042fa:	f004 fd0b 	bl	8008d14 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3708      	adds	r7, #8
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	4608      	mov	r0, r1
 800431a:	4611      	mov	r1, r2
 800431c:	461a      	mov	r2, r3
 800431e:	4603      	mov	r3, r0
 8004320:	70fb      	strb	r3, [r7, #3]
 8004322:	460b      	mov	r3, r1
 8004324:	803b      	strh	r3, [r7, #0]
 8004326:	4613      	mov	r3, r2
 8004328:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800432a:	2300      	movs	r3, #0
 800432c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800432e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004332:	2b00      	cmp	r3, #0
 8004334:	da0b      	bge.n	800434e <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004336:	78fb      	ldrb	r3, [r7, #3]
 8004338:	f003 0307 	and.w	r3, r3, #7
 800433c:	015b      	lsls	r3, r3, #5
 800433e:	3328      	adds	r3, #40	; 0x28
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	4413      	add	r3, r2
 8004344:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2201      	movs	r2, #1
 800434a:	705a      	strb	r2, [r3, #1]
 800434c:	e00b      	b.n	8004366 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800434e:	78fb      	ldrb	r3, [r7, #3]
 8004350:	f003 0307 	and.w	r3, r3, #7
 8004354:	015b      	lsls	r3, r3, #5
 8004356:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	4413      	add	r3, r2
 800435e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2200      	movs	r2, #0
 8004364:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004366:	78fb      	ldrb	r3, [r7, #3]
 8004368:	f003 0307 	and.w	r3, r3, #7
 800436c:	b2da      	uxtb	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004372:	883a      	ldrh	r2, [r7, #0]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	78ba      	ldrb	r2, [r7, #2]
 800437c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	785b      	ldrb	r3, [r3, #1]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d004      	beq.n	8004390 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	b29a      	uxth	r2, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004390:	78bb      	ldrb	r3, [r7, #2]
 8004392:	2b02      	cmp	r3, #2
 8004394:	d102      	bne.n	800439c <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d101      	bne.n	80043aa <HAL_PCD_EP_Open+0x9a>
 80043a6:	2302      	movs	r3, #2
 80043a8:	e00e      	b.n	80043c8 <HAL_PCD_EP_Open+0xb8>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68f9      	ldr	r1, [r7, #12]
 80043b8:	4618      	mov	r0, r3
 80043ba:	f003 fc99 	bl	8007cf0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 80043c6:	7afb      	ldrb	r3, [r7, #11]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3710      	adds	r7, #16
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	460b      	mov	r3, r1
 80043da:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80043dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	da0b      	bge.n	80043fc <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043e4:	78fb      	ldrb	r3, [r7, #3]
 80043e6:	f003 0307 	and.w	r3, r3, #7
 80043ea:	015b      	lsls	r3, r3, #5
 80043ec:	3328      	adds	r3, #40	; 0x28
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	4413      	add	r3, r2
 80043f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2201      	movs	r2, #1
 80043f8:	705a      	strb	r2, [r3, #1]
 80043fa:	e00b      	b.n	8004414 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043fc:	78fb      	ldrb	r3, [r7, #3]
 80043fe:	f003 0307 	and.w	r3, r3, #7
 8004402:	015b      	lsls	r3, r3, #5
 8004404:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	4413      	add	r3, r2
 800440c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2200      	movs	r2, #0
 8004412:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004414:	78fb      	ldrb	r3, [r7, #3]
 8004416:	f003 0307 	and.w	r3, r3, #7
 800441a:	b2da      	uxtb	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004426:	2b01      	cmp	r3, #1
 8004428:	d101      	bne.n	800442e <HAL_PCD_EP_Close+0x5e>
 800442a:	2302      	movs	r3, #2
 800442c:	e00e      	b.n	800444c <HAL_PCD_EP_Close+0x7c>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	68f9      	ldr	r1, [r7, #12]
 800443c:	4618      	mov	r0, r3
 800443e:	f003 ff45 	bl	80082cc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 800444a:	2300      	movs	r3, #0
}
 800444c:	4618      	mov	r0, r3
 800444e:	3710      	adds	r7, #16
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}

08004454 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b086      	sub	sp, #24
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	607a      	str	r2, [r7, #4]
 800445e:	603b      	str	r3, [r7, #0]
 8004460:	460b      	mov	r3, r1
 8004462:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004464:	7afb      	ldrb	r3, [r7, #11]
 8004466:	f003 0307 	and.w	r3, r3, #7
 800446a:	015b      	lsls	r3, r3, #5
 800446c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004470:	68fa      	ldr	r2, [r7, #12]
 8004472:	4413      	add	r3, r2
 8004474:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	683a      	ldr	r2, [r7, #0]
 8004480:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	2200      	movs	r2, #0
 8004486:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	2200      	movs	r2, #0
 800448c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800448e:	7afb      	ldrb	r3, [r7, #11]
 8004490:	f003 0307 	and.w	r3, r3, #7
 8004494:	b2da      	uxtb	r2, r3
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800449a:	7afb      	ldrb	r3, [r7, #11]
 800449c:	f003 0307 	and.w	r3, r3, #7
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d106      	bne.n	80044b2 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	6979      	ldr	r1, [r7, #20]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f004 f8a4 	bl	80085f8 <USB_EPStartXfer>
 80044b0:	e005      	b.n	80044be <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6979      	ldr	r1, [r7, #20]
 80044b8:	4618      	mov	r0, r3
 80044ba:	f004 f89d 	bl	80085f8 <USB_EPStartXfer>
  }

  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3718      	adds	r7, #24
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b086      	sub	sp, #24
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	607a      	str	r2, [r7, #4]
 80044d2:	603b      	str	r3, [r7, #0]
 80044d4:	460b      	mov	r3, r1
 80044d6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044d8:	7afb      	ldrb	r3, [r7, #11]
 80044da:	f003 0307 	and.w	r3, r3, #7
 80044de:	015b      	lsls	r3, r3, #5
 80044e0:	3328      	adds	r3, #40	; 0x28
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	4413      	add	r3, r2
 80044e6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	683a      	ldr	r2, [r7, #0]
 80044f2:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	2200      	movs	r2, #0
 80044f8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	2201      	movs	r2, #1
 80044fe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004500:	7afb      	ldrb	r3, [r7, #11]
 8004502:	f003 0307 	and.w	r3, r3, #7
 8004506:	b2da      	uxtb	r2, r3
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800450c:	7afb      	ldrb	r3, [r7, #11]
 800450e:	f003 0307 	and.w	r3, r3, #7
 8004512:	2b00      	cmp	r3, #0
 8004514:	d106      	bne.n	8004524 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	6979      	ldr	r1, [r7, #20]
 800451c:	4618      	mov	r0, r3
 800451e:	f004 f86b 	bl	80085f8 <USB_EPStartXfer>
 8004522:	e005      	b.n	8004530 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	6979      	ldr	r1, [r7, #20]
 800452a:	4618      	mov	r0, r3
 800452c:	f004 f864 	bl	80085f8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3718      	adds	r7, #24
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}

0800453a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800453a:	b580      	push	{r7, lr}
 800453c:	b084      	sub	sp, #16
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
 8004542:	460b      	mov	r3, r1
 8004544:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004546:	78fb      	ldrb	r3, [r7, #3]
 8004548:	f003 0207 	and.w	r2, r3, #7
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	429a      	cmp	r2, r3
 8004552:	d901      	bls.n	8004558 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e046      	b.n	80045e6 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004558:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800455c:	2b00      	cmp	r3, #0
 800455e:	da0b      	bge.n	8004578 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004560:	78fb      	ldrb	r3, [r7, #3]
 8004562:	f003 0307 	and.w	r3, r3, #7
 8004566:	015b      	lsls	r3, r3, #5
 8004568:	3328      	adds	r3, #40	; 0x28
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	4413      	add	r3, r2
 800456e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2201      	movs	r2, #1
 8004574:	705a      	strb	r2, [r3, #1]
 8004576:	e009      	b.n	800458c <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004578:	78fb      	ldrb	r3, [r7, #3]
 800457a:	015b      	lsls	r3, r3, #5
 800457c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	4413      	add	r3, r2
 8004584:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2200      	movs	r2, #0
 800458a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2201      	movs	r2, #1
 8004590:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004592:	78fb      	ldrb	r3, [r7, #3]
 8004594:	f003 0307 	and.w	r3, r3, #7
 8004598:	b2da      	uxtb	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d101      	bne.n	80045ac <HAL_PCD_EP_SetStall+0x72>
 80045a8:	2302      	movs	r3, #2
 80045aa:	e01c      	b.n	80045e6 <HAL_PCD_EP_SetStall+0xac>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68f9      	ldr	r1, [r7, #12]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f004 fad4 	bl	8008b68 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80045c0:	78fb      	ldrb	r3, [r7, #3]
 80045c2:	f003 0307 	and.w	r3, r3, #7
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d108      	bne.n	80045dc <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80045d4:	4619      	mov	r1, r3
 80045d6:	4610      	mov	r0, r2
 80045d8:	f004 fbd2 	bl	8008d80 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}

080045ee <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80045ee:	b580      	push	{r7, lr}
 80045f0:	b084      	sub	sp, #16
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
 80045f6:	460b      	mov	r3, r1
 80045f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80045fa:	78fb      	ldrb	r3, [r7, #3]
 80045fc:	f003 020f 	and.w	r2, r3, #15
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	429a      	cmp	r2, r3
 8004606:	d901      	bls.n	800460c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e03a      	b.n	8004682 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800460c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004610:	2b00      	cmp	r3, #0
 8004612:	da0b      	bge.n	800462c <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004614:	78fb      	ldrb	r3, [r7, #3]
 8004616:	f003 0307 	and.w	r3, r3, #7
 800461a:	015b      	lsls	r3, r3, #5
 800461c:	3328      	adds	r3, #40	; 0x28
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	4413      	add	r3, r2
 8004622:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2201      	movs	r2, #1
 8004628:	705a      	strb	r2, [r3, #1]
 800462a:	e00b      	b.n	8004644 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800462c:	78fb      	ldrb	r3, [r7, #3]
 800462e:	f003 0307 	and.w	r3, r3, #7
 8004632:	015b      	lsls	r3, r3, #5
 8004634:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	4413      	add	r3, r2
 800463c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2200      	movs	r2, #0
 8004642:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800464a:	78fb      	ldrb	r3, [r7, #3]
 800464c:	f003 0307 	and.w	r3, r3, #7
 8004650:	b2da      	uxtb	r2, r3
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800465c:	2b01      	cmp	r3, #1
 800465e:	d101      	bne.n	8004664 <HAL_PCD_EP_ClrStall+0x76>
 8004660:	2302      	movs	r3, #2
 8004662:	e00e      	b.n	8004682 <HAL_PCD_EP_ClrStall+0x94>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68f9      	ldr	r1, [r7, #12]
 8004672:	4618      	mov	r0, r3
 8004674:	f004 faba 	bl	8008bec <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8004680:	2300      	movs	r3, #0
}
 8004682:	4618      	mov	r0, r3
 8004684:	3710      	adds	r7, #16
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
	...

0800468c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800468c:	b590      	push	{r4, r7, lr}
 800468e:	b089      	sub	sp, #36	; 0x24
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004694:	e282      	b.n	8004b9c <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800469e:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80046a0:	8afb      	ldrh	r3, [r7, #22]
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	f003 030f 	and.w	r3, r3, #15
 80046a8:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 80046aa:	7d7b      	ldrb	r3, [r7, #21]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	f040 8142 	bne.w	8004936 <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80046b2:	8afb      	ldrh	r3, [r7, #22]
 80046b4:	f003 0310 	and.w	r3, r3, #16
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d151      	bne.n	8004760 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	881b      	ldrh	r3, [r3, #0]
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80046c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046cc:	b29c      	uxth	r4, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80046d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046da:	b29b      	uxth	r3, r3
 80046dc:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	3328      	adds	r3, #40	; 0x28
 80046e2:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	461a      	mov	r2, r3
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	00db      	lsls	r3, r3, #3
 80046f6:	4413      	add	r3, r2
 80046f8:	3302      	adds	r3, #2
 80046fa:	005b      	lsls	r3, r3, #1
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	6812      	ldr	r2, [r2, #0]
 8004700:	4413      	add	r3, r2
 8004702:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004706:	881b      	ldrh	r3, [r3, #0]
 8004708:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	695a      	ldr	r2, [r3, #20]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	69db      	ldr	r3, [r3, #28]
 8004718:	441a      	add	r2, r3
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800471e:	2100      	movs	r1, #0
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f00e fc9d 	bl	8013060 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b00      	cmp	r3, #0
 8004730:	f000 8234 	beq.w	8004b9c <PCD_EP_ISR_Handler+0x510>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	699b      	ldr	r3, [r3, #24]
 8004738:	2b00      	cmp	r3, #0
 800473a:	f040 822f 	bne.w	8004b9c <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004744:	b2db      	uxtb	r3, r3
 8004746:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800474a:	b2da      	uxtb	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	b292      	uxth	r2, r2
 8004752:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800475e:	e21d      	b.n	8004b9c <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004766:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	881b      	ldrh	r3, [r3, #0]
 800476e:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004770:	8a7b      	ldrh	r3, [r7, #18]
 8004772:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004776:	2b00      	cmp	r3, #0
 8004778:	d033      	beq.n	80047e2 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004782:	b29b      	uxth	r3, r3
 8004784:	461a      	mov	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	781b      	ldrb	r3, [r3, #0]
 800478a:	00db      	lsls	r3, r3, #3
 800478c:	4413      	add	r3, r2
 800478e:	3306      	adds	r3, #6
 8004790:	005b      	lsls	r3, r3, #1
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	6812      	ldr	r2, [r2, #0]
 8004796:	4413      	add	r3, r2
 8004798:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800479c:	881b      	ldrh	r3, [r3, #0]
 800479e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6818      	ldr	r0, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f503 710c 	add.w	r1, r3, #560	; 0x230
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	f004 fb30 	bl	8008e1e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	881b      	ldrh	r3, [r3, #0]
 80047c4:	b29a      	uxth	r2, r3
 80047c6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80047ca:	4013      	ands	r3, r2
 80047cc:	b29c      	uxth	r4, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80047d6:	b292      	uxth	r2, r2
 80047d8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f00e fc16 	bl	801300c <HAL_PCD_SetupStageCallback>
 80047e0:	e1dc      	b.n	8004b9c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80047e2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	f280 81d8 	bge.w	8004b9c <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	881b      	ldrh	r3, [r3, #0]
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80047f8:	4013      	ands	r3, r2
 80047fa:	b29c      	uxth	r4, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004804:	b292      	uxth	r2, r2
 8004806:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004810:	b29b      	uxth	r3, r3
 8004812:	461a      	mov	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	00db      	lsls	r3, r3, #3
 800481a:	4413      	add	r3, r2
 800481c:	3306      	adds	r3, #6
 800481e:	005b      	lsls	r3, r3, #1
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	6812      	ldr	r2, [r2, #0]
 8004824:	4413      	add	r3, r2
 8004826:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800482a:	881b      	ldrh	r3, [r3, #0]
 800482c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	69db      	ldr	r3, [r3, #28]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d019      	beq.n	8004870 <PCD_EP_ISR_Handler+0x1e4>
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d015      	beq.n	8004870 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6818      	ldr	r0, [r3, #0]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6959      	ldr	r1, [r3, #20]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004854:	b29b      	uxth	r3, r3
 8004856:	f004 fae2 	bl	8008e1e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	695a      	ldr	r2, [r3, #20]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	69db      	ldr	r3, [r3, #28]
 8004862:	441a      	add	r2, r3
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004868:	2100      	movs	r1, #0
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f00e fbe0 	bl	8013030 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	461c      	mov	r4, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800487e:	b29b      	uxth	r3, r3
 8004880:	441c      	add	r4, r3
 8004882:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8004886:	461c      	mov	r4, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	691b      	ldr	r3, [r3, #16]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10e      	bne.n	80048ae <PCD_EP_ISR_Handler+0x222>
 8004890:	8823      	ldrh	r3, [r4, #0]
 8004892:	b29b      	uxth	r3, r3
 8004894:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004898:	b29b      	uxth	r3, r3
 800489a:	8023      	strh	r3, [r4, #0]
 800489c:	8823      	ldrh	r3, [r4, #0]
 800489e:	b29b      	uxth	r3, r3
 80048a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	8023      	strh	r3, [r4, #0]
 80048ac:	e02d      	b.n	800490a <PCD_EP_ISR_Handler+0x27e>
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	2b3e      	cmp	r3, #62	; 0x3e
 80048b4:	d812      	bhi.n	80048dc <PCD_EP_ISR_Handler+0x250>
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	691b      	ldr	r3, [r3, #16]
 80048ba:	085b      	lsrs	r3, r3, #1
 80048bc:	61bb      	str	r3, [r7, #24]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	691b      	ldr	r3, [r3, #16]
 80048c2:	f003 0301 	and.w	r3, r3, #1
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d002      	beq.n	80048d0 <PCD_EP_ISR_Handler+0x244>
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	3301      	adds	r3, #1
 80048ce:	61bb      	str	r3, [r7, #24]
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	029b      	lsls	r3, r3, #10
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	8023      	strh	r3, [r4, #0]
 80048da:	e016      	b.n	800490a <PCD_EP_ISR_Handler+0x27e>
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	095b      	lsrs	r3, r3, #5
 80048e2:	61bb      	str	r3, [r7, #24]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	691b      	ldr	r3, [r3, #16]
 80048e8:	f003 031f 	and.w	r3, r3, #31
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d102      	bne.n	80048f6 <PCD_EP_ISR_Handler+0x26a>
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	3b01      	subs	r3, #1
 80048f4:	61bb      	str	r3, [r7, #24]
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	029b      	lsls	r3, r3, #10
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004902:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004906:	b29b      	uxth	r3, r3
 8004908:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	881b      	ldrh	r3, [r3, #0]
 8004910:	b29b      	uxth	r3, r3
 8004912:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800491a:	b29c      	uxth	r4, r3
 800491c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004920:	b29c      	uxth	r4, r3
 8004922:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004926:	b29c      	uxth	r4, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	4ba2      	ldr	r3, [pc, #648]	; (8004bb8 <PCD_EP_ISR_Handler+0x52c>)
 800492e:	4323      	orrs	r3, r4
 8004930:	b29b      	uxth	r3, r3
 8004932:	8013      	strh	r3, [r2, #0]
 8004934:	e132      	b.n	8004b9c <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	461a      	mov	r2, r3
 800493c:	7d7b      	ldrb	r3, [r7, #21]
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4413      	add	r3, r2
 8004942:	881b      	ldrh	r3, [r3, #0]
 8004944:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004946:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800494a:	2b00      	cmp	r3, #0
 800494c:	f280 80d1 	bge.w	8004af2 <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	461a      	mov	r2, r3
 8004956:	7d7b      	ldrb	r3, [r7, #21]
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	4413      	add	r3, r2
 800495c:	881b      	ldrh	r3, [r3, #0]
 800495e:	b29a      	uxth	r2, r3
 8004960:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004964:	4013      	ands	r3, r2
 8004966:	b29c      	uxth	r4, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	461a      	mov	r2, r3
 800496e:	7d7b      	ldrb	r3, [r7, #21]
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	4413      	add	r3, r2
 8004974:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004978:	b292      	uxth	r2, r2
 800497a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800497c:	7d7b      	ldrb	r3, [r7, #21]
 800497e:	015b      	lsls	r3, r3, #5
 8004980:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	4413      	add	r3, r2
 8004988:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	7b1b      	ldrb	r3, [r3, #12]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d121      	bne.n	80049d6 <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800499a:	b29b      	uxth	r3, r3
 800499c:	461a      	mov	r2, r3
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	781b      	ldrb	r3, [r3, #0]
 80049a2:	00db      	lsls	r3, r3, #3
 80049a4:	4413      	add	r3, r2
 80049a6:	3306      	adds	r3, #6
 80049a8:	005b      	lsls	r3, r3, #1
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	6812      	ldr	r2, [r2, #0]
 80049ae:	4413      	add	r3, r2
 80049b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049b4:	881b      	ldrh	r3, [r3, #0]
 80049b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049ba:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 80049bc:	8bfb      	ldrh	r3, [r7, #30]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d072      	beq.n	8004aa8 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6818      	ldr	r0, [r3, #0]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6959      	ldr	r1, [r3, #20]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	88da      	ldrh	r2, [r3, #6]
 80049ce:	8bfb      	ldrh	r3, [r7, #30]
 80049d0:	f004 fa25 	bl	8008e1e <USB_ReadPMA>
 80049d4:	e068      	b.n	8004aa8 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	461a      	mov	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	4413      	add	r3, r2
 80049e4:	881b      	ldrh	r3, [r3, #0]
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d021      	beq.n	8004a34 <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	461a      	mov	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	00db      	lsls	r3, r3, #3
 8004a02:	4413      	add	r3, r2
 8004a04:	3302      	adds	r3, #2
 8004a06:	005b      	lsls	r3, r3, #1
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	6812      	ldr	r2, [r2, #0]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a12:	881b      	ldrh	r3, [r3, #0]
 8004a14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a18:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8004a1a:	8bfb      	ldrh	r3, [r7, #30]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d02a      	beq.n	8004a76 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6818      	ldr	r0, [r3, #0]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6959      	ldr	r1, [r3, #20]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	891a      	ldrh	r2, [r3, #8]
 8004a2c:	8bfb      	ldrh	r3, [r7, #30]
 8004a2e:	f004 f9f6 	bl	8008e1e <USB_ReadPMA>
 8004a32:	e020      	b.n	8004a76 <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	461a      	mov	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	00db      	lsls	r3, r3, #3
 8004a46:	4413      	add	r3, r2
 8004a48:	3306      	adds	r3, #6
 8004a4a:	005b      	lsls	r3, r3, #1
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	6812      	ldr	r2, [r2, #0]
 8004a50:	4413      	add	r3, r2
 8004a52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a56:	881b      	ldrh	r3, [r3, #0]
 8004a58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a5c:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8004a5e:	8bfb      	ldrh	r3, [r7, #30]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d008      	beq.n	8004a76 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6818      	ldr	r0, [r3, #0]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6959      	ldr	r1, [r3, #20]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	895a      	ldrh	r2, [r3, #10]
 8004a70:	8bfb      	ldrh	r3, [r7, #30]
 8004a72:	f004 f9d4 	bl	8008e1e <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	4413      	add	r3, r2
 8004a84:	881b      	ldrh	r3, [r3, #0]
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a90:	b29c      	uxth	r4, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	461a      	mov	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	781b      	ldrb	r3, [r3, #0]
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	441a      	add	r2, r3
 8004aa0:	4b46      	ldr	r3, [pc, #280]	; (8004bbc <PCD_EP_ISR_Handler+0x530>)
 8004aa2:	4323      	orrs	r3, r4
 8004aa4:	b29b      	uxth	r3, r3
 8004aa6:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	69da      	ldr	r2, [r3, #28]
 8004aac:	8bfb      	ldrh	r3, [r7, #30]
 8004aae:	441a      	add	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	695a      	ldr	r2, [r3, #20]
 8004ab8:	8bfb      	ldrh	r3, [r7, #30]
 8004aba:	441a      	add	r2, r3
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d004      	beq.n	8004ad2 <PCD_EP_ISR_Handler+0x446>
 8004ac8:	8bfa      	ldrh	r2, [r7, #30]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	691b      	ldr	r3, [r3, #16]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d206      	bcs.n	8004ae0 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	781b      	ldrb	r3, [r3, #0]
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f00e faa9 	bl	8013030 <HAL_PCD_DataOutStageCallback>
 8004ade:	e008      	b.n	8004af2 <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	7819      	ldrb	r1, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	695a      	ldr	r2, [r3, #20]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	699b      	ldr	r3, [r3, #24]
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f7ff fcb1 	bl	8004454 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004af2:	8a7b      	ldrh	r3, [r7, #18]
 8004af4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d04f      	beq.n	8004b9c <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 8004afc:	7d7b      	ldrb	r3, [r7, #21]
 8004afe:	015b      	lsls	r3, r3, #5
 8004b00:	3328      	adds	r3, #40	; 0x28
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	4413      	add	r3, r2
 8004b06:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	461a      	mov	r2, r3
 8004b0e:	7d7b      	ldrb	r3, [r7, #21]
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	4413      	add	r3, r2
 8004b14:	881b      	ldrh	r3, [r3, #0]
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004b1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b20:	b29c      	uxth	r4, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	461a      	mov	r2, r3
 8004b28:	7d7b      	ldrb	r3, [r7, #21]
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	441a      	add	r2, r3
 8004b2e:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8004b32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	461a      	mov	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	00db      	lsls	r3, r3, #3
 8004b4c:	4413      	add	r3, r2
 8004b4e:	3302      	adds	r3, #2
 8004b50:	005b      	lsls	r3, r3, #1
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	6812      	ldr	r2, [r2, #0]
 8004b56:	4413      	add	r3, r2
 8004b58:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b5c:	881b      	ldrh	r3, [r3, #0]
 8004b5e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	695a      	ldr	r2, [r3, #20]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	69db      	ldr	r3, [r3, #28]
 8004b6e:	441a      	add	r2, r3
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	699b      	ldr	r3, [r3, #24]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d106      	bne.n	8004b8a <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	781b      	ldrb	r3, [r3, #0]
 8004b80:	4619      	mov	r1, r3
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f00e fa6c 	bl	8013060 <HAL_PCD_DataInStageCallback>
 8004b88:	e008      	b.n	8004b9c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	7819      	ldrb	r1, [r3, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	695a      	ldr	r2, [r3, #20]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	699b      	ldr	r3, [r3, #24]
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7ff fc96 	bl	80044c8 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	b21b      	sxth	r3, r3
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	f6ff ad74 	blt.w	8004696 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 8004bae:	2300      	movs	r3, #0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3724      	adds	r7, #36	; 0x24
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd90      	pop	{r4, r7, pc}
 8004bb8:	ffff8080 	.word	0xffff8080
 8004bbc:	ffff80c0 	.word	0xffff80c0

08004bc0 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b087      	sub	sp, #28
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	607b      	str	r3, [r7, #4]
 8004bca:	460b      	mov	r3, r1
 8004bcc:	817b      	strh	r3, [r7, #10]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004bd2:	897b      	ldrh	r3, [r7, #10]
 8004bd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d008      	beq.n	8004bf0 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bde:	897b      	ldrh	r3, [r7, #10]
 8004be0:	f003 0307 	and.w	r3, r3, #7
 8004be4:	015b      	lsls	r3, r3, #5
 8004be6:	3328      	adds	r3, #40	; 0x28
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	4413      	add	r3, r2
 8004bec:	617b      	str	r3, [r7, #20]
 8004bee:	e006      	b.n	8004bfe <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004bf0:	897b      	ldrh	r3, [r7, #10]
 8004bf2:	015b      	lsls	r3, r3, #5
 8004bf4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004bf8:	68fa      	ldr	r2, [r7, #12]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004bfe:	893b      	ldrh	r3, [r7, #8]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d107      	bne.n	8004c14 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	2200      	movs	r2, #0
 8004c08:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	b29a      	uxth	r2, r3
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	80da      	strh	r2, [r3, #6]
 8004c12:	e00b      	b.n	8004c2c <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	2201      	movs	r2, #1
 8004c18:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	0c1b      	lsrs	r3, r3, #16
 8004c26:	b29a      	uxth	r2, r3
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	371c      	adds	r7, #28
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bc80      	pop	{r7}
 8004c36:	4770      	bx	lr

08004c38 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004c3c:	4b03      	ldr	r3, [pc, #12]	; (8004c4c <HAL_PWR_EnableBkUpAccess+0x14>)
 8004c3e:	2201      	movs	r2, #1
 8004c40:	601a      	str	r2, [r3, #0]
}
 8004c42:	bf00      	nop
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bc80      	pop	{r7}
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	420e0020 	.word	0x420e0020

08004c50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d101      	bne.n	8004c62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e26c      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0301 	and.w	r3, r3, #1
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 8087 	beq.w	8004d7e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c70:	4b92      	ldr	r3, [pc, #584]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	f003 030c 	and.w	r3, r3, #12
 8004c78:	2b04      	cmp	r3, #4
 8004c7a:	d00c      	beq.n	8004c96 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004c7c:	4b8f      	ldr	r3, [pc, #572]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f003 030c 	and.w	r3, r3, #12
 8004c84:	2b08      	cmp	r3, #8
 8004c86:	d112      	bne.n	8004cae <HAL_RCC_OscConfig+0x5e>
 8004c88:	4b8c      	ldr	r3, [pc, #560]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c94:	d10b      	bne.n	8004cae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c96:	4b89      	ldr	r3, [pc, #548]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d06c      	beq.n	8004d7c <HAL_RCC_OscConfig+0x12c>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d168      	bne.n	8004d7c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e246      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cb6:	d106      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x76>
 8004cb8:	4b80      	ldr	r3, [pc, #512]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a7f      	ldr	r2, [pc, #508]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004cbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cc2:	6013      	str	r3, [r2, #0]
 8004cc4:	e02e      	b.n	8004d24 <HAL_RCC_OscConfig+0xd4>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d10c      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x98>
 8004cce:	4b7b      	ldr	r3, [pc, #492]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a7a      	ldr	r2, [pc, #488]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004cd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cd8:	6013      	str	r3, [r2, #0]
 8004cda:	4b78      	ldr	r3, [pc, #480]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a77      	ldr	r2, [pc, #476]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004ce0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ce4:	6013      	str	r3, [r2, #0]
 8004ce6:	e01d      	b.n	8004d24 <HAL_RCC_OscConfig+0xd4>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004cf0:	d10c      	bne.n	8004d0c <HAL_RCC_OscConfig+0xbc>
 8004cf2:	4b72      	ldr	r3, [pc, #456]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a71      	ldr	r2, [pc, #452]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004cf8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004cfc:	6013      	str	r3, [r2, #0]
 8004cfe:	4b6f      	ldr	r3, [pc, #444]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a6e      	ldr	r2, [pc, #440]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004d04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d08:	6013      	str	r3, [r2, #0]
 8004d0a:	e00b      	b.n	8004d24 <HAL_RCC_OscConfig+0xd4>
 8004d0c:	4b6b      	ldr	r3, [pc, #428]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a6a      	ldr	r2, [pc, #424]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004d12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d16:	6013      	str	r3, [r2, #0]
 8004d18:	4b68      	ldr	r3, [pc, #416]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a67      	ldr	r2, [pc, #412]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004d1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d22:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d013      	beq.n	8004d54 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d2c:	f7fd fb26 	bl	800237c <HAL_GetTick>
 8004d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d32:	e008      	b.n	8004d46 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d34:	f7fd fb22 	bl	800237c <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b64      	cmp	r3, #100	; 0x64
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e1fa      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d46:	4b5d      	ldr	r3, [pc, #372]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d0f0      	beq.n	8004d34 <HAL_RCC_OscConfig+0xe4>
 8004d52:	e014      	b.n	8004d7e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d54:	f7fd fb12 	bl	800237c <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d5a:	e008      	b.n	8004d6e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d5c:	f7fd fb0e 	bl	800237c <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b64      	cmp	r3, #100	; 0x64
 8004d68:	d901      	bls.n	8004d6e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e1e6      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d6e:	4b53      	ldr	r3, [pc, #332]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d1f0      	bne.n	8004d5c <HAL_RCC_OscConfig+0x10c>
 8004d7a:	e000      	b.n	8004d7e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0302 	and.w	r3, r3, #2
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d063      	beq.n	8004e52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d8a:	4b4c      	ldr	r3, [pc, #304]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f003 030c 	and.w	r3, r3, #12
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00b      	beq.n	8004dae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004d96:	4b49      	ldr	r3, [pc, #292]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	f003 030c 	and.w	r3, r3, #12
 8004d9e:	2b08      	cmp	r3, #8
 8004da0:	d11c      	bne.n	8004ddc <HAL_RCC_OscConfig+0x18c>
 8004da2:	4b46      	ldr	r3, [pc, #280]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d116      	bne.n	8004ddc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dae:	4b43      	ldr	r3, [pc, #268]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0302 	and.w	r3, r3, #2
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d005      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x176>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d001      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e1ba      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dc6:	4b3d      	ldr	r3, [pc, #244]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	695b      	ldr	r3, [r3, #20]
 8004dd2:	00db      	lsls	r3, r3, #3
 8004dd4:	4939      	ldr	r1, [pc, #228]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dda:	e03a      	b.n	8004e52 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d020      	beq.n	8004e26 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004de4:	4b36      	ldr	r3, [pc, #216]	; (8004ec0 <HAL_RCC_OscConfig+0x270>)
 8004de6:	2201      	movs	r2, #1
 8004de8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dea:	f7fd fac7 	bl	800237c <HAL_GetTick>
 8004dee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004df0:	e008      	b.n	8004e04 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004df2:	f7fd fac3 	bl	800237c <HAL_GetTick>
 8004df6:	4602      	mov	r2, r0
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	1ad3      	subs	r3, r2, r3
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	d901      	bls.n	8004e04 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004e00:	2303      	movs	r3, #3
 8004e02:	e19b      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e04:	4b2d      	ldr	r3, [pc, #180]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 0302 	and.w	r3, r3, #2
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d0f0      	beq.n	8004df2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e10:	4b2a      	ldr	r3, [pc, #168]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	695b      	ldr	r3, [r3, #20]
 8004e1c:	00db      	lsls	r3, r3, #3
 8004e1e:	4927      	ldr	r1, [pc, #156]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004e20:	4313      	orrs	r3, r2
 8004e22:	600b      	str	r3, [r1, #0]
 8004e24:	e015      	b.n	8004e52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e26:	4b26      	ldr	r3, [pc, #152]	; (8004ec0 <HAL_RCC_OscConfig+0x270>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e2c:	f7fd faa6 	bl	800237c <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e32:	e008      	b.n	8004e46 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e34:	f7fd faa2 	bl	800237c <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d901      	bls.n	8004e46 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e17a      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e46:	4b1d      	ldr	r3, [pc, #116]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1f0      	bne.n	8004e34 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0308 	and.w	r3, r3, #8
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d03a      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	699b      	ldr	r3, [r3, #24]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d019      	beq.n	8004e9a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e66:	4b17      	ldr	r3, [pc, #92]	; (8004ec4 <HAL_RCC_OscConfig+0x274>)
 8004e68:	2201      	movs	r2, #1
 8004e6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e6c:	f7fd fa86 	bl	800237c <HAL_GetTick>
 8004e70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e72:	e008      	b.n	8004e86 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e74:	f7fd fa82 	bl	800237c <HAL_GetTick>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	d901      	bls.n	8004e86 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e15a      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e86:	4b0d      	ldr	r3, [pc, #52]	; (8004ebc <HAL_RCC_OscConfig+0x26c>)
 8004e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d0f0      	beq.n	8004e74 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004e92:	2001      	movs	r0, #1
 8004e94:	f000 fb0a 	bl	80054ac <RCC_Delay>
 8004e98:	e01c      	b.n	8004ed4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e9a:	4b0a      	ldr	r3, [pc, #40]	; (8004ec4 <HAL_RCC_OscConfig+0x274>)
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ea0:	f7fd fa6c 	bl	800237c <HAL_GetTick>
 8004ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ea6:	e00f      	b.n	8004ec8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ea8:	f7fd fa68 	bl	800237c <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d908      	bls.n	8004ec8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e140      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
 8004eba:	bf00      	nop
 8004ebc:	40021000 	.word	0x40021000
 8004ec0:	42420000 	.word	0x42420000
 8004ec4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ec8:	4b9e      	ldr	r3, [pc, #632]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ecc:	f003 0302 	and.w	r3, r3, #2
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1e9      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0304 	and.w	r3, r3, #4
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	f000 80a6 	beq.w	800502e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ee6:	4b97      	ldr	r3, [pc, #604]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004ee8:	69db      	ldr	r3, [r3, #28]
 8004eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10d      	bne.n	8004f0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ef2:	4b94      	ldr	r3, [pc, #592]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004ef4:	69db      	ldr	r3, [r3, #28]
 8004ef6:	4a93      	ldr	r2, [pc, #588]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004ef8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004efc:	61d3      	str	r3, [r2, #28]
 8004efe:	4b91      	ldr	r3, [pc, #580]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004f00:	69db      	ldr	r3, [r3, #28]
 8004f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f06:	60bb      	str	r3, [r7, #8]
 8004f08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f0e:	4b8e      	ldr	r3, [pc, #568]	; (8005148 <HAL_RCC_OscConfig+0x4f8>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d118      	bne.n	8004f4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f1a:	4b8b      	ldr	r3, [pc, #556]	; (8005148 <HAL_RCC_OscConfig+0x4f8>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a8a      	ldr	r2, [pc, #552]	; (8005148 <HAL_RCC_OscConfig+0x4f8>)
 8004f20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f26:	f7fd fa29 	bl	800237c <HAL_GetTick>
 8004f2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f2c:	e008      	b.n	8004f40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f2e:	f7fd fa25 	bl	800237c <HAL_GetTick>
 8004f32:	4602      	mov	r2, r0
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	2b64      	cmp	r3, #100	; 0x64
 8004f3a:	d901      	bls.n	8004f40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e0fd      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f40:	4b81      	ldr	r3, [pc, #516]	; (8005148 <HAL_RCC_OscConfig+0x4f8>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d0f0      	beq.n	8004f2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d106      	bne.n	8004f62 <HAL_RCC_OscConfig+0x312>
 8004f54:	4b7b      	ldr	r3, [pc, #492]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004f56:	6a1b      	ldr	r3, [r3, #32]
 8004f58:	4a7a      	ldr	r2, [pc, #488]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004f5a:	f043 0301 	orr.w	r3, r3, #1
 8004f5e:	6213      	str	r3, [r2, #32]
 8004f60:	e02d      	b.n	8004fbe <HAL_RCC_OscConfig+0x36e>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	68db      	ldr	r3, [r3, #12]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10c      	bne.n	8004f84 <HAL_RCC_OscConfig+0x334>
 8004f6a:	4b76      	ldr	r3, [pc, #472]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	4a75      	ldr	r2, [pc, #468]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004f70:	f023 0301 	bic.w	r3, r3, #1
 8004f74:	6213      	str	r3, [r2, #32]
 8004f76:	4b73      	ldr	r3, [pc, #460]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004f78:	6a1b      	ldr	r3, [r3, #32]
 8004f7a:	4a72      	ldr	r2, [pc, #456]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004f7c:	f023 0304 	bic.w	r3, r3, #4
 8004f80:	6213      	str	r3, [r2, #32]
 8004f82:	e01c      	b.n	8004fbe <HAL_RCC_OscConfig+0x36e>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	2b05      	cmp	r3, #5
 8004f8a:	d10c      	bne.n	8004fa6 <HAL_RCC_OscConfig+0x356>
 8004f8c:	4b6d      	ldr	r3, [pc, #436]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004f8e:	6a1b      	ldr	r3, [r3, #32]
 8004f90:	4a6c      	ldr	r2, [pc, #432]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004f92:	f043 0304 	orr.w	r3, r3, #4
 8004f96:	6213      	str	r3, [r2, #32]
 8004f98:	4b6a      	ldr	r3, [pc, #424]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004f9a:	6a1b      	ldr	r3, [r3, #32]
 8004f9c:	4a69      	ldr	r2, [pc, #420]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004f9e:	f043 0301 	orr.w	r3, r3, #1
 8004fa2:	6213      	str	r3, [r2, #32]
 8004fa4:	e00b      	b.n	8004fbe <HAL_RCC_OscConfig+0x36e>
 8004fa6:	4b67      	ldr	r3, [pc, #412]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004fa8:	6a1b      	ldr	r3, [r3, #32]
 8004faa:	4a66      	ldr	r2, [pc, #408]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004fac:	f023 0301 	bic.w	r3, r3, #1
 8004fb0:	6213      	str	r3, [r2, #32]
 8004fb2:	4b64      	ldr	r3, [pc, #400]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004fb4:	6a1b      	ldr	r3, [r3, #32]
 8004fb6:	4a63      	ldr	r2, [pc, #396]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004fb8:	f023 0304 	bic.w	r3, r3, #4
 8004fbc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d015      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fc6:	f7fd f9d9 	bl	800237c <HAL_GetTick>
 8004fca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fcc:	e00a      	b.n	8004fe4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fce:	f7fd f9d5 	bl	800237c <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d901      	bls.n	8004fe4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e0ab      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fe4:	4b57      	ldr	r3, [pc, #348]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8004fe6:	6a1b      	ldr	r3, [r3, #32]
 8004fe8:	f003 0302 	and.w	r3, r3, #2
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d0ee      	beq.n	8004fce <HAL_RCC_OscConfig+0x37e>
 8004ff0:	e014      	b.n	800501c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ff2:	f7fd f9c3 	bl	800237c <HAL_GetTick>
 8004ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ff8:	e00a      	b.n	8005010 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ffa:	f7fd f9bf 	bl	800237c <HAL_GetTick>
 8004ffe:	4602      	mov	r2, r0
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	1ad3      	subs	r3, r2, r3
 8005004:	f241 3288 	movw	r2, #5000	; 0x1388
 8005008:	4293      	cmp	r3, r2
 800500a:	d901      	bls.n	8005010 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	e095      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005010:	4b4c      	ldr	r3, [pc, #304]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	f003 0302 	and.w	r3, r3, #2
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1ee      	bne.n	8004ffa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800501c:	7dfb      	ldrb	r3, [r7, #23]
 800501e:	2b01      	cmp	r3, #1
 8005020:	d105      	bne.n	800502e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005022:	4b48      	ldr	r3, [pc, #288]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8005024:	69db      	ldr	r3, [r3, #28]
 8005026:	4a47      	ldr	r2, [pc, #284]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8005028:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800502c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	69db      	ldr	r3, [r3, #28]
 8005032:	2b00      	cmp	r3, #0
 8005034:	f000 8081 	beq.w	800513a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005038:	4b42      	ldr	r3, [pc, #264]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f003 030c 	and.w	r3, r3, #12
 8005040:	2b08      	cmp	r3, #8
 8005042:	d061      	beq.n	8005108 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	69db      	ldr	r3, [r3, #28]
 8005048:	2b02      	cmp	r3, #2
 800504a:	d146      	bne.n	80050da <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800504c:	4b3f      	ldr	r3, [pc, #252]	; (800514c <HAL_RCC_OscConfig+0x4fc>)
 800504e:	2200      	movs	r2, #0
 8005050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005052:	f7fd f993 	bl	800237c <HAL_GetTick>
 8005056:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005058:	e008      	b.n	800506c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800505a:	f7fd f98f 	bl	800237c <HAL_GetTick>
 800505e:	4602      	mov	r2, r0
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	2b02      	cmp	r3, #2
 8005066:	d901      	bls.n	800506c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005068:	2303      	movs	r3, #3
 800506a:	e067      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800506c:	4b35      	ldr	r3, [pc, #212]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1f0      	bne.n	800505a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6a1b      	ldr	r3, [r3, #32]
 800507c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005080:	d108      	bne.n	8005094 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005082:	4b30      	ldr	r3, [pc, #192]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	492d      	ldr	r1, [pc, #180]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8005090:	4313      	orrs	r3, r2
 8005092:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005094:	4b2b      	ldr	r3, [pc, #172]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6a19      	ldr	r1, [r3, #32]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a4:	430b      	orrs	r3, r1
 80050a6:	4927      	ldr	r1, [pc, #156]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 80050a8:	4313      	orrs	r3, r2
 80050aa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050ac:	4b27      	ldr	r3, [pc, #156]	; (800514c <HAL_RCC_OscConfig+0x4fc>)
 80050ae:	2201      	movs	r2, #1
 80050b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050b2:	f7fd f963 	bl	800237c <HAL_GetTick>
 80050b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050b8:	e008      	b.n	80050cc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050ba:	f7fd f95f 	bl	800237c <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d901      	bls.n	80050cc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80050c8:	2303      	movs	r3, #3
 80050ca:	e037      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050cc:	4b1d      	ldr	r3, [pc, #116]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d0f0      	beq.n	80050ba <HAL_RCC_OscConfig+0x46a>
 80050d8:	e02f      	b.n	800513a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050da:	4b1c      	ldr	r3, [pc, #112]	; (800514c <HAL_RCC_OscConfig+0x4fc>)
 80050dc:	2200      	movs	r2, #0
 80050de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e0:	f7fd f94c 	bl	800237c <HAL_GetTick>
 80050e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050e6:	e008      	b.n	80050fa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e8:	f7fd f948 	bl	800237c <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e020      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050fa:	4b12      	ldr	r3, [pc, #72]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1f0      	bne.n	80050e8 <HAL_RCC_OscConfig+0x498>
 8005106:	e018      	b.n	800513a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	69db      	ldr	r3, [r3, #28]
 800510c:	2b01      	cmp	r3, #1
 800510e:	d101      	bne.n	8005114 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e013      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005114:	4b0b      	ldr	r3, [pc, #44]	; (8005144 <HAL_RCC_OscConfig+0x4f4>)
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6a1b      	ldr	r3, [r3, #32]
 8005124:	429a      	cmp	r2, r3
 8005126:	d106      	bne.n	8005136 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005132:	429a      	cmp	r2, r3
 8005134:	d001      	beq.n	800513a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e000      	b.n	800513c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	3718      	adds	r7, #24
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}
 8005144:	40021000 	.word	0x40021000
 8005148:	40007000 	.word	0x40007000
 800514c:	42420060 	.word	0x42420060

08005150 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d101      	bne.n	8005164 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e0d0      	b.n	8005306 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005164:	4b6a      	ldr	r3, [pc, #424]	; (8005310 <HAL_RCC_ClockConfig+0x1c0>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 0307 	and.w	r3, r3, #7
 800516c:	683a      	ldr	r2, [r7, #0]
 800516e:	429a      	cmp	r2, r3
 8005170:	d910      	bls.n	8005194 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005172:	4b67      	ldr	r3, [pc, #412]	; (8005310 <HAL_RCC_ClockConfig+0x1c0>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f023 0207 	bic.w	r2, r3, #7
 800517a:	4965      	ldr	r1, [pc, #404]	; (8005310 <HAL_RCC_ClockConfig+0x1c0>)
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	4313      	orrs	r3, r2
 8005180:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005182:	4b63      	ldr	r3, [pc, #396]	; (8005310 <HAL_RCC_ClockConfig+0x1c0>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f003 0307 	and.w	r3, r3, #7
 800518a:	683a      	ldr	r2, [r7, #0]
 800518c:	429a      	cmp	r2, r3
 800518e:	d001      	beq.n	8005194 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e0b8      	b.n	8005306 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0302 	and.w	r3, r3, #2
 800519c:	2b00      	cmp	r3, #0
 800519e:	d020      	beq.n	80051e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0304 	and.w	r3, r3, #4
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d005      	beq.n	80051b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80051ac:	4b59      	ldr	r3, [pc, #356]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	4a58      	ldr	r2, [pc, #352]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 80051b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80051b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f003 0308 	and.w	r3, r3, #8
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d005      	beq.n	80051d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80051c4:	4b53      	ldr	r3, [pc, #332]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	4a52      	ldr	r2, [pc, #328]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 80051ca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80051ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051d0:	4b50      	ldr	r3, [pc, #320]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	494d      	ldr	r1, [pc, #308]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 0301 	and.w	r3, r3, #1
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d040      	beq.n	8005270 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d107      	bne.n	8005206 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051f6:	4b47      	ldr	r3, [pc, #284]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d115      	bne.n	800522e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e07f      	b.n	8005306 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	2b02      	cmp	r3, #2
 800520c:	d107      	bne.n	800521e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800520e:	4b41      	ldr	r3, [pc, #260]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005216:	2b00      	cmp	r3, #0
 8005218:	d109      	bne.n	800522e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e073      	b.n	8005306 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800521e:	4b3d      	ldr	r3, [pc, #244]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0302 	and.w	r3, r3, #2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d101      	bne.n	800522e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e06b      	b.n	8005306 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800522e:	4b39      	ldr	r3, [pc, #228]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	f023 0203 	bic.w	r2, r3, #3
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	4936      	ldr	r1, [pc, #216]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 800523c:	4313      	orrs	r3, r2
 800523e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005240:	f7fd f89c 	bl	800237c <HAL_GetTick>
 8005244:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005246:	e00a      	b.n	800525e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005248:	f7fd f898 	bl	800237c <HAL_GetTick>
 800524c:	4602      	mov	r2, r0
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	f241 3288 	movw	r2, #5000	; 0x1388
 8005256:	4293      	cmp	r3, r2
 8005258:	d901      	bls.n	800525e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e053      	b.n	8005306 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800525e:	4b2d      	ldr	r3, [pc, #180]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f003 020c 	and.w	r2, r3, #12
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	429a      	cmp	r2, r3
 800526e:	d1eb      	bne.n	8005248 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005270:	4b27      	ldr	r3, [pc, #156]	; (8005310 <HAL_RCC_ClockConfig+0x1c0>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0307 	and.w	r3, r3, #7
 8005278:	683a      	ldr	r2, [r7, #0]
 800527a:	429a      	cmp	r2, r3
 800527c:	d210      	bcs.n	80052a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800527e:	4b24      	ldr	r3, [pc, #144]	; (8005310 <HAL_RCC_ClockConfig+0x1c0>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f023 0207 	bic.w	r2, r3, #7
 8005286:	4922      	ldr	r1, [pc, #136]	; (8005310 <HAL_RCC_ClockConfig+0x1c0>)
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	4313      	orrs	r3, r2
 800528c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800528e:	4b20      	ldr	r3, [pc, #128]	; (8005310 <HAL_RCC_ClockConfig+0x1c0>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 0307 	and.w	r3, r3, #7
 8005296:	683a      	ldr	r2, [r7, #0]
 8005298:	429a      	cmp	r2, r3
 800529a:	d001      	beq.n	80052a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e032      	b.n	8005306 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0304 	and.w	r3, r3, #4
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d008      	beq.n	80052be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052ac:	4b19      	ldr	r3, [pc, #100]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	4916      	ldr	r1, [pc, #88]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 80052ba:	4313      	orrs	r3, r2
 80052bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f003 0308 	and.w	r3, r3, #8
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d009      	beq.n	80052de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80052ca:	4b12      	ldr	r3, [pc, #72]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	00db      	lsls	r3, r3, #3
 80052d8:	490e      	ldr	r1, [pc, #56]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 80052da:	4313      	orrs	r3, r2
 80052dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80052de:	f000 f821 	bl	8005324 <HAL_RCC_GetSysClockFreq>
 80052e2:	4601      	mov	r1, r0
 80052e4:	4b0b      	ldr	r3, [pc, #44]	; (8005314 <HAL_RCC_ClockConfig+0x1c4>)
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	091b      	lsrs	r3, r3, #4
 80052ea:	f003 030f 	and.w	r3, r3, #15
 80052ee:	4a0a      	ldr	r2, [pc, #40]	; (8005318 <HAL_RCC_ClockConfig+0x1c8>)
 80052f0:	5cd3      	ldrb	r3, [r2, r3]
 80052f2:	fa21 f303 	lsr.w	r3, r1, r3
 80052f6:	4a09      	ldr	r2, [pc, #36]	; (800531c <HAL_RCC_ClockConfig+0x1cc>)
 80052f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80052fa:	4b09      	ldr	r3, [pc, #36]	; (8005320 <HAL_RCC_ClockConfig+0x1d0>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4618      	mov	r0, r3
 8005300:	f7fc fc08 	bl	8001b14 <HAL_InitTick>

  return HAL_OK;
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3710      	adds	r7, #16
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
 800530e:	bf00      	nop
 8005310:	40022000 	.word	0x40022000
 8005314:	40021000 	.word	0x40021000
 8005318:	08016aa0 	.word	0x08016aa0
 800531c:	20000000 	.word	0x20000000
 8005320:	20000004 	.word	0x20000004

08005324 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005324:	b490      	push	{r4, r7}
 8005326:	b08a      	sub	sp, #40	; 0x28
 8005328:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800532a:	4b2a      	ldr	r3, [pc, #168]	; (80053d4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800532c:	1d3c      	adds	r4, r7, #4
 800532e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005330:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005334:	4b28      	ldr	r3, [pc, #160]	; (80053d8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005336:	881b      	ldrh	r3, [r3, #0]
 8005338:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800533a:	2300      	movs	r3, #0
 800533c:	61fb      	str	r3, [r7, #28]
 800533e:	2300      	movs	r3, #0
 8005340:	61bb      	str	r3, [r7, #24]
 8005342:	2300      	movs	r3, #0
 8005344:	627b      	str	r3, [r7, #36]	; 0x24
 8005346:	2300      	movs	r3, #0
 8005348:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800534a:	2300      	movs	r3, #0
 800534c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800534e:	4b23      	ldr	r3, [pc, #140]	; (80053dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	f003 030c 	and.w	r3, r3, #12
 800535a:	2b04      	cmp	r3, #4
 800535c:	d002      	beq.n	8005364 <HAL_RCC_GetSysClockFreq+0x40>
 800535e:	2b08      	cmp	r3, #8
 8005360:	d003      	beq.n	800536a <HAL_RCC_GetSysClockFreq+0x46>
 8005362:	e02d      	b.n	80053c0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005364:	4b1e      	ldr	r3, [pc, #120]	; (80053e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005366:	623b      	str	r3, [r7, #32]
      break;
 8005368:	e02d      	b.n	80053c6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	0c9b      	lsrs	r3, r3, #18
 800536e:	f003 030f 	and.w	r3, r3, #15
 8005372:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005376:	4413      	add	r3, r2
 8005378:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800537c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d013      	beq.n	80053b0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005388:	4b14      	ldr	r3, [pc, #80]	; (80053dc <HAL_RCC_GetSysClockFreq+0xb8>)
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	0c5b      	lsrs	r3, r3, #17
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005396:	4413      	add	r3, r2
 8005398:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800539c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	4a0f      	ldr	r2, [pc, #60]	; (80053e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80053a2:	fb02 f203 	mul.w	r2, r2, r3
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ac:	627b      	str	r3, [r7, #36]	; 0x24
 80053ae:	e004      	b.n	80053ba <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	4a0c      	ldr	r2, [pc, #48]	; (80053e4 <HAL_RCC_GetSysClockFreq+0xc0>)
 80053b4:	fb02 f303 	mul.w	r3, r2, r3
 80053b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80053ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053bc:	623b      	str	r3, [r7, #32]
      break;
 80053be:	e002      	b.n	80053c6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80053c0:	4b07      	ldr	r3, [pc, #28]	; (80053e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80053c2:	623b      	str	r3, [r7, #32]
      break;
 80053c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053c6:	6a3b      	ldr	r3, [r7, #32]
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3728      	adds	r7, #40	; 0x28
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bc90      	pop	{r4, r7}
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop
 80053d4:	080169a0 	.word	0x080169a0
 80053d8:	080169b0 	.word	0x080169b0
 80053dc:	40021000 	.word	0x40021000
 80053e0:	007a1200 	.word	0x007a1200
 80053e4:	003d0900 	.word	0x003d0900

080053e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053e8:	b480      	push	{r7}
 80053ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053ec:	4b02      	ldr	r3, [pc, #8]	; (80053f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80053ee:	681b      	ldr	r3, [r3, #0]
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bc80      	pop	{r7}
 80053f6:	4770      	bx	lr
 80053f8:	20000000 	.word	0x20000000

080053fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005400:	f7ff fff2 	bl	80053e8 <HAL_RCC_GetHCLKFreq>
 8005404:	4601      	mov	r1, r0
 8005406:	4b05      	ldr	r3, [pc, #20]	; (800541c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	0a1b      	lsrs	r3, r3, #8
 800540c:	f003 0307 	and.w	r3, r3, #7
 8005410:	4a03      	ldr	r2, [pc, #12]	; (8005420 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005412:	5cd3      	ldrb	r3, [r2, r3]
 8005414:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005418:	4618      	mov	r0, r3
 800541a:	bd80      	pop	{r7, pc}
 800541c:	40021000 	.word	0x40021000
 8005420:	08016ab0 	.word	0x08016ab0

08005424 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005428:	f7ff ffde 	bl	80053e8 <HAL_RCC_GetHCLKFreq>
 800542c:	4601      	mov	r1, r0
 800542e:	4b05      	ldr	r3, [pc, #20]	; (8005444 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	0adb      	lsrs	r3, r3, #11
 8005434:	f003 0307 	and.w	r3, r3, #7
 8005438:	4a03      	ldr	r2, [pc, #12]	; (8005448 <HAL_RCC_GetPCLK2Freq+0x24>)
 800543a:	5cd3      	ldrb	r3, [r2, r3]
 800543c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005440:	4618      	mov	r0, r3
 8005442:	bd80      	pop	{r7, pc}
 8005444:	40021000 	.word	0x40021000
 8005448:	08016ab0 	.word	0x08016ab0

0800544c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800544c:	b480      	push	{r7}
 800544e:	b083      	sub	sp, #12
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	220f      	movs	r2, #15
 800545a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800545c:	4b11      	ldr	r3, [pc, #68]	; (80054a4 <HAL_RCC_GetClockConfig+0x58>)
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	f003 0203 	and.w	r2, r3, #3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005468:	4b0e      	ldr	r3, [pc, #56]	; (80054a4 <HAL_RCC_GetClockConfig+0x58>)
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005474:	4b0b      	ldr	r3, [pc, #44]	; (80054a4 <HAL_RCC_GetClockConfig+0x58>)
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005480:	4b08      	ldr	r3, [pc, #32]	; (80054a4 <HAL_RCC_GetClockConfig+0x58>)
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	08db      	lsrs	r3, r3, #3
 8005486:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800548e:	4b06      	ldr	r3, [pc, #24]	; (80054a8 <HAL_RCC_GetClockConfig+0x5c>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0207 	and.w	r2, r3, #7
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800549a:	bf00      	nop
 800549c:	370c      	adds	r7, #12
 800549e:	46bd      	mov	sp, r7
 80054a0:	bc80      	pop	{r7}
 80054a2:	4770      	bx	lr
 80054a4:	40021000 	.word	0x40021000
 80054a8:	40022000 	.word	0x40022000

080054ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b085      	sub	sp, #20
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80054b4:	4b0a      	ldr	r3, [pc, #40]	; (80054e0 <RCC_Delay+0x34>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4a0a      	ldr	r2, [pc, #40]	; (80054e4 <RCC_Delay+0x38>)
 80054ba:	fba2 2303 	umull	r2, r3, r2, r3
 80054be:	0a5b      	lsrs	r3, r3, #9
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	fb02 f303 	mul.w	r3, r2, r3
 80054c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80054c8:	bf00      	nop
  }
  while (Delay --);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	1e5a      	subs	r2, r3, #1
 80054ce:	60fa      	str	r2, [r7, #12]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d1f9      	bne.n	80054c8 <RCC_Delay+0x1c>
}
 80054d4:	bf00      	nop
 80054d6:	3714      	adds	r7, #20
 80054d8:	46bd      	mov	sp, r7
 80054da:	bc80      	pop	{r7}
 80054dc:	4770      	bx	lr
 80054de:	bf00      	nop
 80054e0:	20000000 	.word	0x20000000
 80054e4:	10624dd3 	.word	0x10624dd3

080054e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b086      	sub	sp, #24
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80054f0:	2300      	movs	r3, #0
 80054f2:	613b      	str	r3, [r7, #16]
 80054f4:	2300      	movs	r3, #0
 80054f6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0301 	and.w	r3, r3, #1
 8005500:	2b00      	cmp	r3, #0
 8005502:	d07d      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005504:	2300      	movs	r3, #0
 8005506:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005508:	4b4f      	ldr	r3, [pc, #316]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800550a:	69db      	ldr	r3, [r3, #28]
 800550c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d10d      	bne.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005514:	4b4c      	ldr	r3, [pc, #304]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005516:	69db      	ldr	r3, [r3, #28]
 8005518:	4a4b      	ldr	r2, [pc, #300]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800551a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800551e:	61d3      	str	r3, [r2, #28]
 8005520:	4b49      	ldr	r3, [pc, #292]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005522:	69db      	ldr	r3, [r3, #28]
 8005524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005528:	60bb      	str	r3, [r7, #8]
 800552a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800552c:	2301      	movs	r3, #1
 800552e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005530:	4b46      	ldr	r3, [pc, #280]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005538:	2b00      	cmp	r3, #0
 800553a:	d118      	bne.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800553c:	4b43      	ldr	r3, [pc, #268]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a42      	ldr	r2, [pc, #264]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005542:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005546:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005548:	f7fc ff18 	bl	800237c <HAL_GetTick>
 800554c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800554e:	e008      	b.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005550:	f7fc ff14 	bl	800237c <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	2b64      	cmp	r3, #100	; 0x64
 800555c:	d901      	bls.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e06d      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005562:	4b3a      	ldr	r3, [pc, #232]	; (800564c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800556a:	2b00      	cmp	r3, #0
 800556c:	d0f0      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800556e:	4b36      	ldr	r3, [pc, #216]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005570:	6a1b      	ldr	r3, [r3, #32]
 8005572:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005576:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d02e      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	429a      	cmp	r2, r3
 800558a:	d027      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800558c:	4b2e      	ldr	r3, [pc, #184]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800558e:	6a1b      	ldr	r3, [r3, #32]
 8005590:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005594:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005596:	4b2e      	ldr	r3, [pc, #184]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005598:	2201      	movs	r2, #1
 800559a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800559c:	4b2c      	ldr	r3, [pc, #176]	; (8005650 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800559e:	2200      	movs	r2, #0
 80055a0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80055a2:	4a29      	ldr	r2, [pc, #164]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d014      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055b2:	f7fc fee3 	bl	800237c <HAL_GetTick>
 80055b6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055b8:	e00a      	b.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055ba:	f7fc fedf 	bl	800237c <HAL_GetTick>
 80055be:	4602      	mov	r2, r0
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d901      	bls.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80055cc:	2303      	movs	r3, #3
 80055ce:	e036      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055d0:	4b1d      	ldr	r3, [pc, #116]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055d2:	6a1b      	ldr	r3, [r3, #32]
 80055d4:	f003 0302 	and.w	r3, r3, #2
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d0ee      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055dc:	4b1a      	ldr	r3, [pc, #104]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	4917      	ldr	r1, [pc, #92]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80055ee:	7dfb      	ldrb	r3, [r7, #23]
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d105      	bne.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055f4:	4b14      	ldr	r3, [pc, #80]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055f6:	69db      	ldr	r3, [r3, #28]
 80055f8:	4a13      	ldr	r2, [pc, #76]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055fe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 0302 	and.w	r3, r3, #2
 8005608:	2b00      	cmp	r3, #0
 800560a:	d008      	beq.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800560c:	4b0e      	ldr	r3, [pc, #56]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	490b      	ldr	r1, [pc, #44]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800561a:	4313      	orrs	r3, r2
 800561c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0310 	and.w	r3, r3, #16
 8005626:	2b00      	cmp	r3, #0
 8005628:	d008      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800562a:	4b07      	ldr	r3, [pc, #28]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	695b      	ldr	r3, [r3, #20]
 8005636:	4904      	ldr	r1, [pc, #16]	; (8005648 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005638:	4313      	orrs	r3, r2
 800563a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3718      	adds	r7, #24
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	40021000 	.word	0x40021000
 800564c:	40007000 	.word	0x40007000
 8005650:	42420440 	.word	0x42420440

08005654 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005654:	b590      	push	{r4, r7, lr}
 8005656:	b08d      	sub	sp, #52	; 0x34
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800565c:	4b6b      	ldr	r3, [pc, #428]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 800565e:	f107 040c 	add.w	r4, r7, #12
 8005662:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005664:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005668:	4b69      	ldr	r3, [pc, #420]	; (8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 800566a:	881b      	ldrh	r3, [r3, #0]
 800566c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800566e:	2300      	movs	r3, #0
 8005670:	627b      	str	r3, [r7, #36]	; 0x24
 8005672:	2300      	movs	r3, #0
 8005674:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005676:	2300      	movs	r3, #0
 8005678:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800567a:	2300      	movs	r3, #0
 800567c:	61fb      	str	r3, [r7, #28]
 800567e:	2300      	movs	r3, #0
 8005680:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	3b01      	subs	r3, #1
 8005686:	2b0f      	cmp	r3, #15
 8005688:	f200 80b6 	bhi.w	80057f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 800568c:	a201      	add	r2, pc, #4	; (adr r2, 8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 800568e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005692:	bf00      	nop
 8005694:	08005777 	.word	0x08005777
 8005698:	080057dd 	.word	0x080057dd
 800569c:	080057f9 	.word	0x080057f9
 80056a0:	08005767 	.word	0x08005767
 80056a4:	080057f9 	.word	0x080057f9
 80056a8:	080057f9 	.word	0x080057f9
 80056ac:	080057f9 	.word	0x080057f9
 80056b0:	0800576f 	.word	0x0800576f
 80056b4:	080057f9 	.word	0x080057f9
 80056b8:	080057f9 	.word	0x080057f9
 80056bc:	080057f9 	.word	0x080057f9
 80056c0:	080057f9 	.word	0x080057f9
 80056c4:	080057f9 	.word	0x080057f9
 80056c8:	080057f9 	.word	0x080057f9
 80056cc:	080057f9 	.word	0x080057f9
 80056d0:	080056d5 	.word	0x080056d5
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80056d4:	4b4f      	ldr	r3, [pc, #316]	; (8005814 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80056da:	4b4e      	ldr	r3, [pc, #312]	; (8005814 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f000 808a 	beq.w	80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80056e8:	69fb      	ldr	r3, [r7, #28]
 80056ea:	0c9b      	lsrs	r3, r3, #18
 80056ec:	f003 030f 	and.w	r3, r3, #15
 80056f0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80056f4:	4413      	add	r3, r2
 80056f6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80056fa:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80056fc:	69fb      	ldr	r3, [r7, #28]
 80056fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d018      	beq.n	8005738 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005706:	4b43      	ldr	r3, [pc, #268]	; (8005814 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	0c5b      	lsrs	r3, r3, #17
 800570c:	f003 0301 	and.w	r3, r3, #1
 8005710:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005714:	4413      	add	r3, r2
 8005716:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800571a:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00d      	beq.n	8005742 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005726:	4a3c      	ldr	r2, [pc, #240]	; (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8005728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572a:	fbb2 f2f3 	udiv	r2, r2, r3
 800572e:	6a3b      	ldr	r3, [r7, #32]
 8005730:	fb02 f303 	mul.w	r3, r2, r3
 8005734:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005736:	e004      	b.n	8005742 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005738:	6a3b      	ldr	r3, [r7, #32]
 800573a:	4a38      	ldr	r2, [pc, #224]	; (800581c <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 800573c:	fb02 f303 	mul.w	r3, r2, r3
 8005740:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005742:	4b34      	ldr	r3, [pc, #208]	; (8005814 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800574a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800574e:	d102      	bne.n	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8005750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005752:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8005754:	e052      	b.n	80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          frequency = (pllclk * 2) / 3;
 8005756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005758:	005b      	lsls	r3, r3, #1
 800575a:	4a31      	ldr	r2, [pc, #196]	; (8005820 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>)
 800575c:	fba2 2303 	umull	r2, r3, r2, r3
 8005760:	085b      	lsrs	r3, r3, #1
 8005762:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005764:	e04a      	b.n	80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8005766:	f7ff fddd 	bl	8005324 <HAL_RCC_GetSysClockFreq>
 800576a:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800576c:	e049      	b.n	8005802 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 800576e:	f7ff fdd9 	bl	8005324 <HAL_RCC_GetSysClockFreq>
 8005772:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8005774:	e045      	b.n	8005802 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8005776:	4b27      	ldr	r3, [pc, #156]	; (8005814 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005782:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005786:	d108      	bne.n	800579a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	f003 0302 	and.w	r3, r3, #2
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 8005792:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005796:	62bb      	str	r3, [r7, #40]	; 0x28
 8005798:	e01f      	b.n	80057da <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057a4:	d109      	bne.n	80057ba <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80057a6:	4b1b      	ldr	r3, [pc, #108]	; (8005814 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80057a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057aa:	f003 0302 	and.w	r3, r3, #2
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d003      	beq.n	80057ba <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 80057b2:	f649 4340 	movw	r3, #40000	; 0x9c40
 80057b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80057b8:	e00f      	b.n	80057da <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80057c4:	d11c      	bne.n	8005800 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80057c6:	4b13      	ldr	r3, [pc, #76]	; (8005814 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d016      	beq.n	8005800 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      {
        frequency = HSE_VALUE / 128U;
 80057d2:	f24f 4324 	movw	r3, #62500	; 0xf424
 80057d6:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 80057d8:	e012      	b.n	8005800 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80057da:	e011      	b.n	8005800 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80057dc:	f7ff fe22 	bl	8005424 <HAL_RCC_GetPCLK2Freq>
 80057e0:	4602      	mov	r2, r0
 80057e2:	4b0c      	ldr	r3, [pc, #48]	; (8005814 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	0b9b      	lsrs	r3, r3, #14
 80057e8:	f003 0303 	and.w	r3, r3, #3
 80057ec:	3301      	adds	r3, #1
 80057ee:	005b      	lsls	r3, r3, #1
 80057f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057f4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80057f6:	e004      	b.n	8005802 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    default:
    {
      break;
 80057f8:	bf00      	nop
 80057fa:	e002      	b.n	8005802 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 80057fc:	bf00      	nop
 80057fe:	e000      	b.n	8005802 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8005800:	bf00      	nop
    }
  }
  return (frequency);
 8005802:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005804:	4618      	mov	r0, r3
 8005806:	3734      	adds	r7, #52	; 0x34
 8005808:	46bd      	mov	sp, r7
 800580a:	bd90      	pop	{r4, r7, pc}
 800580c:	080169b4 	.word	0x080169b4
 8005810:	080169c4 	.word	0x080169c4
 8005814:	40021000 	.word	0x40021000
 8005818:	007a1200 	.word	0x007a1200
 800581c:	003d0900 	.word	0x003d0900
 8005820:	aaaaaaab 	.word	0xaaaaaaab

08005824 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b084      	sub	sp, #16
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800582c:	2300      	movs	r3, #0
 800582e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d101      	bne.n	800583a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e084      	b.n	8005944 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	7c5b      	ldrb	r3, [r3, #17]
 800583e:	b2db      	uxtb	r3, r3
 8005840:	2b00      	cmp	r3, #0
 8005842:	d105      	bne.n	8005850 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f7fb ff8c 	bl	8001768 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2202      	movs	r2, #2
 8005854:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f000 fb54 	bl	8005f04 <HAL_RTC_WaitForSynchro>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d004      	beq.n	800586c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2204      	movs	r2, #4
 8005866:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	e06b      	b.n	8005944 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 fc0d 	bl	800608c <RTC_EnterInitMode>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d004      	beq.n	8005882 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2204      	movs	r2, #4
 800587c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e060      	b.n	8005944 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	685a      	ldr	r2, [r3, #4]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f022 0207 	bic.w	r2, r2, #7
 8005890:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d005      	beq.n	80058a6 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800589a:	4b2c      	ldr	r3, [pc, #176]	; (800594c <HAL_RTC_Init+0x128>)
 800589c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800589e:	4a2b      	ldr	r2, [pc, #172]	; (800594c <HAL_RTC_Init+0x128>)
 80058a0:	f023 0301 	bic.w	r3, r3, #1
 80058a4:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80058a6:	4b29      	ldr	r3, [pc, #164]	; (800594c <HAL_RTC_Init+0x128>)
 80058a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058aa:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	4926      	ldr	r1, [pc, #152]	; (800594c <HAL_RTC_Init+0x128>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058c0:	d003      	beq.n	80058ca <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	60fb      	str	r3, [r7, #12]
 80058c8:	e00e      	b.n	80058e8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80058ca:	2001      	movs	r0, #1
 80058cc:	f7ff fec2 	bl	8005654 <HAL_RCCEx_GetPeriphCLKFreq>
 80058d0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d104      	bne.n	80058e2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2204      	movs	r2, #4
 80058dc:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e030      	b.n	8005944 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	3b01      	subs	r3, #1
 80058e6:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	f023 010f 	bic.w	r1, r3, #15
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	0c1a      	lsrs	r2, r3, #16
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	430a      	orrs	r2, r1
 80058fc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	0c1b      	lsrs	r3, r3, #16
 8005906:	041b      	lsls	r3, r3, #16
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	b291      	uxth	r1, r2
 800590c:	687a      	ldr	r2, [r7, #4]
 800590e:	6812      	ldr	r2, [r2, #0]
 8005910:	430b      	orrs	r3, r1
 8005912:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f000 fbe1 	bl	80060dc <RTC_ExitInitMode>
 800591a:	4603      	mov	r3, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d004      	beq.n	800592a <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2204      	movs	r2, #4
 8005924:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e00c      	b.n	8005944 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2201      	movs	r2, #1
 800593a:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8005942:	2300      	movs	r3, #0
  }
}
 8005944:	4618      	mov	r0, r3
 8005946:	3710      	adds	r7, #16
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}
 800594c:	40006c00 	.word	0x40006c00

08005950 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005950:	b590      	push	{r4, r7, lr}
 8005952:	b087      	sub	sp, #28
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 800595c:	2300      	movs	r3, #0
 800595e:	617b      	str	r3, [r7, #20]
 8005960:	2300      	movs	r3, #0
 8005962:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d002      	beq.n	8005970 <HAL_RTC_SetTime+0x20>
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d101      	bne.n	8005974 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e080      	b.n	8005a76 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	7c1b      	ldrb	r3, [r3, #16]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d101      	bne.n	8005980 <HAL_RTC_SetTime+0x30>
 800597c:	2302      	movs	r3, #2
 800597e:	e07a      	b.n	8005a76 <HAL_RTC_SetTime+0x126>
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2201      	movs	r2, #1
 8005984:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2202      	movs	r2, #2
 800598a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d113      	bne.n	80059ba <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	781b      	ldrb	r3, [r3, #0]
 8005996:	461a      	mov	r2, r3
 8005998:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800599c:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	785b      	ldrb	r3, [r3, #1]
 80059a4:	4619      	mov	r1, r3
 80059a6:	460b      	mov	r3, r1
 80059a8:	011b      	lsls	r3, r3, #4
 80059aa:	1a5b      	subs	r3, r3, r1
 80059ac:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80059ae:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 80059b0:	68ba      	ldr	r2, [r7, #8]
 80059b2:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80059b4:	4413      	add	r3, r2
 80059b6:	617b      	str	r3, [r7, #20]
 80059b8:	e01e      	b.n	80059f8 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	781b      	ldrb	r3, [r3, #0]
 80059be:	4618      	mov	r0, r3
 80059c0:	f000 fbd1 	bl	8006166 <RTC_Bcd2ToByte>
 80059c4:	4603      	mov	r3, r0
 80059c6:	461a      	mov	r2, r3
 80059c8:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80059cc:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	785b      	ldrb	r3, [r3, #1]
 80059d4:	4618      	mov	r0, r3
 80059d6:	f000 fbc6 	bl	8006166 <RTC_Bcd2ToByte>
 80059da:	4603      	mov	r3, r0
 80059dc:	461a      	mov	r2, r3
 80059de:	4613      	mov	r3, r2
 80059e0:	011b      	lsls	r3, r3, #4
 80059e2:	1a9b      	subs	r3, r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80059e6:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	789b      	ldrb	r3, [r3, #2]
 80059ec:	4618      	mov	r0, r3
 80059ee:	f000 fbba 	bl	8006166 <RTC_Bcd2ToByte>
 80059f2:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80059f4:	4423      	add	r3, r4
 80059f6:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80059f8:	6979      	ldr	r1, [r7, #20]
 80059fa:	68f8      	ldr	r0, [r7, #12]
 80059fc:	f000 fadf 	bl	8005fbe <RTC_WriteTimeCounter>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d007      	beq.n	8005a16 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2204      	movs	r2, #4
 8005a0a:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e02f      	b.n	8005a76 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	685a      	ldr	r2, [r3, #4]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f022 0205 	bic.w	r2, r2, #5
 8005a24:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005a26:	68f8      	ldr	r0, [r7, #12]
 8005a28:	f000 faf0 	bl	800600c <RTC_ReadAlarmCounter>
 8005a2c:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a34:	d018      	beq.n	8005a68 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8005a36:	693a      	ldr	r2, [r7, #16]
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d214      	bcs.n	8005a68 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005a44:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005a48:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005a4a:	6939      	ldr	r1, [r7, #16]
 8005a4c:	68f8      	ldr	r0, [r7, #12]
 8005a4e:	f000 faf6 	bl	800603e <RTC_WriteAlarmCounter>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d007      	beq.n	8005a68 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2204      	movs	r2, #4
 8005a5c:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2200      	movs	r2, #0
 8005a62:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e006      	b.n	8005a76 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8005a74:	2300      	movs	r3, #0
  }
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	371c      	adds	r7, #28
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd90      	pop	{r4, r7, pc}
	...

08005a80 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b088      	sub	sp, #32
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	60f8      	str	r0, [r7, #12]
 8005a88:	60b9      	str	r1, [r7, #8]
 8005a8a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	61bb      	str	r3, [r7, #24]
 8005a90:	2300      	movs	r3, #0
 8005a92:	61fb      	str	r3, [r7, #28]
 8005a94:	2300      	movs	r3, #0
 8005a96:	617b      	str	r3, [r7, #20]
 8005a98:	2300      	movs	r3, #0
 8005a9a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d002      	beq.n	8005aa8 <HAL_RTC_GetTime+0x28>
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d101      	bne.n	8005aac <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e0b5      	b.n	8005c18 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	f003 0304 	and.w	r3, r3, #4
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d001      	beq.n	8005abe <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e0ac      	b.n	8005c18 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005abe:	68f8      	ldr	r0, [r7, #12]
 8005ac0:	f000 fa4d 	bl	8005f5e <RTC_ReadTimeCounter>
 8005ac4:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	4a55      	ldr	r2, [pc, #340]	; (8005c20 <HAL_RTC_GetTime+0x1a0>)
 8005aca:	fba2 2303 	umull	r2, r3, r2, r3
 8005ace:	0adb      	lsrs	r3, r3, #11
 8005ad0:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8005ad2:	69ba      	ldr	r2, [r7, #24]
 8005ad4:	4b52      	ldr	r3, [pc, #328]	; (8005c20 <HAL_RTC_GetTime+0x1a0>)
 8005ad6:	fba3 1302 	umull	r1, r3, r3, r2
 8005ada:	0adb      	lsrs	r3, r3, #11
 8005adc:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005ae0:	fb01 f303 	mul.w	r3, r1, r3
 8005ae4:	1ad3      	subs	r3, r2, r3
 8005ae6:	4a4f      	ldr	r2, [pc, #316]	; (8005c24 <HAL_RTC_GetTime+0x1a4>)
 8005ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8005aec:	095b      	lsrs	r3, r3, #5
 8005aee:	b2da      	uxtb	r2, r3
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	4a4a      	ldr	r2, [pc, #296]	; (8005c20 <HAL_RTC_GetTime+0x1a0>)
 8005af8:	fba2 1203 	umull	r1, r2, r2, r3
 8005afc:	0ad2      	lsrs	r2, r2, #11
 8005afe:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005b02:	fb01 f202 	mul.w	r2, r1, r2
 8005b06:	1a9a      	subs	r2, r3, r2
 8005b08:	4b46      	ldr	r3, [pc, #280]	; (8005c24 <HAL_RTC_GetTime+0x1a4>)
 8005b0a:	fba3 1302 	umull	r1, r3, r3, r2
 8005b0e:	0959      	lsrs	r1, r3, #5
 8005b10:	460b      	mov	r3, r1
 8005b12:	011b      	lsls	r3, r3, #4
 8005b14:	1a5b      	subs	r3, r3, r1
 8005b16:	009b      	lsls	r3, r3, #2
 8005b18:	1ad1      	subs	r1, r2, r3
 8005b1a:	b2ca      	uxtb	r2, r1
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	2b17      	cmp	r3, #23
 8005b24:	d955      	bls.n	8005bd2 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	4a3f      	ldr	r2, [pc, #252]	; (8005c28 <HAL_RTC_GetTime+0x1a8>)
 8005b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b2e:	091b      	lsrs	r3, r3, #4
 8005b30:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8005b32:	6939      	ldr	r1, [r7, #16]
 8005b34:	4b3c      	ldr	r3, [pc, #240]	; (8005c28 <HAL_RTC_GetTime+0x1a8>)
 8005b36:	fba3 2301 	umull	r2, r3, r3, r1
 8005b3a:	091a      	lsrs	r2, r3, #4
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	005b      	lsls	r3, r3, #1
 8005b40:	4413      	add	r3, r2
 8005b42:	00db      	lsls	r3, r3, #3
 8005b44:	1aca      	subs	r2, r1, r3
 8005b46:	b2d2      	uxtb	r2, r2
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005b4c:	68f8      	ldr	r0, [r7, #12]
 8005b4e:	f000 fa5d 	bl	800600c <RTC_ReadAlarmCounter>
 8005b52:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b5a:	d008      	beq.n	8005b6e <HAL_RTC_GetTime+0xee>
 8005b5c:	69fa      	ldr	r2, [r7, #28]
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d904      	bls.n	8005b6e <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8005b64:	69fa      	ldr	r2, [r7, #28]
 8005b66:	69bb      	ldr	r3, [r7, #24]
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	61fb      	str	r3, [r7, #28]
 8005b6c:	e002      	b.n	8005b74 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8005b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8005b72:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	4a2d      	ldr	r2, [pc, #180]	; (8005c2c <HAL_RTC_GetTime+0x1ac>)
 8005b78:	fb02 f303 	mul.w	r3, r2, r3
 8005b7c:	69ba      	ldr	r2, [r7, #24]
 8005b7e:	1ad3      	subs	r3, r2, r3
 8005b80:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005b82:	69b9      	ldr	r1, [r7, #24]
 8005b84:	68f8      	ldr	r0, [r7, #12]
 8005b86:	f000 fa1a 	bl	8005fbe <RTC_WriteTimeCounter>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d001      	beq.n	8005b94 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e041      	b.n	8005c18 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005b94:	69fb      	ldr	r3, [r7, #28]
 8005b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b9a:	d00c      	beq.n	8005bb6 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8005b9c:	69fa      	ldr	r2, [r7, #28]
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	4413      	add	r3, r2
 8005ba2:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005ba4:	69f9      	ldr	r1, [r7, #28]
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f000 fa49 	bl	800603e <RTC_WriteAlarmCounter>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00a      	beq.n	8005bc8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e030      	b.n	8005c18 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005bb6:	69f9      	ldr	r1, [r7, #28]
 8005bb8:	68f8      	ldr	r0, [r7, #12]
 8005bba:	f000 fa40 	bl	800603e <RTC_WriteAlarmCounter>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d001      	beq.n	8005bc8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e027      	b.n	8005c18 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8005bc8:	6979      	ldr	r1, [r7, #20]
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f000 fae8 	bl	80061a0 <RTC_DateUpdate>
 8005bd0:	e003      	b.n	8005bda <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	b2da      	uxtb	r2, r3
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d01a      	beq.n	8005c16 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	781b      	ldrb	r3, [r3, #0]
 8005be4:	4618      	mov	r0, r3
 8005be6:	f000 faa1 	bl	800612c <RTC_ByteToBcd2>
 8005bea:	4603      	mov	r3, r0
 8005bec:	461a      	mov	r2, r3
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	785b      	ldrb	r3, [r3, #1]
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f000 fa98 	bl	800612c <RTC_ByteToBcd2>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	461a      	mov	r2, r3
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	789b      	ldrb	r3, [r3, #2]
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f000 fa8f 	bl	800612c <RTC_ByteToBcd2>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	461a      	mov	r2, r3
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005c16:	2300      	movs	r3, #0
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3720      	adds	r7, #32
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	91a2b3c5 	.word	0x91a2b3c5
 8005c24:	88888889 	.word	0x88888889
 8005c28:	aaaaaaab 	.word	0xaaaaaaab
 8005c2c:	00015180 	.word	0x00015180

08005c30 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b088      	sub	sp, #32
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	60f8      	str	r0, [r7, #12]
 8005c38:	60b9      	str	r1, [r7, #8]
 8005c3a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	61fb      	str	r3, [r7, #28]
 8005c40:	2300      	movs	r3, #0
 8005c42:	61bb      	str	r3, [r7, #24]
 8005c44:	2300      	movs	r3, #0
 8005c46:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d002      	beq.n	8005c54 <HAL_RTC_SetDate+0x24>
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d101      	bne.n	8005c58 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e097      	b.n	8005d88 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	7c1b      	ldrb	r3, [r3, #16]
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d101      	bne.n	8005c64 <HAL_RTC_SetDate+0x34>
 8005c60:	2302      	movs	r3, #2
 8005c62:	e091      	b.n	8005d88 <HAL_RTC_SetDate+0x158>
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2201      	movs	r2, #1
 8005c68:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2202      	movs	r2, #2
 8005c6e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d10c      	bne.n	8005c90 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	78da      	ldrb	r2, [r3, #3]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	785a      	ldrb	r2, [r3, #1]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	789a      	ldrb	r2, [r3, #2]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	739a      	strb	r2, [r3, #14]
 8005c8e:	e01a      	b.n	8005cc6 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	78db      	ldrb	r3, [r3, #3]
 8005c94:	4618      	mov	r0, r3
 8005c96:	f000 fa66 	bl	8006166 <RTC_Bcd2ToByte>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	785b      	ldrb	r3, [r3, #1]
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f000 fa5d 	bl	8006166 <RTC_Bcd2ToByte>
 8005cac:	4603      	mov	r3, r0
 8005cae:	461a      	mov	r2, r3
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	789b      	ldrb	r3, [r3, #2]
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f000 fa54 	bl	8006166 <RTC_Bcd2ToByte>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	7bdb      	ldrb	r3, [r3, #15]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	7b59      	ldrb	r1, [r3, #13]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	7b9b      	ldrb	r3, [r3, #14]
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	f000 fb3f 	bl	8006358 <RTC_WeekDayNum>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	461a      	mov	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	7b1a      	ldrb	r2, [r3, #12]
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005cea:	68f8      	ldr	r0, [r7, #12]
 8005cec:	f000 f937 	bl	8005f5e <RTC_ReadTimeCounter>
 8005cf0:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	4a26      	ldr	r2, [pc, #152]	; (8005d90 <HAL_RTC_SetDate+0x160>)
 8005cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cfa:	0adb      	lsrs	r3, r3, #11
 8005cfc:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	2b18      	cmp	r3, #24
 8005d02:	d93a      	bls.n	8005d7a <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	4a23      	ldr	r2, [pc, #140]	; (8005d94 <HAL_RTC_SetDate+0x164>)
 8005d08:	fba2 2303 	umull	r2, r3, r2, r3
 8005d0c:	091b      	lsrs	r3, r3, #4
 8005d0e:	4a22      	ldr	r2, [pc, #136]	; (8005d98 <HAL_RTC_SetDate+0x168>)
 8005d10:	fb02 f303 	mul.w	r3, r2, r3
 8005d14:	69fa      	ldr	r2, [r7, #28]
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005d1a:	69f9      	ldr	r1, [r7, #28]
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f000 f94e 	bl	8005fbe <RTC_WriteTimeCounter>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d007      	beq.n	8005d38 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2204      	movs	r2, #4
 8005d2c:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e027      	b.n	8005d88 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005d38:	68f8      	ldr	r0, [r7, #12]
 8005d3a:	f000 f967 	bl	800600c <RTC_ReadAlarmCounter>
 8005d3e:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d46:	d018      	beq.n	8005d7a <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8005d48:	69ba      	ldr	r2, [r7, #24]
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d214      	bcs.n	8005d7a <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005d50:	69bb      	ldr	r3, [r7, #24]
 8005d52:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005d56:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005d5a:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005d5c:	69b9      	ldr	r1, [r7, #24]
 8005d5e:	68f8      	ldr	r0, [r7, #12]
 8005d60:	f000 f96d 	bl	800603e <RTC_WriteAlarmCounter>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d007      	beq.n	8005d7a <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2204      	movs	r2, #4
 8005d6e:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2200      	movs	r2, #0
 8005d74:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e006      	b.n	8005d88 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2200      	movs	r2, #0
 8005d84:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8005d86:	2300      	movs	r3, #0
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3720      	adds	r7, #32
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	91a2b3c5 	.word	0x91a2b3c5
 8005d94:	aaaaaaab 	.word	0xaaaaaaab
 8005d98:	00015180 	.word	0x00015180

08005d9c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005d9c:	b590      	push	{r4, r7, lr}
 8005d9e:	b089      	sub	sp, #36	; 0x24
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8005da8:	2300      	movs	r3, #0
 8005daa:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8005dac:	f107 0314 	add.w	r3, r7, #20
 8005db0:	2100      	movs	r1, #0
 8005db2:	460a      	mov	r2, r1
 8005db4:	801a      	strh	r2, [r3, #0]
 8005db6:	460a      	mov	r2, r1
 8005db8:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d002      	beq.n	8005dc6 <HAL_RTC_SetAlarm_IT+0x2a>
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d101      	bne.n	8005dca <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e096      	b.n	8005ef8 <HAL_RTC_SetAlarm_IT+0x15c>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	7c1b      	ldrb	r3, [r3, #16]
 8005dce:	2b01      	cmp	r3, #1
 8005dd0:	d101      	bne.n	8005dd6 <HAL_RTC_SetAlarm_IT+0x3a>
 8005dd2:	2302      	movs	r3, #2
 8005dd4:	e090      	b.n	8005ef8 <HAL_RTC_SetAlarm_IT+0x15c>
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2202      	movs	r2, #2
 8005de0:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8005de2:	f107 0314 	add.w	r3, r7, #20
 8005de6:	2200      	movs	r2, #0
 8005de8:	4619      	mov	r1, r3
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f7ff fe48 	bl	8005a80 <HAL_RTC_GetTime>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d001      	beq.n	8005dfa <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e07e      	b.n	8005ef8 <HAL_RTC_SetAlarm_IT+0x15c>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8005dfa:	7d3b      	ldrb	r3, [r7, #20]
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005e02:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8005e06:	7d7b      	ldrb	r3, [r7, #21]
 8005e08:	4619      	mov	r1, r3
 8005e0a:	460b      	mov	r3, r1
 8005e0c:	011b      	lsls	r3, r3, #4
 8005e0e:	1a5b      	subs	r3, r3, r1
 8005e10:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8005e12:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8005e14:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8005e16:	4413      	add	r3, r2
 8005e18:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d113      	bne.n	8005e48 <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	781b      	ldrb	r3, [r3, #0]
 8005e24:	461a      	mov	r2, r3
 8005e26:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005e2a:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	785b      	ldrb	r3, [r3, #1]
 8005e32:	4619      	mov	r1, r3
 8005e34:	460b      	mov	r3, r1
 8005e36:	011b      	lsls	r3, r3, #4
 8005e38:	1a5b      	subs	r3, r3, r1
 8005e3a:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8005e3c:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8005e3e:	68ba      	ldr	r2, [r7, #8]
 8005e40:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8005e42:	4413      	add	r3, r2
 8005e44:	61fb      	str	r3, [r7, #28]
 8005e46:	e01e      	b.n	8005e86 <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f000 f98a 	bl	8006166 <RTC_Bcd2ToByte>
 8005e52:	4603      	mov	r3, r0
 8005e54:	461a      	mov	r2, r3
 8005e56:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005e5a:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	785b      	ldrb	r3, [r3, #1]
 8005e62:	4618      	mov	r0, r3
 8005e64:	f000 f97f 	bl	8006166 <RTC_Bcd2ToByte>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	011b      	lsls	r3, r3, #4
 8005e70:	1a9b      	subs	r3, r3, r2
 8005e72:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8005e74:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	789b      	ldrb	r3, [r3, #2]
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f000 f973 	bl	8006166 <RTC_Bcd2ToByte>
 8005e80:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8005e82:	4423      	add	r3, r4
 8005e84:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8005e86:	69fa      	ldr	r2, [r7, #28]
 8005e88:	69bb      	ldr	r3, [r7, #24]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d205      	bcs.n	8005e9a <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005e94:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005e98:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005e9a:	69f9      	ldr	r1, [r7, #28]
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f000 f8ce 	bl	800603e <RTC_WriteAlarmCounter>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d007      	beq.n	8005eb8 <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2204      	movs	r2, #4
 8005eac:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e01f      	b.n	8005ef8 <HAL_RTC_SetAlarm_IT+0x15c>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f06f 0202 	mvn.w	r2, #2
 8005ec0:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f042 0202 	orr.w	r2, r2, #2
 8005ed0:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005ed2:	4b0b      	ldr	r3, [pc, #44]	; (8005f00 <HAL_RTC_SetAlarm_IT+0x164>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a0a      	ldr	r2, [pc, #40]	; (8005f00 <HAL_RTC_SetAlarm_IT+0x164>)
 8005ed8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005edc:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005ede:	4b08      	ldr	r3, [pc, #32]	; (8005f00 <HAL_RTC_SetAlarm_IT+0x164>)
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	4a07      	ldr	r2, [pc, #28]	; (8005f00 <HAL_RTC_SetAlarm_IT+0x164>)
 8005ee4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ee8:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2201      	movs	r2, #1
 8005eee:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8005ef6:	2300      	movs	r3, #0
  }
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	3724      	adds	r7, #36	; 0x24
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd90      	pop	{r4, r7, pc}
 8005f00:	40010400 	.word	0x40010400

08005f04 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b084      	sub	sp, #16
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d101      	bne.n	8005f1a <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	e01d      	b.n	8005f56 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	685a      	ldr	r2, [r3, #4]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0208 	bic.w	r2, r2, #8
 8005f28:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005f2a:	f7fc fa27 	bl	800237c <HAL_GetTick>
 8005f2e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005f30:	e009      	b.n	8005f46 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005f32:	f7fc fa23 	bl	800237c <HAL_GetTick>
 8005f36:	4602      	mov	r2, r0
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f40:	d901      	bls.n	8005f46 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e007      	b.n	8005f56 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f003 0308 	and.w	r3, r3, #8
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d0ee      	beq.n	8005f32 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8005f54:	2300      	movs	r3, #0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}

08005f5e <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8005f5e:	b480      	push	{r7}
 8005f60:	b087      	sub	sp, #28
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8005f66:	2300      	movs	r3, #0
 8005f68:	827b      	strh	r3, [r7, #18]
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	823b      	strh	r3, [r7, #16]
 8005f6e:	2300      	movs	r3, #0
 8005f70:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8005f72:	2300      	movs	r3, #0
 8005f74:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	699b      	ldr	r3, [r3, #24]
 8005f7c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	69db      	ldr	r3, [r3, #28]
 8005f84:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	699b      	ldr	r3, [r3, #24]
 8005f8c:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8005f8e:	8a7a      	ldrh	r2, [r7, #18]
 8005f90:	8a3b      	ldrh	r3, [r7, #16]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d008      	beq.n	8005fa8 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8005f96:	8a3b      	ldrh	r3, [r7, #16]
 8005f98:	041a      	lsls	r2, r3, #16
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	69db      	ldr	r3, [r3, #28]
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	617b      	str	r3, [r7, #20]
 8005fa6:	e004      	b.n	8005fb2 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8005fa8:	8a7b      	ldrh	r3, [r7, #18]
 8005faa:	041a      	lsls	r2, r3, #16
 8005fac:	89fb      	ldrh	r3, [r7, #14]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8005fb2:	697b      	ldr	r3, [r7, #20]
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	371c      	adds	r7, #28
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bc80      	pop	{r7}
 8005fbc:	4770      	bx	lr

08005fbe <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8005fbe:	b580      	push	{r7, lr}
 8005fc0:	b084      	sub	sp, #16
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
 8005fc6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f000 f85d 	bl	800608c <RTC_EnterInitMode>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d002      	beq.n	8005fde <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	73fb      	strb	r3, [r7, #15]
 8005fdc:	e011      	b.n	8006002 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	683a      	ldr	r2, [r7, #0]
 8005fe4:	0c12      	lsrs	r2, r2, #16
 8005fe6:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	683a      	ldr	r2, [r7, #0]
 8005fee:	b292      	uxth	r2, r2
 8005ff0:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 f872 	bl	80060dc <RTC_ExitInitMode>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d001      	beq.n	8006002 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006002:	7bfb      	ldrb	r3, [r7, #15]
}
 8006004:	4618      	mov	r0, r3
 8006006:	3710      	adds	r7, #16
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800600c:	b480      	push	{r7}
 800600e:	b085      	sub	sp, #20
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8006014:	2300      	movs	r3, #0
 8006016:	81fb      	strh	r3, [r7, #14]
 8006018:	2300      	movs	r3, #0
 800601a:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	6a1b      	ldr	r3, [r3, #32]
 8006022:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800602c:	89fb      	ldrh	r3, [r7, #14]
 800602e:	041a      	lsls	r2, r3, #16
 8006030:	89bb      	ldrh	r3, [r7, #12]
 8006032:	4313      	orrs	r3, r2
}
 8006034:	4618      	mov	r0, r3
 8006036:	3714      	adds	r7, #20
 8006038:	46bd      	mov	sp, r7
 800603a:	bc80      	pop	{r7}
 800603c:	4770      	bx	lr

0800603e <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800603e:	b580      	push	{r7, lr}
 8006040:	b084      	sub	sp, #16
 8006042:	af00      	add	r7, sp, #0
 8006044:	6078      	str	r0, [r7, #4]
 8006046:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006048:	2300      	movs	r3, #0
 800604a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f000 f81d 	bl	800608c <RTC_EnterInitMode>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d002      	beq.n	800605e <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	73fb      	strb	r3, [r7, #15]
 800605c:	e011      	b.n	8006082 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	0c12      	lsrs	r2, r2, #16
 8006066:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	683a      	ldr	r2, [r7, #0]
 800606e:	b292      	uxth	r2, r2
 8006070:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 f832 	bl	80060dc <RTC_ExitInitMode>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	d001      	beq.n	8006082 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006082:	7bfb      	ldrb	r3, [r7, #15]
}
 8006084:	4618      	mov	r0, r3
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006094:	2300      	movs	r3, #0
 8006096:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8006098:	f7fc f970 	bl	800237c <HAL_GetTick>
 800609c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800609e:	e009      	b.n	80060b4 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80060a0:	f7fc f96c 	bl	800237c <HAL_GetTick>
 80060a4:	4602      	mov	r2, r0
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060ae:	d901      	bls.n	80060b4 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80060b0:	2303      	movs	r3, #3
 80060b2:	e00f      	b.n	80060d4 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	f003 0320 	and.w	r3, r3, #32
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d0ee      	beq.n	80060a0 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	685a      	ldr	r2, [r3, #4]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f042 0210 	orr.w	r2, r2, #16
 80060d0:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80060d2:	2300      	movs	r3, #0
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3710      	adds	r7, #16
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060e4:	2300      	movs	r3, #0
 80060e6:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	685a      	ldr	r2, [r3, #4]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f022 0210 	bic.w	r2, r2, #16
 80060f6:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80060f8:	f7fc f940 	bl	800237c <HAL_GetTick>
 80060fc:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80060fe:	e009      	b.n	8006114 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006100:	f7fc f93c 	bl	800237c <HAL_GetTick>
 8006104:	4602      	mov	r2, r0
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800610e:	d901      	bls.n	8006114 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8006110:	2303      	movs	r3, #3
 8006112:	e007      	b.n	8006124 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f003 0320 	and.w	r3, r3, #32
 800611e:	2b00      	cmp	r3, #0
 8006120:	d0ee      	beq.n	8006100 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	3710      	adds	r7, #16
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}

0800612c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	4603      	mov	r3, r0
 8006134:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006136:	2300      	movs	r3, #0
 8006138:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800613a:	e005      	b.n	8006148 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	3301      	adds	r3, #1
 8006140:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8006142:	79fb      	ldrb	r3, [r7, #7]
 8006144:	3b0a      	subs	r3, #10
 8006146:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8006148:	79fb      	ldrb	r3, [r7, #7]
 800614a:	2b09      	cmp	r3, #9
 800614c:	d8f6      	bhi.n	800613c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	b2db      	uxtb	r3, r3
 8006152:	011b      	lsls	r3, r3, #4
 8006154:	b2da      	uxtb	r2, r3
 8006156:	79fb      	ldrb	r3, [r7, #7]
 8006158:	4313      	orrs	r3, r2
 800615a:	b2db      	uxtb	r3, r3
}
 800615c:	4618      	mov	r0, r3
 800615e:	3714      	adds	r7, #20
 8006160:	46bd      	mov	sp, r7
 8006162:	bc80      	pop	{r7}
 8006164:	4770      	bx	lr

08006166 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006166:	b480      	push	{r7}
 8006168:	b085      	sub	sp, #20
 800616a:	af00      	add	r7, sp, #0
 800616c:	4603      	mov	r3, r0
 800616e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8006170:	2300      	movs	r3, #0
 8006172:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8006174:	79fb      	ldrb	r3, [r7, #7]
 8006176:	091b      	lsrs	r3, r3, #4
 8006178:	b2db      	uxtb	r3, r3
 800617a:	461a      	mov	r2, r3
 800617c:	4613      	mov	r3, r2
 800617e:	009b      	lsls	r3, r3, #2
 8006180:	4413      	add	r3, r2
 8006182:	005b      	lsls	r3, r3, #1
 8006184:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8006186:	79fb      	ldrb	r3, [r7, #7]
 8006188:	f003 030f 	and.w	r3, r3, #15
 800618c:	b2da      	uxtb	r2, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	b2db      	uxtb	r3, r3
 8006192:	4413      	add	r3, r2
 8006194:	b2db      	uxtb	r3, r3
}
 8006196:	4618      	mov	r0, r3
 8006198:	3714      	adds	r7, #20
 800619a:	46bd      	mov	sp, r7
 800619c:	bc80      	pop	{r7}
 800619e:	4770      	bx	lr

080061a0 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b086      	sub	sp, #24
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80061aa:	2300      	movs	r3, #0
 80061ac:	617b      	str	r3, [r7, #20]
 80061ae:	2300      	movs	r3, #0
 80061b0:	613b      	str	r3, [r7, #16]
 80061b2:	2300      	movs	r3, #0
 80061b4:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80061b6:	2300      	movs	r3, #0
 80061b8:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	7bdb      	ldrb	r3, [r3, #15]
 80061be:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	7b5b      	ldrb	r3, [r3, #13]
 80061c4:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	7b9b      	ldrb	r3, [r3, #14]
 80061ca:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80061cc:	2300      	movs	r3, #0
 80061ce:	60bb      	str	r3, [r7, #8]
 80061d0:	e06f      	b.n	80062b2 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d011      	beq.n	80061fc <RTC_DateUpdate+0x5c>
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	2b03      	cmp	r3, #3
 80061dc:	d00e      	beq.n	80061fc <RTC_DateUpdate+0x5c>
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	2b05      	cmp	r3, #5
 80061e2:	d00b      	beq.n	80061fc <RTC_DateUpdate+0x5c>
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	2b07      	cmp	r3, #7
 80061e8:	d008      	beq.n	80061fc <RTC_DateUpdate+0x5c>
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	2b08      	cmp	r3, #8
 80061ee:	d005      	beq.n	80061fc <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	2b0a      	cmp	r3, #10
 80061f4:	d002      	beq.n	80061fc <RTC_DateUpdate+0x5c>
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	2b0c      	cmp	r3, #12
 80061fa:	d117      	bne.n	800622c <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2b1e      	cmp	r3, #30
 8006200:	d803      	bhi.n	800620a <RTC_DateUpdate+0x6a>
      {
        day++;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	3301      	adds	r3, #1
 8006206:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8006208:	e050      	b.n	80062ac <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	2b0c      	cmp	r3, #12
 800620e:	d005      	beq.n	800621c <RTC_DateUpdate+0x7c>
        {
          month++;
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	3301      	adds	r3, #1
 8006214:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006216:	2301      	movs	r3, #1
 8006218:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800621a:	e047      	b.n	80062ac <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800621c:	2301      	movs	r3, #1
 800621e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006220:	2301      	movs	r3, #1
 8006222:	60fb      	str	r3, [r7, #12]
          year++;
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	3301      	adds	r3, #1
 8006228:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800622a:	e03f      	b.n	80062ac <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	2b04      	cmp	r3, #4
 8006230:	d008      	beq.n	8006244 <RTC_DateUpdate+0xa4>
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	2b06      	cmp	r3, #6
 8006236:	d005      	beq.n	8006244 <RTC_DateUpdate+0xa4>
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	2b09      	cmp	r3, #9
 800623c:	d002      	beq.n	8006244 <RTC_DateUpdate+0xa4>
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	2b0b      	cmp	r3, #11
 8006242:	d10c      	bne.n	800625e <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2b1d      	cmp	r3, #29
 8006248:	d803      	bhi.n	8006252 <RTC_DateUpdate+0xb2>
      {
        day++;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	3301      	adds	r3, #1
 800624e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8006250:	e02c      	b.n	80062ac <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	3301      	adds	r3, #1
 8006256:	613b      	str	r3, [r7, #16]
        day = 1U;
 8006258:	2301      	movs	r3, #1
 800625a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800625c:	e026      	b.n	80062ac <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	2b02      	cmp	r3, #2
 8006262:	d123      	bne.n	80062ac <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2b1b      	cmp	r3, #27
 8006268:	d803      	bhi.n	8006272 <RTC_DateUpdate+0xd2>
      {
        day++;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	3301      	adds	r3, #1
 800626e:	60fb      	str	r3, [r7, #12]
 8006270:	e01c      	b.n	80062ac <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2b1c      	cmp	r3, #28
 8006276:	d111      	bne.n	800629c <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	b29b      	uxth	r3, r3
 800627c:	4618      	mov	r0, r3
 800627e:	f000 f839 	bl	80062f4 <RTC_IsLeapYear>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d003      	beq.n	8006290 <RTC_DateUpdate+0xf0>
        {
          day++;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	3301      	adds	r3, #1
 800628c:	60fb      	str	r3, [r7, #12]
 800628e:	e00d      	b.n	80062ac <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	3301      	adds	r3, #1
 8006294:	613b      	str	r3, [r7, #16]
          day = 1U;
 8006296:	2301      	movs	r3, #1
 8006298:	60fb      	str	r3, [r7, #12]
 800629a:	e007      	b.n	80062ac <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2b1d      	cmp	r3, #29
 80062a0:	d104      	bne.n	80062ac <RTC_DateUpdate+0x10c>
      {
        month++;
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	3301      	adds	r3, #1
 80062a6:	613b      	str	r3, [r7, #16]
        day = 1U;
 80062a8:	2301      	movs	r3, #1
 80062aa:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	3301      	adds	r3, #1
 80062b0:	60bb      	str	r3, [r7, #8]
 80062b2:	68ba      	ldr	r2, [r7, #8]
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d38b      	bcc.n	80061d2 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	b2da      	uxtb	r2, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	b2da      	uxtb	r2, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	b2da      	uxtb	r2, r3
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	b2d2      	uxtb	r2, r2
 80062da:	4619      	mov	r1, r3
 80062dc:	6978      	ldr	r0, [r7, #20]
 80062de:	f000 f83b 	bl	8006358 <RTC_WeekDayNum>
 80062e2:	4603      	mov	r3, r0
 80062e4:	461a      	mov	r2, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	731a      	strb	r2, [r3, #12]
}
 80062ea:	bf00      	nop
 80062ec:	3718      	adds	r7, #24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}
	...

080062f4 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	4603      	mov	r3, r0
 80062fc:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80062fe:	88fb      	ldrh	r3, [r7, #6]
 8006300:	f003 0303 	and.w	r3, r3, #3
 8006304:	b29b      	uxth	r3, r3
 8006306:	2b00      	cmp	r3, #0
 8006308:	d001      	beq.n	800630e <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800630a:	2300      	movs	r3, #0
 800630c:	e01d      	b.n	800634a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800630e:	88fb      	ldrh	r3, [r7, #6]
 8006310:	4a10      	ldr	r2, [pc, #64]	; (8006354 <RTC_IsLeapYear+0x60>)
 8006312:	fba2 1203 	umull	r1, r2, r2, r3
 8006316:	0952      	lsrs	r2, r2, #5
 8006318:	2164      	movs	r1, #100	; 0x64
 800631a:	fb01 f202 	mul.w	r2, r1, r2
 800631e:	1a9b      	subs	r3, r3, r2
 8006320:	b29b      	uxth	r3, r3
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8006326:	2301      	movs	r3, #1
 8006328:	e00f      	b.n	800634a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800632a:	88fb      	ldrh	r3, [r7, #6]
 800632c:	4a09      	ldr	r2, [pc, #36]	; (8006354 <RTC_IsLeapYear+0x60>)
 800632e:	fba2 1203 	umull	r1, r2, r2, r3
 8006332:	09d2      	lsrs	r2, r2, #7
 8006334:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8006338:	fb01 f202 	mul.w	r2, r1, r2
 800633c:	1a9b      	subs	r3, r3, r2
 800633e:	b29b      	uxth	r3, r3
 8006340:	2b00      	cmp	r3, #0
 8006342:	d101      	bne.n	8006348 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8006344:	2301      	movs	r3, #1
 8006346:	e000      	b.n	800634a <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8006348:	2300      	movs	r3, #0
  }
}
 800634a:	4618      	mov	r0, r3
 800634c:	370c      	adds	r7, #12
 800634e:	46bd      	mov	sp, r7
 8006350:	bc80      	pop	{r7}
 8006352:	4770      	bx	lr
 8006354:	51eb851f 	.word	0x51eb851f

08006358 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8006358:	b480      	push	{r7}
 800635a:	b085      	sub	sp, #20
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	460b      	mov	r3, r1
 8006362:	70fb      	strb	r3, [r7, #3]
 8006364:	4613      	mov	r3, r2
 8006366:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8006368:	2300      	movs	r3, #0
 800636a:	60bb      	str	r3, [r7, #8]
 800636c:	2300      	movs	r3, #0
 800636e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8006376:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8006378:	78fb      	ldrb	r3, [r7, #3]
 800637a:	2b02      	cmp	r3, #2
 800637c:	d82d      	bhi.n	80063da <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800637e:	78fa      	ldrb	r2, [r7, #3]
 8006380:	4613      	mov	r3, r2
 8006382:	005b      	lsls	r3, r3, #1
 8006384:	4413      	add	r3, r2
 8006386:	00db      	lsls	r3, r3, #3
 8006388:	1a9b      	subs	r3, r3, r2
 800638a:	4a2c      	ldr	r2, [pc, #176]	; (800643c <RTC_WeekDayNum+0xe4>)
 800638c:	fba2 2303 	umull	r2, r3, r2, r3
 8006390:	085a      	lsrs	r2, r3, #1
 8006392:	78bb      	ldrb	r3, [r7, #2]
 8006394:	441a      	add	r2, r3
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	441a      	add	r2, r3
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	3b01      	subs	r3, #1
 800639e:	089b      	lsrs	r3, r3, #2
 80063a0:	441a      	add	r2, r3
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	3b01      	subs	r3, #1
 80063a6:	4926      	ldr	r1, [pc, #152]	; (8006440 <RTC_WeekDayNum+0xe8>)
 80063a8:	fba1 1303 	umull	r1, r3, r1, r3
 80063ac:	095b      	lsrs	r3, r3, #5
 80063ae:	1ad2      	subs	r2, r2, r3
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	3b01      	subs	r3, #1
 80063b4:	4922      	ldr	r1, [pc, #136]	; (8006440 <RTC_WeekDayNum+0xe8>)
 80063b6:	fba1 1303 	umull	r1, r3, r1, r3
 80063ba:	09db      	lsrs	r3, r3, #7
 80063bc:	4413      	add	r3, r2
 80063be:	1d1a      	adds	r2, r3, #4
 80063c0:	4b20      	ldr	r3, [pc, #128]	; (8006444 <RTC_WeekDayNum+0xec>)
 80063c2:	fba3 1302 	umull	r1, r3, r3, r2
 80063c6:	1ad1      	subs	r1, r2, r3
 80063c8:	0849      	lsrs	r1, r1, #1
 80063ca:	440b      	add	r3, r1
 80063cc:	0899      	lsrs	r1, r3, #2
 80063ce:	460b      	mov	r3, r1
 80063d0:	00db      	lsls	r3, r3, #3
 80063d2:	1a5b      	subs	r3, r3, r1
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	60fb      	str	r3, [r7, #12]
 80063d8:	e029      	b.n	800642e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80063da:	78fa      	ldrb	r2, [r7, #3]
 80063dc:	4613      	mov	r3, r2
 80063de:	005b      	lsls	r3, r3, #1
 80063e0:	4413      	add	r3, r2
 80063e2:	00db      	lsls	r3, r3, #3
 80063e4:	1a9b      	subs	r3, r3, r2
 80063e6:	4a15      	ldr	r2, [pc, #84]	; (800643c <RTC_WeekDayNum+0xe4>)
 80063e8:	fba2 2303 	umull	r2, r3, r2, r3
 80063ec:	085a      	lsrs	r2, r3, #1
 80063ee:	78bb      	ldrb	r3, [r7, #2]
 80063f0:	441a      	add	r2, r3
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	441a      	add	r2, r3
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	089b      	lsrs	r3, r3, #2
 80063fa:	441a      	add	r2, r3
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	4910      	ldr	r1, [pc, #64]	; (8006440 <RTC_WeekDayNum+0xe8>)
 8006400:	fba1 1303 	umull	r1, r3, r1, r3
 8006404:	095b      	lsrs	r3, r3, #5
 8006406:	1ad2      	subs	r2, r2, r3
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	490d      	ldr	r1, [pc, #52]	; (8006440 <RTC_WeekDayNum+0xe8>)
 800640c:	fba1 1303 	umull	r1, r3, r1, r3
 8006410:	09db      	lsrs	r3, r3, #7
 8006412:	4413      	add	r3, r2
 8006414:	1c9a      	adds	r2, r3, #2
 8006416:	4b0b      	ldr	r3, [pc, #44]	; (8006444 <RTC_WeekDayNum+0xec>)
 8006418:	fba3 1302 	umull	r1, r3, r3, r2
 800641c:	1ad1      	subs	r1, r2, r3
 800641e:	0849      	lsrs	r1, r1, #1
 8006420:	440b      	add	r3, r1
 8006422:	0899      	lsrs	r1, r3, #2
 8006424:	460b      	mov	r3, r1
 8006426:	00db      	lsls	r3, r3, #3
 8006428:	1a5b      	subs	r3, r3, r1
 800642a:	1ad3      	subs	r3, r2, r3
 800642c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	b2db      	uxtb	r3, r3
}
 8006432:	4618      	mov	r0, r3
 8006434:	3714      	adds	r7, #20
 8006436:	46bd      	mov	sp, r7
 8006438:	bc80      	pop	{r7}
 800643a:	4770      	bx	lr
 800643c:	38e38e39 	.word	0x38e38e39
 8006440:	51eb851f 	.word	0x51eb851f
 8006444:	24924925 	.word	0x24924925

08006448 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d101      	bne.n	800645a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e053      	b.n	8006502 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006466:	b2db      	uxtb	r3, r3
 8006468:	2b00      	cmp	r3, #0
 800646a:	d106      	bne.n	800647a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f7fb fa3d 	bl	80018f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2202      	movs	r2, #2
 800647e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006490:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	685a      	ldr	r2, [r3, #4]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	431a      	orrs	r2, r3
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	431a      	orrs	r2, r3
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	431a      	orrs	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	695b      	ldr	r3, [r3, #20]
 80064ac:	431a      	orrs	r2, r3
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064b6:	431a      	orrs	r2, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	69db      	ldr	r3, [r3, #28]
 80064bc:	431a      	orrs	r2, r3
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a1b      	ldr	r3, [r3, #32]
 80064c2:	ea42 0103 	orr.w	r1, r2, r3
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	699b      	ldr	r3, [r3, #24]
 80064d6:	0c1a      	lsrs	r2, r3, #16
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f002 0204 	and.w	r2, r2, #4
 80064e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	69da      	ldr	r2, [r3, #28]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	3708      	adds	r7, #8
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800650a:	b580      	push	{r7, lr}
 800650c:	b08c      	sub	sp, #48	; 0x30
 800650e:	af00      	add	r7, sp, #0
 8006510:	60f8      	str	r0, [r7, #12]
 8006512:	60b9      	str	r1, [r7, #8]
 8006514:	607a      	str	r2, [r7, #4]
 8006516:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006518:	2301      	movs	r3, #1
 800651a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800651c:	2300      	movs	r3, #0
 800651e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006528:	2b01      	cmp	r3, #1
 800652a:	d101      	bne.n	8006530 <HAL_SPI_TransmitReceive+0x26>
 800652c:	2302      	movs	r3, #2
 800652e:	e18a      	b.n	8006846 <HAL_SPI_TransmitReceive+0x33c>
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006538:	f7fb ff20 	bl	800237c <HAL_GetTick>
 800653c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006544:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800654e:	887b      	ldrh	r3, [r7, #2]
 8006550:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006552:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006556:	2b01      	cmp	r3, #1
 8006558:	d00f      	beq.n	800657a <HAL_SPI_TransmitReceive+0x70>
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006560:	d107      	bne.n	8006572 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d103      	bne.n	8006572 <HAL_SPI_TransmitReceive+0x68>
 800656a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800656e:	2b04      	cmp	r3, #4
 8006570:	d003      	beq.n	800657a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006572:	2302      	movs	r3, #2
 8006574:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006578:	e15b      	b.n	8006832 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d005      	beq.n	800658c <HAL_SPI_TransmitReceive+0x82>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d002      	beq.n	800658c <HAL_SPI_TransmitReceive+0x82>
 8006586:	887b      	ldrh	r3, [r7, #2]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d103      	bne.n	8006594 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006592:	e14e      	b.n	8006832 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800659a:	b2db      	uxtb	r3, r3
 800659c:	2b04      	cmp	r3, #4
 800659e:	d003      	beq.n	80065a8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2205      	movs	r2, #5
 80065a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2200      	movs	r2, #0
 80065ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	887a      	ldrh	r2, [r7, #2]
 80065b8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	887a      	ldrh	r2, [r7, #2]
 80065be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	68ba      	ldr	r2, [r7, #8]
 80065c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	887a      	ldrh	r2, [r7, #2]
 80065ca:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	887a      	ldrh	r2, [r7, #2]
 80065d0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2200      	movs	r2, #0
 80065d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2200      	movs	r2, #0
 80065dc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065e8:	2b40      	cmp	r3, #64	; 0x40
 80065ea:	d007      	beq.n	80065fc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006604:	d178      	bne.n	80066f8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d002      	beq.n	8006614 <HAL_SPI_TransmitReceive+0x10a>
 800660e:	8b7b      	ldrh	r3, [r7, #26]
 8006610:	2b01      	cmp	r3, #1
 8006612:	d166      	bne.n	80066e2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006618:	881a      	ldrh	r2, [r3, #0]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006624:	1c9a      	adds	r2, r3, #2
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800662e:	b29b      	uxth	r3, r3
 8006630:	3b01      	subs	r3, #1
 8006632:	b29a      	uxth	r2, r3
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006638:	e053      	b.n	80066e2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	f003 0302 	and.w	r3, r3, #2
 8006644:	2b02      	cmp	r3, #2
 8006646:	d11b      	bne.n	8006680 <HAL_SPI_TransmitReceive+0x176>
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800664c:	b29b      	uxth	r3, r3
 800664e:	2b00      	cmp	r3, #0
 8006650:	d016      	beq.n	8006680 <HAL_SPI_TransmitReceive+0x176>
 8006652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006654:	2b01      	cmp	r3, #1
 8006656:	d113      	bne.n	8006680 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800665c:	881a      	ldrh	r2, [r3, #0]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006668:	1c9a      	adds	r2, r3, #2
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006672:	b29b      	uxth	r3, r3
 8006674:	3b01      	subs	r3, #1
 8006676:	b29a      	uxth	r2, r3
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800667c:	2300      	movs	r3, #0
 800667e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f003 0301 	and.w	r3, r3, #1
 800668a:	2b01      	cmp	r3, #1
 800668c:	d119      	bne.n	80066c2 <HAL_SPI_TransmitReceive+0x1b8>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006692:	b29b      	uxth	r3, r3
 8006694:	2b00      	cmp	r3, #0
 8006696:	d014      	beq.n	80066c2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68da      	ldr	r2, [r3, #12]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066a2:	b292      	uxth	r2, r2
 80066a4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066aa:	1c9a      	adds	r2, r3, #2
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	3b01      	subs	r3, #1
 80066b8:	b29a      	uxth	r2, r3
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80066be:	2301      	movs	r3, #1
 80066c0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80066c2:	f7fb fe5b 	bl	800237c <HAL_GetTick>
 80066c6:	4602      	mov	r2, r0
 80066c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d807      	bhi.n	80066e2 <HAL_SPI_TransmitReceive+0x1d8>
 80066d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066d8:	d003      	beq.n	80066e2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80066e0:	e0a7      	b.n	8006832 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d1a6      	bne.n	800663a <HAL_SPI_TransmitReceive+0x130>
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d1a1      	bne.n	800663a <HAL_SPI_TransmitReceive+0x130>
 80066f6:	e07c      	b.n	80067f2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d002      	beq.n	8006706 <HAL_SPI_TransmitReceive+0x1fc>
 8006700:	8b7b      	ldrh	r3, [r7, #26]
 8006702:	2b01      	cmp	r3, #1
 8006704:	d16b      	bne.n	80067de <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	330c      	adds	r3, #12
 8006710:	7812      	ldrb	r2, [r2, #0]
 8006712:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006718:	1c5a      	adds	r2, r3, #1
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006722:	b29b      	uxth	r3, r3
 8006724:	3b01      	subs	r3, #1
 8006726:	b29a      	uxth	r2, r3
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800672c:	e057      	b.n	80067de <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	f003 0302 	and.w	r3, r3, #2
 8006738:	2b02      	cmp	r3, #2
 800673a:	d11c      	bne.n	8006776 <HAL_SPI_TransmitReceive+0x26c>
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006740:	b29b      	uxth	r3, r3
 8006742:	2b00      	cmp	r3, #0
 8006744:	d017      	beq.n	8006776 <HAL_SPI_TransmitReceive+0x26c>
 8006746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006748:	2b01      	cmp	r3, #1
 800674a:	d114      	bne.n	8006776 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	330c      	adds	r3, #12
 8006756:	7812      	ldrb	r2, [r2, #0]
 8006758:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800675e:	1c5a      	adds	r2, r3, #1
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006768:	b29b      	uxth	r3, r3
 800676a:	3b01      	subs	r3, #1
 800676c:	b29a      	uxth	r2, r3
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006772:	2300      	movs	r3, #0
 8006774:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	f003 0301 	and.w	r3, r3, #1
 8006780:	2b01      	cmp	r3, #1
 8006782:	d119      	bne.n	80067b8 <HAL_SPI_TransmitReceive+0x2ae>
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006788:	b29b      	uxth	r3, r3
 800678a:	2b00      	cmp	r3, #0
 800678c:	d014      	beq.n	80067b8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	68da      	ldr	r2, [r3, #12]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006798:	b2d2      	uxtb	r2, r2
 800679a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067a0:	1c5a      	adds	r2, r3, #1
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	3b01      	subs	r3, #1
 80067ae:	b29a      	uxth	r2, r3
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80067b4:	2301      	movs	r3, #1
 80067b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80067b8:	f7fb fde0 	bl	800237c <HAL_GetTick>
 80067bc:	4602      	mov	r2, r0
 80067be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c0:	1ad3      	subs	r3, r2, r3
 80067c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d803      	bhi.n	80067d0 <HAL_SPI_TransmitReceive+0x2c6>
 80067c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ce:	d102      	bne.n	80067d6 <HAL_SPI_TransmitReceive+0x2cc>
 80067d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d103      	bne.n	80067de <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80067d6:	2303      	movs	r3, #3
 80067d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80067dc:	e029      	b.n	8006832 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d1a2      	bne.n	800672e <HAL_SPI_TransmitReceive+0x224>
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d19d      	bne.n	800672e <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80067f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80067f6:	68f8      	ldr	r0, [r7, #12]
 80067f8:	f000 f893 	bl	8006922 <SPI_EndRxTxTransaction>
 80067fc:	4603      	mov	r3, r0
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d006      	beq.n	8006810 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2220      	movs	r2, #32
 800680c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800680e:	e010      	b.n	8006832 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d10b      	bne.n	8006830 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006818:	2300      	movs	r3, #0
 800681a:	617b      	str	r3, [r7, #20]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	68db      	ldr	r3, [r3, #12]
 8006822:	617b      	str	r3, [r7, #20]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	617b      	str	r3, [r7, #20]
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	e000      	b.n	8006832 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006830:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2201      	movs	r2, #1
 8006836:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2200      	movs	r2, #0
 800683e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006842:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006846:	4618      	mov	r0, r3
 8006848:	3730      	adds	r7, #48	; 0x30
 800684a:	46bd      	mov	sp, r7
 800684c:	bd80      	pop	{r7, pc}

0800684e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800684e:	b580      	push	{r7, lr}
 8006850:	b084      	sub	sp, #16
 8006852:	af00      	add	r7, sp, #0
 8006854:	60f8      	str	r0, [r7, #12]
 8006856:	60b9      	str	r1, [r7, #8]
 8006858:	603b      	str	r3, [r7, #0]
 800685a:	4613      	mov	r3, r2
 800685c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800685e:	e04c      	b.n	80068fa <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006866:	d048      	beq.n	80068fa <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006868:	f7fb fd88 	bl	800237c <HAL_GetTick>
 800686c:	4602      	mov	r2, r0
 800686e:	69bb      	ldr	r3, [r7, #24]
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	683a      	ldr	r2, [r7, #0]
 8006874:	429a      	cmp	r2, r3
 8006876:	d902      	bls.n	800687e <SPI_WaitFlagStateUntilTimeout+0x30>
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d13d      	bne.n	80068fa <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	685a      	ldr	r2, [r3, #4]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800688c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006896:	d111      	bne.n	80068bc <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068a0:	d004      	beq.n	80068ac <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068aa:	d107      	bne.n	80068bc <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068c4:	d10f      	bne.n	80068e6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80068d4:	601a      	str	r2, [r3, #0]
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80068e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2201      	movs	r2, #1
 80068ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80068f6:	2303      	movs	r3, #3
 80068f8:	e00f      	b.n	800691a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	689a      	ldr	r2, [r3, #8]
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	4013      	ands	r3, r2
 8006904:	68ba      	ldr	r2, [r7, #8]
 8006906:	429a      	cmp	r2, r3
 8006908:	bf0c      	ite	eq
 800690a:	2301      	moveq	r3, #1
 800690c:	2300      	movne	r3, #0
 800690e:	b2db      	uxtb	r3, r3
 8006910:	461a      	mov	r2, r3
 8006912:	79fb      	ldrb	r3, [r7, #7]
 8006914:	429a      	cmp	r2, r3
 8006916:	d1a3      	bne.n	8006860 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006918:	2300      	movs	r3, #0
}
 800691a:	4618      	mov	r0, r3
 800691c:	3710      	adds	r7, #16
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}

08006922 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006922:	b580      	push	{r7, lr}
 8006924:	b086      	sub	sp, #24
 8006926:	af02      	add	r7, sp, #8
 8006928:	60f8      	str	r0, [r7, #12]
 800692a:	60b9      	str	r1, [r7, #8]
 800692c:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	9300      	str	r3, [sp, #0]
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	2200      	movs	r2, #0
 8006936:	2180      	movs	r1, #128	; 0x80
 8006938:	68f8      	ldr	r0, [r7, #12]
 800693a:	f7ff ff88 	bl	800684e <SPI_WaitFlagStateUntilTimeout>
 800693e:	4603      	mov	r3, r0
 8006940:	2b00      	cmp	r3, #0
 8006942:	d007      	beq.n	8006954 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006948:	f043 0220 	orr.w	r2, r3, #32
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006950:	2303      	movs	r3, #3
 8006952:	e000      	b.n	8006956 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8006954:	2300      	movs	r3, #0
}
 8006956:	4618      	mov	r0, r3
 8006958:	3710      	adds	r7, #16
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}

0800695e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800695e:	b580      	push	{r7, lr}
 8006960:	b082      	sub	sp, #8
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d101      	bne.n	8006970 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	e01d      	b.n	80069ac <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006976:	b2db      	uxtb	r3, r3
 8006978:	2b00      	cmp	r3, #0
 800697a:	d106      	bne.n	800698a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2200      	movs	r2, #0
 8006980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f7fb fb3d 	bl	8002004 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2202      	movs	r2, #2
 800698e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	3304      	adds	r3, #4
 800699a:	4619      	mov	r1, r3
 800699c:	4610      	mov	r0, r2
 800699e:	f000 fa0f 	bl	8006dc0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2201      	movs	r2, #1
 80069a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069aa:	2300      	movs	r3, #0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3708      	adds	r7, #8
 80069b0:	46bd      	mov	sp, r7
 80069b2:	bd80      	pop	{r7, pc}

080069b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b085      	sub	sp, #20
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	68da      	ldr	r2, [r3, #12]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f042 0201 	orr.w	r2, r2, #1
 80069ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	f003 0307 	and.w	r3, r3, #7
 80069d6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2b06      	cmp	r3, #6
 80069dc:	d007      	beq.n	80069ee <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f042 0201 	orr.w	r2, r2, #1
 80069ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069ee:	2300      	movs	r3, #0
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3714      	adds	r7, #20
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bc80      	pop	{r7}
 80069f8:	4770      	bx	lr

080069fa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069fa:	b580      	push	{r7, lr}
 80069fc:	b082      	sub	sp, #8
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	691b      	ldr	r3, [r3, #16]
 8006a08:	f003 0302 	and.w	r3, r3, #2
 8006a0c:	2b02      	cmp	r3, #2
 8006a0e:	d122      	bne.n	8006a56 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68db      	ldr	r3, [r3, #12]
 8006a16:	f003 0302 	and.w	r3, r3, #2
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d11b      	bne.n	8006a56 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f06f 0202 	mvn.w	r2, #2
 8006a26:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	699b      	ldr	r3, [r3, #24]
 8006a34:	f003 0303 	and.w	r3, r3, #3
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d003      	beq.n	8006a44 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f000 f9a4 	bl	8006d8a <HAL_TIM_IC_CaptureCallback>
 8006a42:	e005      	b.n	8006a50 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f000 f997 	bl	8006d78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f000 f9a6 	bl	8006d9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	691b      	ldr	r3, [r3, #16]
 8006a5c:	f003 0304 	and.w	r3, r3, #4
 8006a60:	2b04      	cmp	r3, #4
 8006a62:	d122      	bne.n	8006aaa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	f003 0304 	and.w	r3, r3, #4
 8006a6e:	2b04      	cmp	r3, #4
 8006a70:	d11b      	bne.n	8006aaa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f06f 0204 	mvn.w	r2, #4
 8006a7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2202      	movs	r2, #2
 8006a80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	699b      	ldr	r3, [r3, #24]
 8006a88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d003      	beq.n	8006a98 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f000 f97a 	bl	8006d8a <HAL_TIM_IC_CaptureCallback>
 8006a96:	e005      	b.n	8006aa4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f000 f96d 	bl	8006d78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f000 f97c 	bl	8006d9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	691b      	ldr	r3, [r3, #16]
 8006ab0:	f003 0308 	and.w	r3, r3, #8
 8006ab4:	2b08      	cmp	r3, #8
 8006ab6:	d122      	bne.n	8006afe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	f003 0308 	and.w	r3, r3, #8
 8006ac2:	2b08      	cmp	r3, #8
 8006ac4:	d11b      	bne.n	8006afe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f06f 0208 	mvn.w	r2, #8
 8006ace:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2204      	movs	r2, #4
 8006ad4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	69db      	ldr	r3, [r3, #28]
 8006adc:	f003 0303 	and.w	r3, r3, #3
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d003      	beq.n	8006aec <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 f950 	bl	8006d8a <HAL_TIM_IC_CaptureCallback>
 8006aea:	e005      	b.n	8006af8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 f943 	bl	8006d78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 f952 	bl	8006d9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	691b      	ldr	r3, [r3, #16]
 8006b04:	f003 0310 	and.w	r3, r3, #16
 8006b08:	2b10      	cmp	r3, #16
 8006b0a:	d122      	bne.n	8006b52 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	f003 0310 	and.w	r3, r3, #16
 8006b16:	2b10      	cmp	r3, #16
 8006b18:	d11b      	bne.n	8006b52 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f06f 0210 	mvn.w	r2, #16
 8006b22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2208      	movs	r2, #8
 8006b28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	69db      	ldr	r3, [r3, #28]
 8006b30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d003      	beq.n	8006b40 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 f926 	bl	8006d8a <HAL_TIM_IC_CaptureCallback>
 8006b3e:	e005      	b.n	8006b4c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f000 f919 	bl	8006d78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 f928 	bl	8006d9c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	691b      	ldr	r3, [r3, #16]
 8006b58:	f003 0301 	and.w	r3, r3, #1
 8006b5c:	2b01      	cmp	r3, #1
 8006b5e:	d10e      	bne.n	8006b7e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	f003 0301 	and.w	r3, r3, #1
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	d107      	bne.n	8006b7e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f06f 0201 	mvn.w	r2, #1
 8006b76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f7fa fd93 	bl	80016a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	691b      	ldr	r3, [r3, #16]
 8006b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b88:	2b80      	cmp	r3, #128	; 0x80
 8006b8a:	d10e      	bne.n	8006baa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b96:	2b80      	cmp	r3, #128	; 0x80
 8006b98:	d107      	bne.n	8006baa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006ba2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f000 fa68 	bl	800707a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	691b      	ldr	r3, [r3, #16]
 8006bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bb4:	2b40      	cmp	r3, #64	; 0x40
 8006bb6:	d10e      	bne.n	8006bd6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	68db      	ldr	r3, [r3, #12]
 8006bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bc2:	2b40      	cmp	r3, #64	; 0x40
 8006bc4:	d107      	bne.n	8006bd6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006bce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f000 f8ec 	bl	8006dae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	691b      	ldr	r3, [r3, #16]
 8006bdc:	f003 0320 	and.w	r3, r3, #32
 8006be0:	2b20      	cmp	r3, #32
 8006be2:	d10e      	bne.n	8006c02 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	f003 0320 	and.w	r3, r3, #32
 8006bee:	2b20      	cmp	r3, #32
 8006bf0:	d107      	bne.n	8006c02 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f06f 0220 	mvn.w	r2, #32
 8006bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 fa33 	bl	8007068 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c02:	bf00      	nop
 8006c04:	3708      	adds	r7, #8
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}

08006c0a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c0a:	b580      	push	{r7, lr}
 8006c0c:	b084      	sub	sp, #16
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]
 8006c12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d101      	bne.n	8006c22 <HAL_TIM_ConfigClockSource+0x18>
 8006c1e:	2302      	movs	r3, #2
 8006c20:	e0a6      	b.n	8006d70 <HAL_TIM_ConfigClockSource+0x166>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2201      	movs	r2, #1
 8006c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2202      	movs	r2, #2
 8006c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c40:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c48:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	68fa      	ldr	r2, [r7, #12]
 8006c50:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	2b40      	cmp	r3, #64	; 0x40
 8006c58:	d067      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x120>
 8006c5a:	2b40      	cmp	r3, #64	; 0x40
 8006c5c:	d80b      	bhi.n	8006c76 <HAL_TIM_ConfigClockSource+0x6c>
 8006c5e:	2b10      	cmp	r3, #16
 8006c60:	d073      	beq.n	8006d4a <HAL_TIM_ConfigClockSource+0x140>
 8006c62:	2b10      	cmp	r3, #16
 8006c64:	d802      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x62>
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d06f      	beq.n	8006d4a <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006c6a:	e078      	b.n	8006d5e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006c6c:	2b20      	cmp	r3, #32
 8006c6e:	d06c      	beq.n	8006d4a <HAL_TIM_ConfigClockSource+0x140>
 8006c70:	2b30      	cmp	r3, #48	; 0x30
 8006c72:	d06a      	beq.n	8006d4a <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006c74:	e073      	b.n	8006d5e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006c76:	2b70      	cmp	r3, #112	; 0x70
 8006c78:	d00d      	beq.n	8006c96 <HAL_TIM_ConfigClockSource+0x8c>
 8006c7a:	2b70      	cmp	r3, #112	; 0x70
 8006c7c:	d804      	bhi.n	8006c88 <HAL_TIM_ConfigClockSource+0x7e>
 8006c7e:	2b50      	cmp	r3, #80	; 0x50
 8006c80:	d033      	beq.n	8006cea <HAL_TIM_ConfigClockSource+0xe0>
 8006c82:	2b60      	cmp	r3, #96	; 0x60
 8006c84:	d041      	beq.n	8006d0a <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006c86:	e06a      	b.n	8006d5e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006c88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c8c:	d066      	beq.n	8006d5c <HAL_TIM_ConfigClockSource+0x152>
 8006c8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c92:	d017      	beq.n	8006cc4 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006c94:	e063      	b.n	8006d5e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6818      	ldr	r0, [r3, #0]
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	6899      	ldr	r1, [r3, #8]
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	685a      	ldr	r2, [r3, #4]
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	f000 f97c 	bl	8006fa2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006cb8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	68fa      	ldr	r2, [r7, #12]
 8006cc0:	609a      	str	r2, [r3, #8]
      break;
 8006cc2:	e04c      	b.n	8006d5e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6818      	ldr	r0, [r3, #0]
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	6899      	ldr	r1, [r3, #8]
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	685a      	ldr	r2, [r3, #4]
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	f000 f965 	bl	8006fa2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	689a      	ldr	r2, [r3, #8]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ce6:	609a      	str	r2, [r3, #8]
      break;
 8006ce8:	e039      	b.n	8006d5e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6818      	ldr	r0, [r3, #0]
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	6859      	ldr	r1, [r3, #4]
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	f000 f8dc 	bl	8006eb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	2150      	movs	r1, #80	; 0x50
 8006d02:	4618      	mov	r0, r3
 8006d04:	f000 f933 	bl	8006f6e <TIM_ITRx_SetConfig>
      break;
 8006d08:	e029      	b.n	8006d5e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6818      	ldr	r0, [r3, #0]
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	6859      	ldr	r1, [r3, #4]
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	461a      	mov	r2, r3
 8006d18:	f000 f8fa 	bl	8006f10 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	2160      	movs	r1, #96	; 0x60
 8006d22:	4618      	mov	r0, r3
 8006d24:	f000 f923 	bl	8006f6e <TIM_ITRx_SetConfig>
      break;
 8006d28:	e019      	b.n	8006d5e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6818      	ldr	r0, [r3, #0]
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	6859      	ldr	r1, [r3, #4]
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	68db      	ldr	r3, [r3, #12]
 8006d36:	461a      	mov	r2, r3
 8006d38:	f000 f8bc 	bl	8006eb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2140      	movs	r1, #64	; 0x40
 8006d42:	4618      	mov	r0, r3
 8006d44:	f000 f913 	bl	8006f6e <TIM_ITRx_SetConfig>
      break;
 8006d48:	e009      	b.n	8006d5e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4619      	mov	r1, r3
 8006d54:	4610      	mov	r0, r2
 8006d56:	f000 f90a 	bl	8006f6e <TIM_ITRx_SetConfig>
      break;
 8006d5a:	e000      	b.n	8006d5e <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006d5c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2201      	movs	r2, #1
 8006d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d6e:	2300      	movs	r3, #0
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3710      	adds	r7, #16
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}

08006d78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d80:	bf00      	nop
 8006d82:	370c      	adds	r7, #12
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bc80      	pop	{r7}
 8006d88:	4770      	bx	lr

08006d8a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d8a:	b480      	push	{r7}
 8006d8c:	b083      	sub	sp, #12
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d92:	bf00      	nop
 8006d94:	370c      	adds	r7, #12
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bc80      	pop	{r7}
 8006d9a:	4770      	bx	lr

08006d9c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b083      	sub	sp, #12
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006da4:	bf00      	nop
 8006da6:	370c      	adds	r7, #12
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bc80      	pop	{r7}
 8006dac:	4770      	bx	lr

08006dae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006dae:	b480      	push	{r7}
 8006db0:	b083      	sub	sp, #12
 8006db2:	af00      	add	r7, sp, #0
 8006db4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006db6:	bf00      	nop
 8006db8:	370c      	adds	r7, #12
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bc80      	pop	{r7}
 8006dbe:	4770      	bx	lr

08006dc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b085      	sub	sp, #20
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a33      	ldr	r2, [pc, #204]	; (8006ea0 <TIM_Base_SetConfig+0xe0>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d013      	beq.n	8006e00 <TIM_Base_SetConfig+0x40>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	4a32      	ldr	r2, [pc, #200]	; (8006ea4 <TIM_Base_SetConfig+0xe4>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d00f      	beq.n	8006e00 <TIM_Base_SetConfig+0x40>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006de6:	d00b      	beq.n	8006e00 <TIM_Base_SetConfig+0x40>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	4a2f      	ldr	r2, [pc, #188]	; (8006ea8 <TIM_Base_SetConfig+0xe8>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d007      	beq.n	8006e00 <TIM_Base_SetConfig+0x40>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4a2e      	ldr	r2, [pc, #184]	; (8006eac <TIM_Base_SetConfig+0xec>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d003      	beq.n	8006e00 <TIM_Base_SetConfig+0x40>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4a2d      	ldr	r2, [pc, #180]	; (8006eb0 <TIM_Base_SetConfig+0xf0>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d108      	bne.n	8006e12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	4a22      	ldr	r2, [pc, #136]	; (8006ea0 <TIM_Base_SetConfig+0xe0>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d013      	beq.n	8006e42 <TIM_Base_SetConfig+0x82>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	4a21      	ldr	r2, [pc, #132]	; (8006ea4 <TIM_Base_SetConfig+0xe4>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d00f      	beq.n	8006e42 <TIM_Base_SetConfig+0x82>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e28:	d00b      	beq.n	8006e42 <TIM_Base_SetConfig+0x82>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	4a1e      	ldr	r2, [pc, #120]	; (8006ea8 <TIM_Base_SetConfig+0xe8>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d007      	beq.n	8006e42 <TIM_Base_SetConfig+0x82>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	4a1d      	ldr	r2, [pc, #116]	; (8006eac <TIM_Base_SetConfig+0xec>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d003      	beq.n	8006e42 <TIM_Base_SetConfig+0x82>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4a1c      	ldr	r2, [pc, #112]	; (8006eb0 <TIM_Base_SetConfig+0xf0>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d108      	bne.n	8006e54 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	68fa      	ldr	r2, [r7, #12]
 8006e50:	4313      	orrs	r3, r2
 8006e52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	695b      	ldr	r3, [r3, #20]
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	68fa      	ldr	r2, [r7, #12]
 8006e66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	689a      	ldr	r2, [r3, #8]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a09      	ldr	r2, [pc, #36]	; (8006ea0 <TIM_Base_SetConfig+0xe0>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d003      	beq.n	8006e88 <TIM_Base_SetConfig+0xc8>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a08      	ldr	r2, [pc, #32]	; (8006ea4 <TIM_Base_SetConfig+0xe4>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d103      	bne.n	8006e90 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	691a      	ldr	r2, [r3, #16]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	615a      	str	r2, [r3, #20]
}
 8006e96:	bf00      	nop
 8006e98:	3714      	adds	r7, #20
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bc80      	pop	{r7}
 8006e9e:	4770      	bx	lr
 8006ea0:	40012c00 	.word	0x40012c00
 8006ea4:	40013400 	.word	0x40013400
 8006ea8:	40000400 	.word	0x40000400
 8006eac:	40000800 	.word	0x40000800
 8006eb0:	40000c00 	.word	0x40000c00

08006eb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b087      	sub	sp, #28
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6a1b      	ldr	r3, [r3, #32]
 8006ec4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	6a1b      	ldr	r3, [r3, #32]
 8006eca:	f023 0201 	bic.w	r2, r3, #1
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	699b      	ldr	r3, [r3, #24]
 8006ed6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006ede:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	011b      	lsls	r3, r3, #4
 8006ee4:	693a      	ldr	r2, [r7, #16]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	f023 030a 	bic.w	r3, r3, #10
 8006ef0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ef2:	697a      	ldr	r2, [r7, #20]
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	693a      	ldr	r2, [r7, #16]
 8006efe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	697a      	ldr	r2, [r7, #20]
 8006f04:	621a      	str	r2, [r3, #32]
}
 8006f06:	bf00      	nop
 8006f08:	371c      	adds	r7, #28
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bc80      	pop	{r7}
 8006f0e:	4770      	bx	lr

08006f10 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b087      	sub	sp, #28
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	60f8      	str	r0, [r7, #12]
 8006f18:	60b9      	str	r1, [r7, #8]
 8006f1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6a1b      	ldr	r3, [r3, #32]
 8006f20:	f023 0210 	bic.w	r2, r3, #16
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	699b      	ldr	r3, [r3, #24]
 8006f2c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6a1b      	ldr	r3, [r3, #32]
 8006f32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f3a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	031b      	lsls	r3, r3, #12
 8006f40:	697a      	ldr	r2, [r7, #20]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f4c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	011b      	lsls	r3, r3, #4
 8006f52:	693a      	ldr	r2, [r7, #16]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	693a      	ldr	r2, [r7, #16]
 8006f62:	621a      	str	r2, [r3, #32]
}
 8006f64:	bf00      	nop
 8006f66:	371c      	adds	r7, #28
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bc80      	pop	{r7}
 8006f6c:	4770      	bx	lr

08006f6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f6e:	b480      	push	{r7}
 8006f70:	b085      	sub	sp, #20
 8006f72:	af00      	add	r7, sp, #0
 8006f74:	6078      	str	r0, [r7, #4]
 8006f76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f86:	683a      	ldr	r2, [r7, #0]
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	f043 0307 	orr.w	r3, r3, #7
 8006f90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	68fa      	ldr	r2, [r7, #12]
 8006f96:	609a      	str	r2, [r3, #8]
}
 8006f98:	bf00      	nop
 8006f9a:	3714      	adds	r7, #20
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bc80      	pop	{r7}
 8006fa0:	4770      	bx	lr

08006fa2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006fa2:	b480      	push	{r7}
 8006fa4:	b087      	sub	sp, #28
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	60f8      	str	r0, [r7, #12]
 8006faa:	60b9      	str	r1, [r7, #8]
 8006fac:	607a      	str	r2, [r7, #4]
 8006fae:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fbc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	021a      	lsls	r2, r3, #8
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	431a      	orrs	r2, r3
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	697a      	ldr	r2, [r7, #20]
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	697a      	ldr	r2, [r7, #20]
 8006fd4:	609a      	str	r2, [r3, #8]
}
 8006fd6:	bf00      	nop
 8006fd8:	371c      	adds	r7, #28
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bc80      	pop	{r7}
 8006fde:	4770      	bx	lr

08006fe0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b085      	sub	sp, #20
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d101      	bne.n	8006ff8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ff4:	2302      	movs	r3, #2
 8006ff6:	e032      	b.n	800705e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2202      	movs	r2, #2
 8007004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800701e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	4313      	orrs	r3, r2
 8007028:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007030:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	68ba      	ldr	r2, [r7, #8]
 8007038:	4313      	orrs	r3, r2
 800703a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	68fa      	ldr	r2, [r7, #12]
 8007042:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	68ba      	ldr	r2, [r7, #8]
 800704a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2200      	movs	r2, #0
 8007058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800705c:	2300      	movs	r3, #0
}
 800705e:	4618      	mov	r0, r3
 8007060:	3714      	adds	r7, #20
 8007062:	46bd      	mov	sp, r7
 8007064:	bc80      	pop	{r7}
 8007066:	4770      	bx	lr

08007068 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007068:	b480      	push	{r7}
 800706a:	b083      	sub	sp, #12
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007070:	bf00      	nop
 8007072:	370c      	adds	r7, #12
 8007074:	46bd      	mov	sp, r7
 8007076:	bc80      	pop	{r7}
 8007078:	4770      	bx	lr

0800707a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800707a:	b480      	push	{r7}
 800707c:	b083      	sub	sp, #12
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007082:	bf00      	nop
 8007084:	370c      	adds	r7, #12
 8007086:	46bd      	mov	sp, r7
 8007088:	bc80      	pop	{r7}
 800708a:	4770      	bx	lr

0800708c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b082      	sub	sp, #8
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d101      	bne.n	800709e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	e03f      	b.n	800711e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d106      	bne.n	80070b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2200      	movs	r2, #0
 80070ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f7fb f820 	bl	80020f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2224      	movs	r2, #36	; 0x24
 80070bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68da      	ldr	r2, [r3, #12]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80070ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f000 fcbf 	bl	8007a54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	691a      	ldr	r2, [r3, #16]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80070e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	695a      	ldr	r2, [r3, #20]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80070f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	68da      	ldr	r2, [r3, #12]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007104:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2200      	movs	r2, #0
 800710a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2220      	movs	r2, #32
 8007110:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2220      	movs	r2, #32
 8007118:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800711c:	2300      	movs	r3, #0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3708      	adds	r7, #8
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}

08007126 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007126:	b580      	push	{r7, lr}
 8007128:	b088      	sub	sp, #32
 800712a:	af02      	add	r7, sp, #8
 800712c:	60f8      	str	r0, [r7, #12]
 800712e:	60b9      	str	r1, [r7, #8]
 8007130:	603b      	str	r3, [r7, #0]
 8007132:	4613      	mov	r3, r2
 8007134:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8007136:	2300      	movs	r3, #0
 8007138:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007140:	b2db      	uxtb	r3, r3
 8007142:	2b20      	cmp	r3, #32
 8007144:	f040 8083 	bne.w	800724e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d002      	beq.n	8007154 <HAL_UART_Transmit+0x2e>
 800714e:	88fb      	ldrh	r3, [r7, #6]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d101      	bne.n	8007158 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	e07b      	b.n	8007250 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800715e:	2b01      	cmp	r3, #1
 8007160:	d101      	bne.n	8007166 <HAL_UART_Transmit+0x40>
 8007162:	2302      	movs	r3, #2
 8007164:	e074      	b.n	8007250 <HAL_UART_Transmit+0x12a>
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2201      	movs	r2, #1
 800716a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2200      	movs	r2, #0
 8007172:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2221      	movs	r2, #33	; 0x21
 8007178:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800717c:	f7fb f8fe 	bl	800237c <HAL_GetTick>
 8007180:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	88fa      	ldrh	r2, [r7, #6]
 8007186:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	88fa      	ldrh	r2, [r7, #6]
 800718c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800718e:	e042      	b.n	8007216 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007194:	b29b      	uxth	r3, r3
 8007196:	3b01      	subs	r3, #1
 8007198:	b29a      	uxth	r2, r3
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071a6:	d122      	bne.n	80071ee <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	9300      	str	r3, [sp, #0]
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	2200      	movs	r2, #0
 80071b0:	2180      	movs	r1, #128	; 0x80
 80071b2:	68f8      	ldr	r0, [r7, #12]
 80071b4:	f000 facf 	bl	8007756 <UART_WaitOnFlagUntilTimeout>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d001      	beq.n	80071c2 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80071be:	2303      	movs	r3, #3
 80071c0:	e046      	b.n	8007250 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	881b      	ldrh	r3, [r3, #0]
 80071ca:	461a      	mov	r2, r3
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80071d4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	691b      	ldr	r3, [r3, #16]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d103      	bne.n	80071e6 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	3302      	adds	r3, #2
 80071e2:	60bb      	str	r3, [r7, #8]
 80071e4:	e017      	b.n	8007216 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	3301      	adds	r3, #1
 80071ea:	60bb      	str	r3, [r7, #8]
 80071ec:	e013      	b.n	8007216 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	9300      	str	r3, [sp, #0]
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	2200      	movs	r2, #0
 80071f6:	2180      	movs	r1, #128	; 0x80
 80071f8:	68f8      	ldr	r0, [r7, #12]
 80071fa:	f000 faac 	bl	8007756 <UART_WaitOnFlagUntilTimeout>
 80071fe:	4603      	mov	r3, r0
 8007200:	2b00      	cmp	r3, #0
 8007202:	d001      	beq.n	8007208 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8007204:	2303      	movs	r3, #3
 8007206:	e023      	b.n	8007250 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	1c5a      	adds	r2, r3, #1
 800720c:	60ba      	str	r2, [r7, #8]
 800720e:	781a      	ldrb	r2, [r3, #0]
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800721a:	b29b      	uxth	r3, r3
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1b7      	bne.n	8007190 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	9300      	str	r3, [sp, #0]
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	2200      	movs	r2, #0
 8007228:	2140      	movs	r1, #64	; 0x40
 800722a:	68f8      	ldr	r0, [r7, #12]
 800722c:	f000 fa93 	bl	8007756 <UART_WaitOnFlagUntilTimeout>
 8007230:	4603      	mov	r3, r0
 8007232:	2b00      	cmp	r3, #0
 8007234:	d001      	beq.n	800723a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8007236:	2303      	movs	r3, #3
 8007238:	e00a      	b.n	8007250 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2220      	movs	r2, #32
 800723e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2200      	movs	r2, #0
 8007246:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800724a:	2300      	movs	r3, #0
 800724c:	e000      	b.n	8007250 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800724e:	2302      	movs	r3, #2
  }
}
 8007250:	4618      	mov	r0, r3
 8007252:	3718      	adds	r7, #24
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b086      	sub	sp, #24
 800725c:	af00      	add	r7, sp, #0
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	60b9      	str	r1, [r7, #8]
 8007262:	4613      	mov	r3, r2
 8007264:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800726c:	b2db      	uxtb	r3, r3
 800726e:	2b20      	cmp	r3, #32
 8007270:	d166      	bne.n	8007340 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d002      	beq.n	800727e <HAL_UART_Receive_DMA+0x26>
 8007278:	88fb      	ldrh	r3, [r7, #6]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d101      	bne.n	8007282 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	e05f      	b.n	8007342 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007288:	2b01      	cmp	r3, #1
 800728a:	d101      	bne.n	8007290 <HAL_UART_Receive_DMA+0x38>
 800728c:	2302      	movs	r3, #2
 800728e:	e058      	b.n	8007342 <HAL_UART_Receive_DMA+0xea>
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2201      	movs	r2, #1
 8007294:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007298:	68ba      	ldr	r2, [r7, #8]
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	88fa      	ldrh	r2, [r7, #6]
 80072a2:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2200      	movs	r2, #0
 80072a8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2222      	movs	r2, #34	; 0x22
 80072ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072b6:	4a25      	ldr	r2, [pc, #148]	; (800734c <HAL_UART_Receive_DMA+0xf4>)
 80072b8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072be:	4a24      	ldr	r2, [pc, #144]	; (8007350 <HAL_UART_Receive_DMA+0xf8>)
 80072c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072c6:	4a23      	ldr	r2, [pc, #140]	; (8007354 <HAL_UART_Receive_DMA+0xfc>)
 80072c8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072ce:	2200      	movs	r2, #0
 80072d0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 80072d2:	f107 0308 	add.w	r3, r7, #8
 80072d6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	3304      	adds	r3, #4
 80072e2:	4619      	mov	r1, r3
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	88fb      	ldrh	r3, [r7, #6]
 80072ea:	f7fb fee7 	bl	80030bc <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80072ee:	2300      	movs	r3, #0
 80072f0:	613b      	str	r3, [r7, #16]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	613b      	str	r3, [r7, #16]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	613b      	str	r3, [r7, #16]
 8007302:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2200      	movs	r2, #0
 8007308:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68da      	ldr	r2, [r3, #12]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800731a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	695a      	ldr	r2, [r3, #20]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f042 0201 	orr.w	r2, r2, #1
 800732a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	695a      	ldr	r2, [r3, #20]
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800733a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800733c:	2300      	movs	r3, #0
 800733e:	e000      	b.n	8007342 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007340:	2302      	movs	r3, #2
  }
}
 8007342:	4618      	mov	r0, r3
 8007344:	3718      	adds	r7, #24
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	0800763f 	.word	0x0800763f
 8007350:	080076a7 	.word	0x080076a7
 8007354:	080076c3 	.word	0x080076c3

08007358 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b084      	sub	sp, #16
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007360:	2300      	movs	r3, #0
 8007362:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	695b      	ldr	r3, [r3, #20]
 800736a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800736e:	2b00      	cmp	r3, #0
 8007370:	bf14      	ite	ne
 8007372:	2301      	movne	r3, #1
 8007374:	2300      	moveq	r3, #0
 8007376:	b2db      	uxtb	r3, r3
 8007378:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007380:	b2db      	uxtb	r3, r3
 8007382:	2b21      	cmp	r3, #33	; 0x21
 8007384:	d116      	bne.n	80073b4 <HAL_UART_DMAStop+0x5c>
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d013      	beq.n	80073b4 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	695a      	ldr	r2, [r3, #20]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800739a:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d004      	beq.n	80073ae <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073a8:	4618      	mov	r0, r3
 80073aa:	f7fb fee6 	bl	800317a <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 fa1b 	bl	80077ea <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	695b      	ldr	r3, [r3, #20]
 80073ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073be:	2b00      	cmp	r3, #0
 80073c0:	bf14      	ite	ne
 80073c2:	2301      	movne	r3, #1
 80073c4:	2300      	moveq	r3, #0
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b22      	cmp	r3, #34	; 0x22
 80073d4:	d116      	bne.n	8007404 <HAL_UART_DMAStop+0xac>
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d013      	beq.n	8007404 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	695a      	ldr	r2, [r3, #20]
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073ea:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d004      	beq.n	80073fe <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073f8:	4618      	mov	r0, r3
 80073fa:	f7fb febe 	bl	800317a <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 fa08 	bl	8007814 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8007404:	2300      	movs	r3, #0
}
 8007406:	4618      	mov	r0, r3
 8007408:	3710      	adds	r7, #16
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
	...

08007410 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b088      	sub	sp, #32
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	695b      	ldr	r3, [r3, #20]
 800742e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007430:	2300      	movs	r3, #0
 8007432:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007434:	2300      	movs	r3, #0
 8007436:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	f003 030f 	and.w	r3, r3, #15
 800743e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d10d      	bne.n	8007462 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	f003 0320 	and.w	r3, r3, #32
 800744c:	2b00      	cmp	r3, #0
 800744e:	d008      	beq.n	8007462 <HAL_UART_IRQHandler+0x52>
 8007450:	69bb      	ldr	r3, [r7, #24]
 8007452:	f003 0320 	and.w	r3, r3, #32
 8007456:	2b00      	cmp	r3, #0
 8007458:	d003      	beq.n	8007462 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f000 fa78 	bl	8007950 <UART_Receive_IT>
      return;
 8007460:	e0cc      	b.n	80075fc <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	2b00      	cmp	r3, #0
 8007466:	f000 80ab 	beq.w	80075c0 <HAL_UART_IRQHandler+0x1b0>
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	f003 0301 	and.w	r3, r3, #1
 8007470:	2b00      	cmp	r3, #0
 8007472:	d105      	bne.n	8007480 <HAL_UART_IRQHandler+0x70>
 8007474:	69bb      	ldr	r3, [r7, #24]
 8007476:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800747a:	2b00      	cmp	r3, #0
 800747c:	f000 80a0 	beq.w	80075c0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007480:	69fb      	ldr	r3, [r7, #28]
 8007482:	f003 0301 	and.w	r3, r3, #1
 8007486:	2b00      	cmp	r3, #0
 8007488:	d00a      	beq.n	80074a0 <HAL_UART_IRQHandler+0x90>
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007490:	2b00      	cmp	r3, #0
 8007492:	d005      	beq.n	80074a0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007498:	f043 0201 	orr.w	r2, r3, #1
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80074a0:	69fb      	ldr	r3, [r7, #28]
 80074a2:	f003 0304 	and.w	r3, r3, #4
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d00a      	beq.n	80074c0 <HAL_UART_IRQHandler+0xb0>
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	f003 0301 	and.w	r3, r3, #1
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d005      	beq.n	80074c0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074b8:	f043 0202 	orr.w	r2, r3, #2
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	f003 0302 	and.w	r3, r3, #2
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d00a      	beq.n	80074e0 <HAL_UART_IRQHandler+0xd0>
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	f003 0301 	and.w	r3, r3, #1
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d005      	beq.n	80074e0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074d8:	f043 0204 	orr.w	r2, r3, #4
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80074e0:	69fb      	ldr	r3, [r7, #28]
 80074e2:	f003 0308 	and.w	r3, r3, #8
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d00a      	beq.n	8007500 <HAL_UART_IRQHandler+0xf0>
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	f003 0301 	and.w	r3, r3, #1
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d005      	beq.n	8007500 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074f8:	f043 0208 	orr.w	r2, r3, #8
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007504:	2b00      	cmp	r3, #0
 8007506:	d078      	beq.n	80075fa <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007508:	69fb      	ldr	r3, [r7, #28]
 800750a:	f003 0320 	and.w	r3, r3, #32
 800750e:	2b00      	cmp	r3, #0
 8007510:	d007      	beq.n	8007522 <HAL_UART_IRQHandler+0x112>
 8007512:	69bb      	ldr	r3, [r7, #24]
 8007514:	f003 0320 	and.w	r3, r3, #32
 8007518:	2b00      	cmp	r3, #0
 800751a:	d002      	beq.n	8007522 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f000 fa17 	bl	8007950 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	695b      	ldr	r3, [r3, #20]
 8007528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800752c:	2b00      	cmp	r3, #0
 800752e:	bf14      	ite	ne
 8007530:	2301      	movne	r3, #1
 8007532:	2300      	moveq	r3, #0
 8007534:	b2db      	uxtb	r3, r3
 8007536:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800753c:	f003 0308 	and.w	r3, r3, #8
 8007540:	2b00      	cmp	r3, #0
 8007542:	d102      	bne.n	800754a <HAL_UART_IRQHandler+0x13a>
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d031      	beq.n	80075ae <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f000 f962 	bl	8007814 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	695b      	ldr	r3, [r3, #20]
 8007556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800755a:	2b00      	cmp	r3, #0
 800755c:	d023      	beq.n	80075a6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	695a      	ldr	r2, [r3, #20]
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800756c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007572:	2b00      	cmp	r3, #0
 8007574:	d013      	beq.n	800759e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800757a:	4a22      	ldr	r2, [pc, #136]	; (8007604 <HAL_UART_IRQHandler+0x1f4>)
 800757c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007582:	4618      	mov	r0, r3
 8007584:	f7fb fe34 	bl	80031f0 <HAL_DMA_Abort_IT>
 8007588:	4603      	mov	r3, r0
 800758a:	2b00      	cmp	r3, #0
 800758c:	d016      	beq.n	80075bc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007592:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007598:	4610      	mov	r0, r2
 800759a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800759c:	e00e      	b.n	80075bc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f000 f844 	bl	800762c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075a4:	e00a      	b.n	80075bc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f000 f840 	bl	800762c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075ac:	e006      	b.n	80075bc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 f83c 	bl	800762c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80075ba:	e01e      	b.n	80075fa <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075bc:	bf00      	nop
    return;
 80075be:	e01c      	b.n	80075fa <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d008      	beq.n	80075dc <HAL_UART_IRQHandler+0x1cc>
 80075ca:	69bb      	ldr	r3, [r7, #24]
 80075cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d003      	beq.n	80075dc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f000 f94e 	bl	8007876 <UART_Transmit_IT>
    return;
 80075da:	e00f      	b.n	80075fc <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80075dc:	69fb      	ldr	r3, [r7, #28]
 80075de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d00a      	beq.n	80075fc <HAL_UART_IRQHandler+0x1ec>
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d005      	beq.n	80075fc <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f000 f995 	bl	8007920 <UART_EndTransmit_IT>
    return;
 80075f6:	bf00      	nop
 80075f8:	e000      	b.n	80075fc <HAL_UART_IRQHandler+0x1ec>
    return;
 80075fa:	bf00      	nop
  }
}
 80075fc:	3720      	adds	r7, #32
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	0800784f 	.word	0x0800784f

08007608 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007610:	bf00      	nop
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	bc80      	pop	{r7}
 8007618:	4770      	bx	lr

0800761a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800761a:	b480      	push	{r7}
 800761c:	b083      	sub	sp, #12
 800761e:	af00      	add	r7, sp, #0
 8007620:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007622:	bf00      	nop
 8007624:	370c      	adds	r7, #12
 8007626:	46bd      	mov	sp, r7
 8007628:	bc80      	pop	{r7}
 800762a:	4770      	bx	lr

0800762c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007634:	bf00      	nop
 8007636:	370c      	adds	r7, #12
 8007638:	46bd      	mov	sp, r7
 800763a:	bc80      	pop	{r7}
 800763c:	4770      	bx	lr

0800763e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800763e:	b580      	push	{r7, lr}
 8007640:	b084      	sub	sp, #16
 8007642:	af00      	add	r7, sp, #0
 8007644:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800764a:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f003 0320 	and.w	r3, r3, #32
 8007656:	2b00      	cmp	r3, #0
 8007658:	d11e      	bne.n	8007698 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	68da      	ldr	r2, [r3, #12]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800766e:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	695a      	ldr	r2, [r3, #20]
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f022 0201 	bic.w	r2, r2, #1
 800767e:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	695a      	ldr	r2, [r3, #20]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800768e:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2220      	movs	r2, #32
 8007694:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8007698:	68f8      	ldr	r0, [r7, #12]
 800769a:	f7f9 ffc5 	bl	8001628 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800769e:	bf00      	nop
 80076a0:	3710      	adds	r7, #16
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}

080076a6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80076a6:	b580      	push	{r7, lr}
 80076a8:	b084      	sub	sp, #16
 80076aa:	af00      	add	r7, sp, #0
 80076ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076b2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80076b4:	68f8      	ldr	r0, [r7, #12]
 80076b6:	f7ff ffb0 	bl	800761a <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80076ba:	bf00      	nop
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}

080076c2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80076c2:	b580      	push	{r7, lr}
 80076c4:	b084      	sub	sp, #16
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80076ca:	2300      	movs	r3, #0
 80076cc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	695b      	ldr	r3, [r3, #20]
 80076da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076de:	2b00      	cmp	r3, #0
 80076e0:	bf14      	ite	ne
 80076e2:	2301      	movne	r3, #1
 80076e4:	2300      	moveq	r3, #0
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	2b21      	cmp	r3, #33	; 0x21
 80076f4:	d108      	bne.n	8007708 <UART_DMAError+0x46>
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d005      	beq.n	8007708 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	2200      	movs	r2, #0
 8007700:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007702:	68b8      	ldr	r0, [r7, #8]
 8007704:	f000 f871 	bl	80077ea <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	695b      	ldr	r3, [r3, #20]
 800770e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007712:	2b00      	cmp	r3, #0
 8007714:	bf14      	ite	ne
 8007716:	2301      	movne	r3, #1
 8007718:	2300      	moveq	r3, #0
 800771a:	b2db      	uxtb	r3, r3
 800771c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007724:	b2db      	uxtb	r3, r3
 8007726:	2b22      	cmp	r3, #34	; 0x22
 8007728:	d108      	bne.n	800773c <UART_DMAError+0x7a>
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d005      	beq.n	800773c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	2200      	movs	r2, #0
 8007734:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007736:	68b8      	ldr	r0, [r7, #8]
 8007738:	f000 f86c 	bl	8007814 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007740:	f043 0210 	orr.w	r2, r3, #16
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007748:	68b8      	ldr	r0, [r7, #8]
 800774a:	f7ff ff6f 	bl	800762c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800774e:	bf00      	nop
 8007750:	3710      	adds	r7, #16
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}

08007756 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007756:	b580      	push	{r7, lr}
 8007758:	b084      	sub	sp, #16
 800775a:	af00      	add	r7, sp, #0
 800775c:	60f8      	str	r0, [r7, #12]
 800775e:	60b9      	str	r1, [r7, #8]
 8007760:	603b      	str	r3, [r7, #0]
 8007762:	4613      	mov	r3, r2
 8007764:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007766:	e02c      	b.n	80077c2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007768:	69bb      	ldr	r3, [r7, #24]
 800776a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800776e:	d028      	beq.n	80077c2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007770:	69bb      	ldr	r3, [r7, #24]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d007      	beq.n	8007786 <UART_WaitOnFlagUntilTimeout+0x30>
 8007776:	f7fa fe01 	bl	800237c <HAL_GetTick>
 800777a:	4602      	mov	r2, r0
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	1ad3      	subs	r3, r2, r3
 8007780:	69ba      	ldr	r2, [r7, #24]
 8007782:	429a      	cmp	r2, r3
 8007784:	d21d      	bcs.n	80077c2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	68da      	ldr	r2, [r3, #12]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007794:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	695a      	ldr	r2, [r3, #20]
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f022 0201 	bic.w	r2, r2, #1
 80077a4:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2220      	movs	r2, #32
 80077aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2220      	movs	r2, #32
 80077b2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80077be:	2303      	movs	r3, #3
 80077c0:	e00f      	b.n	80077e2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	681a      	ldr	r2, [r3, #0]
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	4013      	ands	r3, r2
 80077cc:	68ba      	ldr	r2, [r7, #8]
 80077ce:	429a      	cmp	r2, r3
 80077d0:	bf0c      	ite	eq
 80077d2:	2301      	moveq	r3, #1
 80077d4:	2300      	movne	r3, #0
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	461a      	mov	r2, r3
 80077da:	79fb      	ldrb	r3, [r7, #7]
 80077dc:	429a      	cmp	r2, r3
 80077de:	d0c3      	beq.n	8007768 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80077e0:	2300      	movs	r3, #0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3710      	adds	r7, #16
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}

080077ea <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80077ea:	b480      	push	{r7}
 80077ec:	b083      	sub	sp, #12
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68da      	ldr	r2, [r3, #12]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007800:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2220      	movs	r2, #32
 8007806:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800780a:	bf00      	nop
 800780c:	370c      	adds	r7, #12
 800780e:	46bd      	mov	sp, r7
 8007810:	bc80      	pop	{r7}
 8007812:	4770      	bx	lr

08007814 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	68da      	ldr	r2, [r3, #12]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800782a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	695a      	ldr	r2, [r3, #20]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f022 0201 	bic.w	r2, r2, #1
 800783a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2220      	movs	r2, #32
 8007840:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007844:	bf00      	nop
 8007846:	370c      	adds	r7, #12
 8007848:	46bd      	mov	sp, r7
 800784a:	bc80      	pop	{r7}
 800784c:	4770      	bx	lr

0800784e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800784e:	b580      	push	{r7, lr}
 8007850:	b084      	sub	sp, #16
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800785a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2200      	movs	r2, #0
 8007860:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2200      	movs	r2, #0
 8007866:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007868:	68f8      	ldr	r0, [r7, #12]
 800786a:	f7ff fedf 	bl	800762c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800786e:	bf00      	nop
 8007870:	3710      	adds	r7, #16
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}

08007876 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007876:	b480      	push	{r7}
 8007878:	b085      	sub	sp, #20
 800787a:	af00      	add	r7, sp, #0
 800787c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007884:	b2db      	uxtb	r3, r3
 8007886:	2b21      	cmp	r3, #33	; 0x21
 8007888:	d144      	bne.n	8007914 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007892:	d11a      	bne.n	80078ca <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6a1b      	ldr	r3, [r3, #32]
 8007898:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	881b      	ldrh	r3, [r3, #0]
 800789e:	461a      	mov	r2, r3
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80078a8:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	691b      	ldr	r3, [r3, #16]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d105      	bne.n	80078be <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a1b      	ldr	r3, [r3, #32]
 80078b6:	1c9a      	adds	r2, r3, #2
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	621a      	str	r2, [r3, #32]
 80078bc:	e00e      	b.n	80078dc <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6a1b      	ldr	r3, [r3, #32]
 80078c2:	1c5a      	adds	r2, r3, #1
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	621a      	str	r2, [r3, #32]
 80078c8:	e008      	b.n	80078dc <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6a1b      	ldr	r3, [r3, #32]
 80078ce:	1c59      	adds	r1, r3, #1
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	6211      	str	r1, [r2, #32]
 80078d4:	781a      	ldrb	r2, [r3, #0]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	3b01      	subs	r3, #1
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	687a      	ldr	r2, [r7, #4]
 80078e8:	4619      	mov	r1, r3
 80078ea:	84d1      	strh	r1, [r2, #38]	; 0x26
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d10f      	bne.n	8007910 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	68da      	ldr	r2, [r3, #12]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80078fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	68da      	ldr	r2, [r3, #12]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800790e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007910:	2300      	movs	r3, #0
 8007912:	e000      	b.n	8007916 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007914:	2302      	movs	r3, #2
  }
}
 8007916:	4618      	mov	r0, r3
 8007918:	3714      	adds	r7, #20
 800791a:	46bd      	mov	sp, r7
 800791c:	bc80      	pop	{r7}
 800791e:	4770      	bx	lr

08007920 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b082      	sub	sp, #8
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	68da      	ldr	r2, [r3, #12]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007936:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2220      	movs	r2, #32
 800793c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f7ff fe61 	bl	8007608 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007946:	2300      	movs	r3, #0
}
 8007948:	4618      	mov	r0, r3
 800794a:	3708      	adds	r7, #8
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}

08007950 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b084      	sub	sp, #16
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800795e:	b2db      	uxtb	r3, r3
 8007960:	2b22      	cmp	r3, #34	; 0x22
 8007962:	d171      	bne.n	8007a48 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	689b      	ldr	r3, [r3, #8]
 8007968:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800796c:	d123      	bne.n	80079b6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007972:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	691b      	ldr	r3, [r3, #16]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d10e      	bne.n	800799a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	b29b      	uxth	r3, r3
 8007984:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007988:	b29a      	uxth	r2, r3
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007992:	1c9a      	adds	r2, r3, #2
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	629a      	str	r2, [r3, #40]	; 0x28
 8007998:	e029      	b.n	80079ee <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	b29a      	uxth	r2, r3
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079ae:	1c5a      	adds	r2, r3, #1
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	629a      	str	r2, [r3, #40]	; 0x28
 80079b4:	e01b      	b.n	80079ee <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	691b      	ldr	r3, [r3, #16]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d10a      	bne.n	80079d4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	6858      	ldr	r0, [r3, #4]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079c8:	1c59      	adds	r1, r3, #1
 80079ca:	687a      	ldr	r2, [r7, #4]
 80079cc:	6291      	str	r1, [r2, #40]	; 0x28
 80079ce:	b2c2      	uxtb	r2, r0
 80079d0:	701a      	strb	r2, [r3, #0]
 80079d2:	e00c      	b.n	80079ee <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	b2da      	uxtb	r2, r3
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e0:	1c58      	adds	r0, r3, #1
 80079e2:	6879      	ldr	r1, [r7, #4]
 80079e4:	6288      	str	r0, [r1, #40]	; 0x28
 80079e6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80079ea:	b2d2      	uxtb	r2, r2
 80079ec:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	3b01      	subs	r3, #1
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	4619      	mov	r1, r3
 80079fc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d120      	bne.n	8007a44 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	68da      	ldr	r2, [r3, #12]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f022 0220 	bic.w	r2, r2, #32
 8007a10:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	68da      	ldr	r2, [r3, #12]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a20:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	695a      	ldr	r2, [r3, #20]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f022 0201 	bic.w	r2, r2, #1
 8007a30:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2220      	movs	r2, #32
 8007a36:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f7f9 fdf4 	bl	8001628 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007a40:	2300      	movs	r3, #0
 8007a42:	e002      	b.n	8007a4a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007a44:	2300      	movs	r3, #0
 8007a46:	e000      	b.n	8007a4a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007a48:	2302      	movs	r3, #2
  }
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	3710      	adds	r7, #16
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}
	...

08007a54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b084      	sub	sp, #16
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	691b      	ldr	r3, [r3, #16]
 8007a62:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	68da      	ldr	r2, [r3, #12]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	430a      	orrs	r2, r1
 8007a70:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	689a      	ldr	r2, [r3, #8]
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	691b      	ldr	r3, [r3, #16]
 8007a7a:	431a      	orrs	r2, r3
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	695b      	ldr	r3, [r3, #20]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	68db      	ldr	r3, [r3, #12]
 8007a8a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007a8e:	f023 030c 	bic.w	r3, r3, #12
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	6812      	ldr	r2, [r2, #0]
 8007a96:	68f9      	ldr	r1, [r7, #12]
 8007a98:	430b      	orrs	r3, r1
 8007a9a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	695b      	ldr	r3, [r3, #20]
 8007aa2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	699a      	ldr	r2, [r3, #24]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	430a      	orrs	r2, r1
 8007ab0:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4a52      	ldr	r2, [pc, #328]	; (8007c00 <UART_SetConfig+0x1ac>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d14e      	bne.n	8007b5a <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007abc:	f7fd fcb2 	bl	8005424 <HAL_RCC_GetPCLK2Freq>
 8007ac0:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ac2:	68ba      	ldr	r2, [r7, #8]
 8007ac4:	4613      	mov	r3, r2
 8007ac6:	009b      	lsls	r3, r3, #2
 8007ac8:	4413      	add	r3, r2
 8007aca:	009a      	lsls	r2, r3, #2
 8007acc:	441a      	add	r2, r3
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	009b      	lsls	r3, r3, #2
 8007ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ad8:	4a4a      	ldr	r2, [pc, #296]	; (8007c04 <UART_SetConfig+0x1b0>)
 8007ada:	fba2 2303 	umull	r2, r3, r2, r3
 8007ade:	095b      	lsrs	r3, r3, #5
 8007ae0:	0119      	lsls	r1, r3, #4
 8007ae2:	68ba      	ldr	r2, [r7, #8]
 8007ae4:	4613      	mov	r3, r2
 8007ae6:	009b      	lsls	r3, r3, #2
 8007ae8:	4413      	add	r3, r2
 8007aea:	009a      	lsls	r2, r3, #2
 8007aec:	441a      	add	r2, r3
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	009b      	lsls	r3, r3, #2
 8007af4:	fbb2 f2f3 	udiv	r2, r2, r3
 8007af8:	4b42      	ldr	r3, [pc, #264]	; (8007c04 <UART_SetConfig+0x1b0>)
 8007afa:	fba3 0302 	umull	r0, r3, r3, r2
 8007afe:	095b      	lsrs	r3, r3, #5
 8007b00:	2064      	movs	r0, #100	; 0x64
 8007b02:	fb00 f303 	mul.w	r3, r0, r3
 8007b06:	1ad3      	subs	r3, r2, r3
 8007b08:	011b      	lsls	r3, r3, #4
 8007b0a:	3332      	adds	r3, #50	; 0x32
 8007b0c:	4a3d      	ldr	r2, [pc, #244]	; (8007c04 <UART_SetConfig+0x1b0>)
 8007b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b12:	095b      	lsrs	r3, r3, #5
 8007b14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007b18:	4419      	add	r1, r3
 8007b1a:	68ba      	ldr	r2, [r7, #8]
 8007b1c:	4613      	mov	r3, r2
 8007b1e:	009b      	lsls	r3, r3, #2
 8007b20:	4413      	add	r3, r2
 8007b22:	009a      	lsls	r2, r3, #2
 8007b24:	441a      	add	r2, r3
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	009b      	lsls	r3, r3, #2
 8007b2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007b30:	4b34      	ldr	r3, [pc, #208]	; (8007c04 <UART_SetConfig+0x1b0>)
 8007b32:	fba3 0302 	umull	r0, r3, r3, r2
 8007b36:	095b      	lsrs	r3, r3, #5
 8007b38:	2064      	movs	r0, #100	; 0x64
 8007b3a:	fb00 f303 	mul.w	r3, r0, r3
 8007b3e:	1ad3      	subs	r3, r2, r3
 8007b40:	011b      	lsls	r3, r3, #4
 8007b42:	3332      	adds	r3, #50	; 0x32
 8007b44:	4a2f      	ldr	r2, [pc, #188]	; (8007c04 <UART_SetConfig+0x1b0>)
 8007b46:	fba2 2303 	umull	r2, r3, r2, r3
 8007b4a:	095b      	lsrs	r3, r3, #5
 8007b4c:	f003 020f 	and.w	r2, r3, #15
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	440a      	add	r2, r1
 8007b56:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8007b58:	e04d      	b.n	8007bf6 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8007b5a:	f7fd fc4f 	bl	80053fc <HAL_RCC_GetPCLK1Freq>
 8007b5e:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b60:	68ba      	ldr	r2, [r7, #8]
 8007b62:	4613      	mov	r3, r2
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	4413      	add	r3, r2
 8007b68:	009a      	lsls	r2, r3, #2
 8007b6a:	441a      	add	r2, r3
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b76:	4a23      	ldr	r2, [pc, #140]	; (8007c04 <UART_SetConfig+0x1b0>)
 8007b78:	fba2 2303 	umull	r2, r3, r2, r3
 8007b7c:	095b      	lsrs	r3, r3, #5
 8007b7e:	0119      	lsls	r1, r3, #4
 8007b80:	68ba      	ldr	r2, [r7, #8]
 8007b82:	4613      	mov	r3, r2
 8007b84:	009b      	lsls	r3, r3, #2
 8007b86:	4413      	add	r3, r2
 8007b88:	009a      	lsls	r2, r3, #2
 8007b8a:	441a      	add	r2, r3
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	009b      	lsls	r3, r3, #2
 8007b92:	fbb2 f2f3 	udiv	r2, r2, r3
 8007b96:	4b1b      	ldr	r3, [pc, #108]	; (8007c04 <UART_SetConfig+0x1b0>)
 8007b98:	fba3 0302 	umull	r0, r3, r3, r2
 8007b9c:	095b      	lsrs	r3, r3, #5
 8007b9e:	2064      	movs	r0, #100	; 0x64
 8007ba0:	fb00 f303 	mul.w	r3, r0, r3
 8007ba4:	1ad3      	subs	r3, r2, r3
 8007ba6:	011b      	lsls	r3, r3, #4
 8007ba8:	3332      	adds	r3, #50	; 0x32
 8007baa:	4a16      	ldr	r2, [pc, #88]	; (8007c04 <UART_SetConfig+0x1b0>)
 8007bac:	fba2 2303 	umull	r2, r3, r2, r3
 8007bb0:	095b      	lsrs	r3, r3, #5
 8007bb2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007bb6:	4419      	add	r1, r3
 8007bb8:	68ba      	ldr	r2, [r7, #8]
 8007bba:	4613      	mov	r3, r2
 8007bbc:	009b      	lsls	r3, r3, #2
 8007bbe:	4413      	add	r3, r2
 8007bc0:	009a      	lsls	r2, r3, #2
 8007bc2:	441a      	add	r2, r3
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	fbb2 f2f3 	udiv	r2, r2, r3
 8007bce:	4b0d      	ldr	r3, [pc, #52]	; (8007c04 <UART_SetConfig+0x1b0>)
 8007bd0:	fba3 0302 	umull	r0, r3, r3, r2
 8007bd4:	095b      	lsrs	r3, r3, #5
 8007bd6:	2064      	movs	r0, #100	; 0x64
 8007bd8:	fb00 f303 	mul.w	r3, r0, r3
 8007bdc:	1ad3      	subs	r3, r2, r3
 8007bde:	011b      	lsls	r3, r3, #4
 8007be0:	3332      	adds	r3, #50	; 0x32
 8007be2:	4a08      	ldr	r2, [pc, #32]	; (8007c04 <UART_SetConfig+0x1b0>)
 8007be4:	fba2 2303 	umull	r2, r3, r2, r3
 8007be8:	095b      	lsrs	r3, r3, #5
 8007bea:	f003 020f 	and.w	r2, r3, #15
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	440a      	add	r2, r1
 8007bf4:	609a      	str	r2, [r3, #8]
}
 8007bf6:	bf00      	nop
 8007bf8:	3710      	adds	r7, #16
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	bf00      	nop
 8007c00:	40013800 	.word	0x40013800
 8007c04:	51eb851f 	.word	0x51eb851f

08007c08 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007c08:	b084      	sub	sp, #16
 8007c0a:	b480      	push	{r7}
 8007c0c:	b083      	sub	sp, #12
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]
 8007c12:	f107 0014 	add.w	r0, r7, #20
 8007c16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007c1a:	2300      	movs	r3, #0
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	370c      	adds	r7, #12
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bc80      	pop	{r7}
 8007c24:	b004      	add	sp, #16
 8007c26:	4770      	bx	lr

08007c28 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b085      	sub	sp, #20
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007c30:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007c34:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007c3c:	b29a      	uxth	r2, r3
 8007c3e:	89fb      	ldrh	r3, [r7, #14]
 8007c40:	4313      	orrs	r3, r2
 8007c42:	b29a      	uxth	r2, r3
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007c4a:	2300      	movs	r3, #0
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3714      	adds	r7, #20
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bc80      	pop	{r7}
 8007c54:	4770      	bx	lr

08007c56 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007c56:	b480      	push	{r7}
 8007c58:	b085      	sub	sp, #20
 8007c5a:	af00      	add	r7, sp, #0
 8007c5c:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007c5e:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007c62:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	b21a      	sxth	r2, r3
 8007c6e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007c72:	43db      	mvns	r3, r3
 8007c74:	b21b      	sxth	r3, r3
 8007c76:	4013      	ands	r3, r2
 8007c78:	b21b      	sxth	r3, r3
 8007c7a:	b29a      	uxth	r2, r3
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007c82:	2300      	movs	r3, #0
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3714      	adds	r7, #20
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bc80      	pop	{r7}
 8007c8c:	4770      	bx	lr

08007c8e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8007c8e:	b480      	push	{r7}
 8007c90:	b083      	sub	sp, #12
 8007c92:	af00      	add	r7, sp, #0
 8007c94:	6078      	str	r0, [r7, #4]
 8007c96:	460b      	mov	r3, r1
 8007c98:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007c9a:	2300      	movs	r3, #0
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	370c      	adds	r7, #12
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bc80      	pop	{r7}
 8007ca4:	4770      	bx	lr

08007ca6 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b082      	sub	sp, #8
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	f107 0014 	add.w	r0, r7, #20
 8007cb4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f7ff ffa5 	bl	8007c28 <USB_EnableGlobalInt>

  return HAL_OK;
 8007cde:	2300      	movs	r3, #0
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3708      	adds	r7, #8
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007cea:	b004      	add	sp, #16
 8007cec:	4770      	bx	lr
	...

08007cf0 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007cf0:	b490      	push	{r4, r7}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	781b      	ldrb	r3, [r3, #0]
 8007d04:	009b      	lsls	r3, r3, #2
 8007d06:	4413      	add	r3, r2
 8007d08:	881b      	ldrh	r3, [r3, #0]
 8007d0a:	b29b      	uxth	r3, r3
 8007d0c:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8007d10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d14:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	78db      	ldrb	r3, [r3, #3]
 8007d1a:	2b03      	cmp	r3, #3
 8007d1c:	d819      	bhi.n	8007d52 <USB_ActivateEndpoint+0x62>
 8007d1e:	a201      	add	r2, pc, #4	; (adr r2, 8007d24 <USB_ActivateEndpoint+0x34>)
 8007d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d24:	08007d35 	.word	0x08007d35
 8007d28:	08007d49 	.word	0x08007d49
 8007d2c:	08007d59 	.word	0x08007d59
 8007d30:	08007d3f 	.word	0x08007d3f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007d34:	89bb      	ldrh	r3, [r7, #12]
 8007d36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d3a:	81bb      	strh	r3, [r7, #12]
      break;
 8007d3c:	e00d      	b.n	8007d5a <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007d3e:	89bb      	ldrh	r3, [r7, #12]
 8007d40:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8007d44:	81bb      	strh	r3, [r7, #12]
      break;
 8007d46:	e008      	b.n	8007d5a <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007d48:	89bb      	ldrh	r3, [r7, #12]
 8007d4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007d4e:	81bb      	strh	r3, [r7, #12]
      break;
 8007d50:	e003      	b.n	8007d5a <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	73fb      	strb	r3, [r7, #15]
      break;
 8007d56:	e000      	b.n	8007d5a <USB_ActivateEndpoint+0x6a>
      break;
 8007d58:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8007d5a:	687a      	ldr	r2, [r7, #4]
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	781b      	ldrb	r3, [r3, #0]
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	441a      	add	r2, r3
 8007d64:	89bb      	ldrh	r3, [r7, #12]
 8007d66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d76:	b29b      	uxth	r3, r3
 8007d78:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007d7a:	687a      	ldr	r2, [r7, #4]
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	781b      	ldrb	r3, [r3, #0]
 8007d80:	009b      	lsls	r3, r3, #2
 8007d82:	4413      	add	r3, r2
 8007d84:	881b      	ldrh	r3, [r3, #0]
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d90:	b29a      	uxth	r2, r3
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	781b      	ldrb	r3, [r3, #0]
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	b29c      	uxth	r4, r3
 8007d9c:	687a      	ldr	r2, [r7, #4]
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	009b      	lsls	r3, r3, #2
 8007da4:	441a      	add	r2, r3
 8007da6:	4b8a      	ldr	r3, [pc, #552]	; (8007fd0 <USB_ActivateEndpoint+0x2e0>)
 8007da8:	4323      	orrs	r3, r4
 8007daa:	b29b      	uxth	r3, r3
 8007dac:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	7b1b      	ldrb	r3, [r3, #12]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	f040 8112 	bne.w	8007fdc <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	785b      	ldrb	r3, [r3, #1]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d067      	beq.n	8007e90 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007dc0:	687c      	ldr	r4, [r7, #4]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	441c      	add	r4, r3
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	781b      	ldrb	r3, [r3, #0]
 8007dd0:	011b      	lsls	r3, r3, #4
 8007dd2:	4423      	add	r3, r4
 8007dd4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007dd8:	461c      	mov	r4, r3
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	88db      	ldrh	r3, [r3, #6]
 8007dde:	085b      	lsrs	r3, r3, #1
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	005b      	lsls	r3, r3, #1
 8007de4:	b29b      	uxth	r3, r3
 8007de6:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	781b      	ldrb	r3, [r3, #0]
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	4413      	add	r3, r2
 8007df2:	881b      	ldrh	r3, [r3, #0]
 8007df4:	b29c      	uxth	r4, r3
 8007df6:	4623      	mov	r3, r4
 8007df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d014      	beq.n	8007e2a <USB_ActivateEndpoint+0x13a>
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	4413      	add	r3, r2
 8007e0a:	881b      	ldrh	r3, [r3, #0]
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e16:	b29c      	uxth	r4, r3
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	781b      	ldrb	r3, [r3, #0]
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	441a      	add	r2, r3
 8007e22:	4b6c      	ldr	r3, [pc, #432]	; (8007fd4 <USB_ActivateEndpoint+0x2e4>)
 8007e24:	4323      	orrs	r3, r4
 8007e26:	b29b      	uxth	r3, r3
 8007e28:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	78db      	ldrb	r3, [r3, #3]
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d018      	beq.n	8007e64 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	781b      	ldrb	r3, [r3, #0]
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	4413      	add	r3, r2
 8007e3c:	881b      	ldrh	r3, [r3, #0]
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e48:	b29c      	uxth	r4, r3
 8007e4a:	f084 0320 	eor.w	r3, r4, #32
 8007e4e:	b29c      	uxth	r4, r3
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	781b      	ldrb	r3, [r3, #0]
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	441a      	add	r2, r3
 8007e5a:	4b5d      	ldr	r3, [pc, #372]	; (8007fd0 <USB_ActivateEndpoint+0x2e0>)
 8007e5c:	4323      	orrs	r3, r4
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	8013      	strh	r3, [r2, #0]
 8007e62:	e22b      	b.n	80082bc <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007e64:	687a      	ldr	r2, [r7, #4]
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	781b      	ldrb	r3, [r3, #0]
 8007e6a:	009b      	lsls	r3, r3, #2
 8007e6c:	4413      	add	r3, r2
 8007e6e:	881b      	ldrh	r3, [r3, #0]
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e7a:	b29c      	uxth	r4, r3
 8007e7c:	687a      	ldr	r2, [r7, #4]
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	441a      	add	r2, r3
 8007e86:	4b52      	ldr	r3, [pc, #328]	; (8007fd0 <USB_ActivateEndpoint+0x2e0>)
 8007e88:	4323      	orrs	r3, r4
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	8013      	strh	r3, [r2, #0]
 8007e8e:	e215      	b.n	80082bc <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007e90:	687c      	ldr	r4, [r7, #4]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	441c      	add	r4, r3
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	781b      	ldrb	r3, [r3, #0]
 8007ea0:	011b      	lsls	r3, r3, #4
 8007ea2:	4423      	add	r3, r4
 8007ea4:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007ea8:	461c      	mov	r4, r3
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	88db      	ldrh	r3, [r3, #6]
 8007eae:	085b      	lsrs	r3, r3, #1
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	005b      	lsls	r3, r3, #1
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007eb8:	687c      	ldr	r4, [r7, #4]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	441c      	add	r4, r3
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	781b      	ldrb	r3, [r3, #0]
 8007ec8:	011b      	lsls	r3, r3, #4
 8007eca:	4423      	add	r3, r4
 8007ecc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007ed0:	461c      	mov	r4, r3
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	691b      	ldr	r3, [r3, #16]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d10e      	bne.n	8007ef8 <USB_ActivateEndpoint+0x208>
 8007eda:	8823      	ldrh	r3, [r4, #0]
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007ee2:	b29b      	uxth	r3, r3
 8007ee4:	8023      	strh	r3, [r4, #0]
 8007ee6:	8823      	ldrh	r3, [r4, #0]
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007eee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ef2:	b29b      	uxth	r3, r3
 8007ef4:	8023      	strh	r3, [r4, #0]
 8007ef6:	e02d      	b.n	8007f54 <USB_ActivateEndpoint+0x264>
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	691b      	ldr	r3, [r3, #16]
 8007efc:	2b3e      	cmp	r3, #62	; 0x3e
 8007efe:	d812      	bhi.n	8007f26 <USB_ActivateEndpoint+0x236>
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	691b      	ldr	r3, [r3, #16]
 8007f04:	085b      	lsrs	r3, r3, #1
 8007f06:	60bb      	str	r3, [r7, #8]
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	691b      	ldr	r3, [r3, #16]
 8007f0c:	f003 0301 	and.w	r3, r3, #1
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d002      	beq.n	8007f1a <USB_ActivateEndpoint+0x22a>
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	3301      	adds	r3, #1
 8007f18:	60bb      	str	r3, [r7, #8]
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	029b      	lsls	r3, r3, #10
 8007f20:	b29b      	uxth	r3, r3
 8007f22:	8023      	strh	r3, [r4, #0]
 8007f24:	e016      	b.n	8007f54 <USB_ActivateEndpoint+0x264>
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	095b      	lsrs	r3, r3, #5
 8007f2c:	60bb      	str	r3, [r7, #8]
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	691b      	ldr	r3, [r3, #16]
 8007f32:	f003 031f 	and.w	r3, r3, #31
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d102      	bne.n	8007f40 <USB_ActivateEndpoint+0x250>
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	3b01      	subs	r3, #1
 8007f3e:	60bb      	str	r3, [r7, #8]
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	029b      	lsls	r3, r3, #10
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007f54:	687a      	ldr	r2, [r7, #4]
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	781b      	ldrb	r3, [r3, #0]
 8007f5a:	009b      	lsls	r3, r3, #2
 8007f5c:	4413      	add	r3, r2
 8007f5e:	881b      	ldrh	r3, [r3, #0]
 8007f60:	b29c      	uxth	r4, r3
 8007f62:	4623      	mov	r3, r4
 8007f64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d014      	beq.n	8007f96 <USB_ActivateEndpoint+0x2a6>
 8007f6c:	687a      	ldr	r2, [r7, #4]
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	4413      	add	r3, r2
 8007f76:	881b      	ldrh	r3, [r3, #0]
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f82:	b29c      	uxth	r4, r3
 8007f84:	687a      	ldr	r2, [r7, #4]
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	781b      	ldrb	r3, [r3, #0]
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	441a      	add	r2, r3
 8007f8e:	4b12      	ldr	r3, [pc, #72]	; (8007fd8 <USB_ActivateEndpoint+0x2e8>)
 8007f90:	4323      	orrs	r3, r4
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007f96:	687a      	ldr	r2, [r7, #4]
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	781b      	ldrb	r3, [r3, #0]
 8007f9c:	009b      	lsls	r3, r3, #2
 8007f9e:	4413      	add	r3, r2
 8007fa0:	881b      	ldrh	r3, [r3, #0]
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007fa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fac:	b29c      	uxth	r4, r3
 8007fae:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007fb2:	b29c      	uxth	r4, r3
 8007fb4:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007fb8:	b29c      	uxth	r4, r3
 8007fba:	687a      	ldr	r2, [r7, #4]
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	781b      	ldrb	r3, [r3, #0]
 8007fc0:	009b      	lsls	r3, r3, #2
 8007fc2:	441a      	add	r2, r3
 8007fc4:	4b02      	ldr	r3, [pc, #8]	; (8007fd0 <USB_ActivateEndpoint+0x2e0>)
 8007fc6:	4323      	orrs	r3, r4
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	8013      	strh	r3, [r2, #0]
 8007fcc:	e176      	b.n	80082bc <USB_ActivateEndpoint+0x5cc>
 8007fce:	bf00      	nop
 8007fd0:	ffff8080 	.word	0xffff8080
 8007fd4:	ffff80c0 	.word	0xffff80c0
 8007fd8:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	781b      	ldrb	r3, [r3, #0]
 8007fe2:	009b      	lsls	r3, r3, #2
 8007fe4:	4413      	add	r3, r2
 8007fe6:	881b      	ldrh	r3, [r3, #0]
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ff2:	b29c      	uxth	r4, r3
 8007ff4:	687a      	ldr	r2, [r7, #4]
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	009b      	lsls	r3, r3, #2
 8007ffc:	441a      	add	r2, r3
 8007ffe:	4b96      	ldr	r3, [pc, #600]	; (8008258 <USB_ActivateEndpoint+0x568>)
 8008000:	4323      	orrs	r3, r4
 8008002:	b29b      	uxth	r3, r3
 8008004:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008006:	687c      	ldr	r4, [r7, #4]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800800e:	b29b      	uxth	r3, r3
 8008010:	441c      	add	r4, r3
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	781b      	ldrb	r3, [r3, #0]
 8008016:	011b      	lsls	r3, r3, #4
 8008018:	4423      	add	r3, r4
 800801a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800801e:	461c      	mov	r4, r3
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	891b      	ldrh	r3, [r3, #8]
 8008024:	085b      	lsrs	r3, r3, #1
 8008026:	b29b      	uxth	r3, r3
 8008028:	005b      	lsls	r3, r3, #1
 800802a:	b29b      	uxth	r3, r3
 800802c:	8023      	strh	r3, [r4, #0]
 800802e:	687c      	ldr	r4, [r7, #4]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008036:	b29b      	uxth	r3, r3
 8008038:	441c      	add	r4, r3
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	011b      	lsls	r3, r3, #4
 8008040:	4423      	add	r3, r4
 8008042:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8008046:	461c      	mov	r4, r3
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	895b      	ldrh	r3, [r3, #10]
 800804c:	085b      	lsrs	r3, r3, #1
 800804e:	b29b      	uxth	r3, r3
 8008050:	005b      	lsls	r3, r3, #1
 8008052:	b29b      	uxth	r3, r3
 8008054:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	785b      	ldrb	r3, [r3, #1]
 800805a:	2b00      	cmp	r3, #0
 800805c:	f040 8088 	bne.w	8008170 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	781b      	ldrb	r3, [r3, #0]
 8008066:	009b      	lsls	r3, r3, #2
 8008068:	4413      	add	r3, r2
 800806a:	881b      	ldrh	r3, [r3, #0]
 800806c:	b29c      	uxth	r4, r3
 800806e:	4623      	mov	r3, r4
 8008070:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008074:	2b00      	cmp	r3, #0
 8008076:	d014      	beq.n	80080a2 <USB_ActivateEndpoint+0x3b2>
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	781b      	ldrb	r3, [r3, #0]
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	4413      	add	r3, r2
 8008082:	881b      	ldrh	r3, [r3, #0]
 8008084:	b29b      	uxth	r3, r3
 8008086:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800808a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800808e:	b29c      	uxth	r4, r3
 8008090:	687a      	ldr	r2, [r7, #4]
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	781b      	ldrb	r3, [r3, #0]
 8008096:	009b      	lsls	r3, r3, #2
 8008098:	441a      	add	r2, r3
 800809a:	4b70      	ldr	r3, [pc, #448]	; (800825c <USB_ActivateEndpoint+0x56c>)
 800809c:	4323      	orrs	r3, r4
 800809e:	b29b      	uxth	r3, r3
 80080a0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80080a2:	687a      	ldr	r2, [r7, #4]
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	781b      	ldrb	r3, [r3, #0]
 80080a8:	009b      	lsls	r3, r3, #2
 80080aa:	4413      	add	r3, r2
 80080ac:	881b      	ldrh	r3, [r3, #0]
 80080ae:	b29c      	uxth	r4, r3
 80080b0:	4623      	mov	r3, r4
 80080b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d014      	beq.n	80080e4 <USB_ActivateEndpoint+0x3f4>
 80080ba:	687a      	ldr	r2, [r7, #4]
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	781b      	ldrb	r3, [r3, #0]
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	4413      	add	r3, r2
 80080c4:	881b      	ldrh	r3, [r3, #0]
 80080c6:	b29b      	uxth	r3, r3
 80080c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080d0:	b29c      	uxth	r4, r3
 80080d2:	687a      	ldr	r2, [r7, #4]
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	781b      	ldrb	r3, [r3, #0]
 80080d8:	009b      	lsls	r3, r3, #2
 80080da:	441a      	add	r2, r3
 80080dc:	4b60      	ldr	r3, [pc, #384]	; (8008260 <USB_ActivateEndpoint+0x570>)
 80080de:	4323      	orrs	r3, r4
 80080e0:	b29b      	uxth	r3, r3
 80080e2:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	781b      	ldrb	r3, [r3, #0]
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	4413      	add	r3, r2
 80080ee:	881b      	ldrh	r3, [r3, #0]
 80080f0:	b29b      	uxth	r3, r3
 80080f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080fa:	b29c      	uxth	r4, r3
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	781b      	ldrb	r3, [r3, #0]
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	441a      	add	r2, r3
 8008106:	4b56      	ldr	r3, [pc, #344]	; (8008260 <USB_ActivateEndpoint+0x570>)
 8008108:	4323      	orrs	r3, r4
 800810a:	b29b      	uxth	r3, r3
 800810c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	781b      	ldrb	r3, [r3, #0]
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	4413      	add	r3, r2
 8008118:	881b      	ldrh	r3, [r3, #0]
 800811a:	b29b      	uxth	r3, r3
 800811c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008120:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008124:	b29c      	uxth	r4, r3
 8008126:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800812a:	b29c      	uxth	r4, r3
 800812c:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8008130:	b29c      	uxth	r4, r3
 8008132:	687a      	ldr	r2, [r7, #4]
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	781b      	ldrb	r3, [r3, #0]
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	441a      	add	r2, r3
 800813c:	4b49      	ldr	r3, [pc, #292]	; (8008264 <USB_ActivateEndpoint+0x574>)
 800813e:	4323      	orrs	r3, r4
 8008140:	b29b      	uxth	r3, r3
 8008142:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	781b      	ldrb	r3, [r3, #0]
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	4413      	add	r3, r2
 800814e:	881b      	ldrh	r3, [r3, #0]
 8008150:	b29b      	uxth	r3, r3
 8008152:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008156:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800815a:	b29c      	uxth	r4, r3
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	009b      	lsls	r3, r3, #2
 8008164:	441a      	add	r2, r3
 8008166:	4b3f      	ldr	r3, [pc, #252]	; (8008264 <USB_ActivateEndpoint+0x574>)
 8008168:	4323      	orrs	r3, r4
 800816a:	b29b      	uxth	r3, r3
 800816c:	8013      	strh	r3, [r2, #0]
 800816e:	e0a5      	b.n	80082bc <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008170:	687a      	ldr	r2, [r7, #4]
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	009b      	lsls	r3, r3, #2
 8008178:	4413      	add	r3, r2
 800817a:	881b      	ldrh	r3, [r3, #0]
 800817c:	b29c      	uxth	r4, r3
 800817e:	4623      	mov	r3, r4
 8008180:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d014      	beq.n	80081b2 <USB_ActivateEndpoint+0x4c2>
 8008188:	687a      	ldr	r2, [r7, #4]
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4413      	add	r3, r2
 8008192:	881b      	ldrh	r3, [r3, #0]
 8008194:	b29b      	uxth	r3, r3
 8008196:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800819a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800819e:	b29c      	uxth	r4, r3
 80081a0:	687a      	ldr	r2, [r7, #4]
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	441a      	add	r2, r3
 80081aa:	4b2c      	ldr	r3, [pc, #176]	; (800825c <USB_ActivateEndpoint+0x56c>)
 80081ac:	4323      	orrs	r3, r4
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80081b2:	687a      	ldr	r2, [r7, #4]
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	781b      	ldrb	r3, [r3, #0]
 80081b8:	009b      	lsls	r3, r3, #2
 80081ba:	4413      	add	r3, r2
 80081bc:	881b      	ldrh	r3, [r3, #0]
 80081be:	b29c      	uxth	r4, r3
 80081c0:	4623      	mov	r3, r4
 80081c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d014      	beq.n	80081f4 <USB_ActivateEndpoint+0x504>
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	781b      	ldrb	r3, [r3, #0]
 80081d0:	009b      	lsls	r3, r3, #2
 80081d2:	4413      	add	r3, r2
 80081d4:	881b      	ldrh	r3, [r3, #0]
 80081d6:	b29b      	uxth	r3, r3
 80081d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081e0:	b29c      	uxth	r4, r3
 80081e2:	687a      	ldr	r2, [r7, #4]
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	781b      	ldrb	r3, [r3, #0]
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	441a      	add	r2, r3
 80081ec:	4b1c      	ldr	r3, [pc, #112]	; (8008260 <USB_ActivateEndpoint+0x570>)
 80081ee:	4323      	orrs	r3, r4
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80081f4:	687a      	ldr	r2, [r7, #4]
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	009b      	lsls	r3, r3, #2
 80081fc:	4413      	add	r3, r2
 80081fe:	881b      	ldrh	r3, [r3, #0]
 8008200:	b29b      	uxth	r3, r3
 8008202:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008206:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800820a:	b29c      	uxth	r4, r3
 800820c:	687a      	ldr	r2, [r7, #4]
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	781b      	ldrb	r3, [r3, #0]
 8008212:	009b      	lsls	r3, r3, #2
 8008214:	441a      	add	r2, r3
 8008216:	4b11      	ldr	r3, [pc, #68]	; (800825c <USB_ActivateEndpoint+0x56c>)
 8008218:	4323      	orrs	r3, r4
 800821a:	b29b      	uxth	r3, r3
 800821c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	78db      	ldrb	r3, [r3, #3]
 8008222:	2b01      	cmp	r3, #1
 8008224:	d020      	beq.n	8008268 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008226:	687a      	ldr	r2, [r7, #4]
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	781b      	ldrb	r3, [r3, #0]
 800822c:	009b      	lsls	r3, r3, #2
 800822e:	4413      	add	r3, r2
 8008230:	881b      	ldrh	r3, [r3, #0]
 8008232:	b29b      	uxth	r3, r3
 8008234:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008238:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800823c:	b29c      	uxth	r4, r3
 800823e:	f084 0320 	eor.w	r3, r4, #32
 8008242:	b29c      	uxth	r4, r3
 8008244:	687a      	ldr	r2, [r7, #4]
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	781b      	ldrb	r3, [r3, #0]
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	441a      	add	r2, r3
 800824e:	4b05      	ldr	r3, [pc, #20]	; (8008264 <USB_ActivateEndpoint+0x574>)
 8008250:	4323      	orrs	r3, r4
 8008252:	b29b      	uxth	r3, r3
 8008254:	8013      	strh	r3, [r2, #0]
 8008256:	e01c      	b.n	8008292 <USB_ActivateEndpoint+0x5a2>
 8008258:	ffff8180 	.word	0xffff8180
 800825c:	ffffc080 	.word	0xffffc080
 8008260:	ffff80c0 	.word	0xffff80c0
 8008264:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008268:	687a      	ldr	r2, [r7, #4]
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	781b      	ldrb	r3, [r3, #0]
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	4413      	add	r3, r2
 8008272:	881b      	ldrh	r3, [r3, #0]
 8008274:	b29b      	uxth	r3, r3
 8008276:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800827a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800827e:	b29c      	uxth	r4, r3
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	441a      	add	r2, r3
 800828a:	4b0f      	ldr	r3, [pc, #60]	; (80082c8 <USB_ActivateEndpoint+0x5d8>)
 800828c:	4323      	orrs	r3, r4
 800828e:	b29b      	uxth	r3, r3
 8008290:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008292:	687a      	ldr	r2, [r7, #4]
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	781b      	ldrb	r3, [r3, #0]
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	4413      	add	r3, r2
 800829c:	881b      	ldrh	r3, [r3, #0]
 800829e:	b29b      	uxth	r3, r3
 80082a0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80082a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082a8:	b29c      	uxth	r4, r3
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	441a      	add	r2, r3
 80082b4:	4b04      	ldr	r3, [pc, #16]	; (80082c8 <USB_ActivateEndpoint+0x5d8>)
 80082b6:	4323      	orrs	r3, r4
 80082b8:	b29b      	uxth	r3, r3
 80082ba:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80082bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3710      	adds	r7, #16
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bc90      	pop	{r4, r7}
 80082c6:	4770      	bx	lr
 80082c8:	ffff8080 	.word	0xffff8080

080082cc <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80082cc:	b490      	push	{r4, r7}
 80082ce:	b082      	sub	sp, #8
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	7b1b      	ldrb	r3, [r3, #12]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d171      	bne.n	80083c2 <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	785b      	ldrb	r3, [r3, #1]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d036      	beq.n	8008354 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80082e6:	687a      	ldr	r2, [r7, #4]
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	781b      	ldrb	r3, [r3, #0]
 80082ec:	009b      	lsls	r3, r3, #2
 80082ee:	4413      	add	r3, r2
 80082f0:	881b      	ldrh	r3, [r3, #0]
 80082f2:	b29c      	uxth	r4, r3
 80082f4:	4623      	mov	r3, r4
 80082f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d014      	beq.n	8008328 <USB_DeactivateEndpoint+0x5c>
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	781b      	ldrb	r3, [r3, #0]
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	4413      	add	r3, r2
 8008308:	881b      	ldrh	r3, [r3, #0]
 800830a:	b29b      	uxth	r3, r3
 800830c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008310:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008314:	b29c      	uxth	r4, r3
 8008316:	687a      	ldr	r2, [r7, #4]
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	781b      	ldrb	r3, [r3, #0]
 800831c:	009b      	lsls	r3, r3, #2
 800831e:	441a      	add	r2, r3
 8008320:	4b6b      	ldr	r3, [pc, #428]	; (80084d0 <USB_DeactivateEndpoint+0x204>)
 8008322:	4323      	orrs	r3, r4
 8008324:	b29b      	uxth	r3, r3
 8008326:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008328:	687a      	ldr	r2, [r7, #4]
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	009b      	lsls	r3, r3, #2
 8008330:	4413      	add	r3, r2
 8008332:	881b      	ldrh	r3, [r3, #0]
 8008334:	b29b      	uxth	r3, r3
 8008336:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800833a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800833e:	b29c      	uxth	r4, r3
 8008340:	687a      	ldr	r2, [r7, #4]
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	781b      	ldrb	r3, [r3, #0]
 8008346:	009b      	lsls	r3, r3, #2
 8008348:	441a      	add	r2, r3
 800834a:	4b62      	ldr	r3, [pc, #392]	; (80084d4 <USB_DeactivateEndpoint+0x208>)
 800834c:	4323      	orrs	r3, r4
 800834e:	b29b      	uxth	r3, r3
 8008350:	8013      	strh	r3, [r2, #0]
 8008352:	e144      	b.n	80085de <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	781b      	ldrb	r3, [r3, #0]
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	4413      	add	r3, r2
 800835e:	881b      	ldrh	r3, [r3, #0]
 8008360:	b29c      	uxth	r4, r3
 8008362:	4623      	mov	r3, r4
 8008364:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008368:	2b00      	cmp	r3, #0
 800836a:	d014      	beq.n	8008396 <USB_DeactivateEndpoint+0xca>
 800836c:	687a      	ldr	r2, [r7, #4]
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	781b      	ldrb	r3, [r3, #0]
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	4413      	add	r3, r2
 8008376:	881b      	ldrh	r3, [r3, #0]
 8008378:	b29b      	uxth	r3, r3
 800837a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800837e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008382:	b29c      	uxth	r4, r3
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	781b      	ldrb	r3, [r3, #0]
 800838a:	009b      	lsls	r3, r3, #2
 800838c:	441a      	add	r2, r3
 800838e:	4b52      	ldr	r3, [pc, #328]	; (80084d8 <USB_DeactivateEndpoint+0x20c>)
 8008390:	4323      	orrs	r3, r4
 8008392:	b29b      	uxth	r3, r3
 8008394:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008396:	687a      	ldr	r2, [r7, #4]
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	4413      	add	r3, r2
 80083a0:	881b      	ldrh	r3, [r3, #0]
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80083a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083ac:	b29c      	uxth	r4, r3
 80083ae:	687a      	ldr	r2, [r7, #4]
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	441a      	add	r2, r3
 80083b8:	4b46      	ldr	r3, [pc, #280]	; (80084d4 <USB_DeactivateEndpoint+0x208>)
 80083ba:	4323      	orrs	r3, r4
 80083bc:	b29b      	uxth	r3, r3
 80083be:	8013      	strh	r3, [r2, #0]
 80083c0:	e10d      	b.n	80085de <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	785b      	ldrb	r3, [r3, #1]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	f040 8088 	bne.w	80084dc <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80083cc:	687a      	ldr	r2, [r7, #4]
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	009b      	lsls	r3, r3, #2
 80083d4:	4413      	add	r3, r2
 80083d6:	881b      	ldrh	r3, [r3, #0]
 80083d8:	b29c      	uxth	r4, r3
 80083da:	4623      	mov	r3, r4
 80083dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d014      	beq.n	800840e <USB_DeactivateEndpoint+0x142>
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	4413      	add	r3, r2
 80083ee:	881b      	ldrh	r3, [r3, #0]
 80083f0:	b29b      	uxth	r3, r3
 80083f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80083f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083fa:	b29c      	uxth	r4, r3
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	781b      	ldrb	r3, [r3, #0]
 8008402:	009b      	lsls	r3, r3, #2
 8008404:	441a      	add	r2, r3
 8008406:	4b34      	ldr	r3, [pc, #208]	; (80084d8 <USB_DeactivateEndpoint+0x20c>)
 8008408:	4323      	orrs	r3, r4
 800840a:	b29b      	uxth	r3, r3
 800840c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800840e:	687a      	ldr	r2, [r7, #4]
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	781b      	ldrb	r3, [r3, #0]
 8008414:	009b      	lsls	r3, r3, #2
 8008416:	4413      	add	r3, r2
 8008418:	881b      	ldrh	r3, [r3, #0]
 800841a:	b29c      	uxth	r4, r3
 800841c:	4623      	mov	r3, r4
 800841e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008422:	2b00      	cmp	r3, #0
 8008424:	d014      	beq.n	8008450 <USB_DeactivateEndpoint+0x184>
 8008426:	687a      	ldr	r2, [r7, #4]
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	009b      	lsls	r3, r3, #2
 800842e:	4413      	add	r3, r2
 8008430:	881b      	ldrh	r3, [r3, #0]
 8008432:	b29b      	uxth	r3, r3
 8008434:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800843c:	b29c      	uxth	r4, r3
 800843e:	687a      	ldr	r2, [r7, #4]
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	781b      	ldrb	r3, [r3, #0]
 8008444:	009b      	lsls	r3, r3, #2
 8008446:	441a      	add	r2, r3
 8008448:	4b21      	ldr	r3, [pc, #132]	; (80084d0 <USB_DeactivateEndpoint+0x204>)
 800844a:	4323      	orrs	r3, r4
 800844c:	b29b      	uxth	r3, r3
 800844e:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	009b      	lsls	r3, r3, #2
 8008458:	4413      	add	r3, r2
 800845a:	881b      	ldrh	r3, [r3, #0]
 800845c:	b29b      	uxth	r3, r3
 800845e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008462:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008466:	b29c      	uxth	r4, r3
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	441a      	add	r2, r3
 8008472:	4b17      	ldr	r3, [pc, #92]	; (80084d0 <USB_DeactivateEndpoint+0x204>)
 8008474:	4323      	orrs	r3, r4
 8008476:	b29b      	uxth	r3, r3
 8008478:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	781b      	ldrb	r3, [r3, #0]
 8008480:	009b      	lsls	r3, r3, #2
 8008482:	4413      	add	r3, r2
 8008484:	881b      	ldrh	r3, [r3, #0]
 8008486:	b29b      	uxth	r3, r3
 8008488:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800848c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008490:	b29c      	uxth	r4, r3
 8008492:	687a      	ldr	r2, [r7, #4]
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	781b      	ldrb	r3, [r3, #0]
 8008498:	009b      	lsls	r3, r3, #2
 800849a:	441a      	add	r2, r3
 800849c:	4b0d      	ldr	r3, [pc, #52]	; (80084d4 <USB_DeactivateEndpoint+0x208>)
 800849e:	4323      	orrs	r3, r4
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80084a4:	687a      	ldr	r2, [r7, #4]
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	781b      	ldrb	r3, [r3, #0]
 80084aa:	009b      	lsls	r3, r3, #2
 80084ac:	4413      	add	r3, r2
 80084ae:	881b      	ldrh	r3, [r3, #0]
 80084b0:	b29b      	uxth	r3, r3
 80084b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084ba:	b29c      	uxth	r4, r3
 80084bc:	687a      	ldr	r2, [r7, #4]
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	781b      	ldrb	r3, [r3, #0]
 80084c2:	009b      	lsls	r3, r3, #2
 80084c4:	441a      	add	r2, r3
 80084c6:	4b03      	ldr	r3, [pc, #12]	; (80084d4 <USB_DeactivateEndpoint+0x208>)
 80084c8:	4323      	orrs	r3, r4
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	8013      	strh	r3, [r2, #0]
 80084ce:	e086      	b.n	80085de <USB_DeactivateEndpoint+0x312>
 80084d0:	ffff80c0 	.word	0xffff80c0
 80084d4:	ffff8080 	.word	0xffff8080
 80084d8:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80084dc:	687a      	ldr	r2, [r7, #4]
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	781b      	ldrb	r3, [r3, #0]
 80084e2:	009b      	lsls	r3, r3, #2
 80084e4:	4413      	add	r3, r2
 80084e6:	881b      	ldrh	r3, [r3, #0]
 80084e8:	b29c      	uxth	r4, r3
 80084ea:	4623      	mov	r3, r4
 80084ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d014      	beq.n	800851e <USB_DeactivateEndpoint+0x252>
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	781b      	ldrb	r3, [r3, #0]
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	4413      	add	r3, r2
 80084fe:	881b      	ldrh	r3, [r3, #0]
 8008500:	b29b      	uxth	r3, r3
 8008502:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008506:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800850a:	b29c      	uxth	r4, r3
 800850c:	687a      	ldr	r2, [r7, #4]
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	781b      	ldrb	r3, [r3, #0]
 8008512:	009b      	lsls	r3, r3, #2
 8008514:	441a      	add	r2, r3
 8008516:	4b35      	ldr	r3, [pc, #212]	; (80085ec <USB_DeactivateEndpoint+0x320>)
 8008518:	4323      	orrs	r3, r4
 800851a:	b29b      	uxth	r3, r3
 800851c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800851e:	687a      	ldr	r2, [r7, #4]
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	781b      	ldrb	r3, [r3, #0]
 8008524:	009b      	lsls	r3, r3, #2
 8008526:	4413      	add	r3, r2
 8008528:	881b      	ldrh	r3, [r3, #0]
 800852a:	b29c      	uxth	r4, r3
 800852c:	4623      	mov	r3, r4
 800852e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008532:	2b00      	cmp	r3, #0
 8008534:	d014      	beq.n	8008560 <USB_DeactivateEndpoint+0x294>
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	781b      	ldrb	r3, [r3, #0]
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	4413      	add	r3, r2
 8008540:	881b      	ldrh	r3, [r3, #0]
 8008542:	b29b      	uxth	r3, r3
 8008544:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008548:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800854c:	b29c      	uxth	r4, r3
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	009b      	lsls	r3, r3, #2
 8008556:	441a      	add	r2, r3
 8008558:	4b25      	ldr	r3, [pc, #148]	; (80085f0 <USB_DeactivateEndpoint+0x324>)
 800855a:	4323      	orrs	r3, r4
 800855c:	b29b      	uxth	r3, r3
 800855e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	781b      	ldrb	r3, [r3, #0]
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	4413      	add	r3, r2
 800856a:	881b      	ldrh	r3, [r3, #0]
 800856c:	b29b      	uxth	r3, r3
 800856e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008572:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008576:	b29c      	uxth	r4, r3
 8008578:	687a      	ldr	r2, [r7, #4]
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	009b      	lsls	r3, r3, #2
 8008580:	441a      	add	r2, r3
 8008582:	4b1a      	ldr	r3, [pc, #104]	; (80085ec <USB_DeactivateEndpoint+0x320>)
 8008584:	4323      	orrs	r3, r4
 8008586:	b29b      	uxth	r3, r3
 8008588:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800858a:	687a      	ldr	r2, [r7, #4]
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	009b      	lsls	r3, r3, #2
 8008592:	4413      	add	r3, r2
 8008594:	881b      	ldrh	r3, [r3, #0]
 8008596:	b29b      	uxth	r3, r3
 8008598:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800859c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085a0:	b29c      	uxth	r4, r3
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	781b      	ldrb	r3, [r3, #0]
 80085a8:	009b      	lsls	r3, r3, #2
 80085aa:	441a      	add	r2, r3
 80085ac:	4b11      	ldr	r3, [pc, #68]	; (80085f4 <USB_DeactivateEndpoint+0x328>)
 80085ae:	4323      	orrs	r3, r4
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	781b      	ldrb	r3, [r3, #0]
 80085ba:	009b      	lsls	r3, r3, #2
 80085bc:	4413      	add	r3, r2
 80085be:	881b      	ldrh	r3, [r3, #0]
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80085c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085ca:	b29c      	uxth	r4, r3
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	009b      	lsls	r3, r3, #2
 80085d4:	441a      	add	r2, r3
 80085d6:	4b07      	ldr	r3, [pc, #28]	; (80085f4 <USB_DeactivateEndpoint+0x328>)
 80085d8:	4323      	orrs	r3, r4
 80085da:	b29b      	uxth	r3, r3
 80085dc:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80085de:	2300      	movs	r3, #0
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3708      	adds	r7, #8
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bc90      	pop	{r4, r7}
 80085e8:	4770      	bx	lr
 80085ea:	bf00      	nop
 80085ec:	ffffc080 	.word	0xffffc080
 80085f0:	ffff80c0 	.word	0xffff80c0
 80085f4:	ffff8080 	.word	0xffff8080

080085f8 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80085f8:	b590      	push	{r4, r7, lr}
 80085fa:	b08d      	sub	sp, #52	; 0x34
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
 8008600:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	785b      	ldrb	r3, [r3, #1]
 8008606:	2b01      	cmp	r3, #1
 8008608:	f040 8160 	bne.w	80088cc <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	699a      	ldr	r2, [r3, #24]
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	691b      	ldr	r3, [r3, #16]
 8008614:	429a      	cmp	r2, r3
 8008616:	d909      	bls.n	800862c <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	691b      	ldr	r3, [r3, #16]
 800861c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	699a      	ldr	r2, [r3, #24]
 8008622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008624:	1ad2      	subs	r2, r2, r3
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	619a      	str	r2, [r3, #24]
 800862a:	e005      	b.n	8008638 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	699b      	ldr	r3, [r3, #24]
 8008630:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	2200      	movs	r2, #0
 8008636:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	7b1b      	ldrb	r3, [r3, #12]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d119      	bne.n	8008674 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	6959      	ldr	r1, [r3, #20]
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	88da      	ldrh	r2, [r3, #6]
 8008648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800864a:	b29b      	uxth	r3, r3
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 fba2 	bl	8008d96 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008652:	687c      	ldr	r4, [r7, #4]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800865a:	b29b      	uxth	r3, r3
 800865c:	441c      	add	r4, r3
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	781b      	ldrb	r3, [r3, #0]
 8008662:	011b      	lsls	r3, r3, #4
 8008664:	4423      	add	r3, r4
 8008666:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800866a:	461c      	mov	r4, r3
 800866c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800866e:	b29b      	uxth	r3, r3
 8008670:	8023      	strh	r3, [r4, #0]
 8008672:	e10f      	b.n	8008894 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008674:	687a      	ldr	r2, [r7, #4]
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	781b      	ldrb	r3, [r3, #0]
 800867a:	009b      	lsls	r3, r3, #2
 800867c:	4413      	add	r3, r2
 800867e:	881b      	ldrh	r3, [r3, #0]
 8008680:	b29b      	uxth	r3, r3
 8008682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008686:	2b00      	cmp	r3, #0
 8008688:	d065      	beq.n	8008756 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800868a:	687c      	ldr	r4, [r7, #4]
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	785b      	ldrb	r3, [r3, #1]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d148      	bne.n	8008726 <USB_EPStartXfer+0x12e>
 8008694:	687c      	ldr	r4, [r7, #4]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800869c:	b29b      	uxth	r3, r3
 800869e:	441c      	add	r4, r3
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	011b      	lsls	r3, r3, #4
 80086a6:	4423      	add	r3, r4
 80086a8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80086ac:	461c      	mov	r4, r3
 80086ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d10e      	bne.n	80086d2 <USB_EPStartXfer+0xda>
 80086b4:	8823      	ldrh	r3, [r4, #0]
 80086b6:	b29b      	uxth	r3, r3
 80086b8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80086bc:	b29b      	uxth	r3, r3
 80086be:	8023      	strh	r3, [r4, #0]
 80086c0:	8823      	ldrh	r3, [r4, #0]
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	8023      	strh	r3, [r4, #0]
 80086d0:	e03d      	b.n	800874e <USB_EPStartXfer+0x156>
 80086d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086d4:	2b3e      	cmp	r3, #62	; 0x3e
 80086d6:	d810      	bhi.n	80086fa <USB_EPStartXfer+0x102>
 80086d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086da:	085b      	lsrs	r3, r3, #1
 80086dc:	627b      	str	r3, [r7, #36]	; 0x24
 80086de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086e0:	f003 0301 	and.w	r3, r3, #1
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d002      	beq.n	80086ee <USB_EPStartXfer+0xf6>
 80086e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ea:	3301      	adds	r3, #1
 80086ec:	627b      	str	r3, [r7, #36]	; 0x24
 80086ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	029b      	lsls	r3, r3, #10
 80086f4:	b29b      	uxth	r3, r3
 80086f6:	8023      	strh	r3, [r4, #0]
 80086f8:	e029      	b.n	800874e <USB_EPStartXfer+0x156>
 80086fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086fc:	095b      	lsrs	r3, r3, #5
 80086fe:	627b      	str	r3, [r7, #36]	; 0x24
 8008700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008702:	f003 031f 	and.w	r3, r3, #31
 8008706:	2b00      	cmp	r3, #0
 8008708:	d102      	bne.n	8008710 <USB_EPStartXfer+0x118>
 800870a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870c:	3b01      	subs	r3, #1
 800870e:	627b      	str	r3, [r7, #36]	; 0x24
 8008710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008712:	b29b      	uxth	r3, r3
 8008714:	029b      	lsls	r3, r3, #10
 8008716:	b29b      	uxth	r3, r3
 8008718:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800871c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008720:	b29b      	uxth	r3, r3
 8008722:	8023      	strh	r3, [r4, #0]
 8008724:	e013      	b.n	800874e <USB_EPStartXfer+0x156>
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	785b      	ldrb	r3, [r3, #1]
 800872a:	2b01      	cmp	r3, #1
 800872c:	d10f      	bne.n	800874e <USB_EPStartXfer+0x156>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008734:	b29b      	uxth	r3, r3
 8008736:	441c      	add	r4, r3
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	781b      	ldrb	r3, [r3, #0]
 800873c:	011b      	lsls	r3, r3, #4
 800873e:	4423      	add	r3, r4
 8008740:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008744:	60fb      	str	r3, [r7, #12]
 8008746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008748:	b29a      	uxth	r2, r3
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	895b      	ldrh	r3, [r3, #10]
 8008752:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8008754:	e063      	b.n	800881e <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	785b      	ldrb	r3, [r3, #1]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d148      	bne.n	80087f0 <USB_EPStartXfer+0x1f8>
 800875e:	687c      	ldr	r4, [r7, #4]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008766:	b29b      	uxth	r3, r3
 8008768:	441c      	add	r4, r3
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	011b      	lsls	r3, r3, #4
 8008770:	4423      	add	r3, r4
 8008772:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008776:	461c      	mov	r4, r3
 8008778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800877a:	2b00      	cmp	r3, #0
 800877c:	d10e      	bne.n	800879c <USB_EPStartXfer+0x1a4>
 800877e:	8823      	ldrh	r3, [r4, #0]
 8008780:	b29b      	uxth	r3, r3
 8008782:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008786:	b29b      	uxth	r3, r3
 8008788:	8023      	strh	r3, [r4, #0]
 800878a:	8823      	ldrh	r3, [r4, #0]
 800878c:	b29b      	uxth	r3, r3
 800878e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008792:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008796:	b29b      	uxth	r3, r3
 8008798:	8023      	strh	r3, [r4, #0]
 800879a:	e03d      	b.n	8008818 <USB_EPStartXfer+0x220>
 800879c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800879e:	2b3e      	cmp	r3, #62	; 0x3e
 80087a0:	d810      	bhi.n	80087c4 <USB_EPStartXfer+0x1cc>
 80087a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087a4:	085b      	lsrs	r3, r3, #1
 80087a6:	623b      	str	r3, [r7, #32]
 80087a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087aa:	f003 0301 	and.w	r3, r3, #1
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d002      	beq.n	80087b8 <USB_EPStartXfer+0x1c0>
 80087b2:	6a3b      	ldr	r3, [r7, #32]
 80087b4:	3301      	adds	r3, #1
 80087b6:	623b      	str	r3, [r7, #32]
 80087b8:	6a3b      	ldr	r3, [r7, #32]
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	029b      	lsls	r3, r3, #10
 80087be:	b29b      	uxth	r3, r3
 80087c0:	8023      	strh	r3, [r4, #0]
 80087c2:	e029      	b.n	8008818 <USB_EPStartXfer+0x220>
 80087c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087c6:	095b      	lsrs	r3, r3, #5
 80087c8:	623b      	str	r3, [r7, #32]
 80087ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087cc:	f003 031f 	and.w	r3, r3, #31
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d102      	bne.n	80087da <USB_EPStartXfer+0x1e2>
 80087d4:	6a3b      	ldr	r3, [r7, #32]
 80087d6:	3b01      	subs	r3, #1
 80087d8:	623b      	str	r3, [r7, #32]
 80087da:	6a3b      	ldr	r3, [r7, #32]
 80087dc:	b29b      	uxth	r3, r3
 80087de:	029b      	lsls	r3, r3, #10
 80087e0:	b29b      	uxth	r3, r3
 80087e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	8023      	strh	r3, [r4, #0]
 80087ee:	e013      	b.n	8008818 <USB_EPStartXfer+0x220>
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	785b      	ldrb	r3, [r3, #1]
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	d10f      	bne.n	8008818 <USB_EPStartXfer+0x220>
 80087f8:	687c      	ldr	r4, [r7, #4]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008800:	b29b      	uxth	r3, r3
 8008802:	441c      	add	r4, r3
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	781b      	ldrb	r3, [r3, #0]
 8008808:	011b      	lsls	r3, r3, #4
 800880a:	4423      	add	r3, r4
 800880c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008810:	461c      	mov	r4, r3
 8008812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008814:	b29b      	uxth	r3, r3
 8008816:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	891b      	ldrh	r3, [r3, #8]
 800881c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	6959      	ldr	r1, [r3, #20]
 8008822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008824:	b29b      	uxth	r3, r3
 8008826:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f000 fab4 	bl	8008d96 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	785b      	ldrb	r3, [r3, #1]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d115      	bne.n	8008862 <USB_EPStartXfer+0x26a>
 8008836:	687a      	ldr	r2, [r7, #4]
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	009b      	lsls	r3, r3, #2
 800883e:	4413      	add	r3, r2
 8008840:	881b      	ldrh	r3, [r3, #0]
 8008842:	b29b      	uxth	r3, r3
 8008844:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008848:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800884c:	b29c      	uxth	r4, r3
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	009b      	lsls	r3, r3, #2
 8008856:	441a      	add	r2, r3
 8008858:	4b9a      	ldr	r3, [pc, #616]	; (8008ac4 <USB_EPStartXfer+0x4cc>)
 800885a:	4323      	orrs	r3, r4
 800885c:	b29b      	uxth	r3, r3
 800885e:	8013      	strh	r3, [r2, #0]
 8008860:	e018      	b.n	8008894 <USB_EPStartXfer+0x29c>
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	785b      	ldrb	r3, [r3, #1]
 8008866:	2b01      	cmp	r3, #1
 8008868:	d114      	bne.n	8008894 <USB_EPStartXfer+0x29c>
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	781b      	ldrb	r3, [r3, #0]
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	4413      	add	r3, r2
 8008874:	881b      	ldrh	r3, [r3, #0]
 8008876:	b29b      	uxth	r3, r3
 8008878:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800887c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008880:	b29c      	uxth	r4, r3
 8008882:	687a      	ldr	r2, [r7, #4]
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	781b      	ldrb	r3, [r3, #0]
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	441a      	add	r2, r3
 800888c:	4b8e      	ldr	r3, [pc, #568]	; (8008ac8 <USB_EPStartXfer+0x4d0>)
 800888e:	4323      	orrs	r3, r4
 8008890:	b29b      	uxth	r3, r3
 8008892:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008894:	687a      	ldr	r2, [r7, #4]
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	781b      	ldrb	r3, [r3, #0]
 800889a:	009b      	lsls	r3, r3, #2
 800889c:	4413      	add	r3, r2
 800889e:	881b      	ldrh	r3, [r3, #0]
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088aa:	b29c      	uxth	r4, r3
 80088ac:	f084 0310 	eor.w	r3, r4, #16
 80088b0:	b29c      	uxth	r4, r3
 80088b2:	f084 0320 	eor.w	r3, r4, #32
 80088b6:	b29c      	uxth	r4, r3
 80088b8:	687a      	ldr	r2, [r7, #4]
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	781b      	ldrb	r3, [r3, #0]
 80088be:	009b      	lsls	r3, r3, #2
 80088c0:	441a      	add	r2, r3
 80088c2:	4b82      	ldr	r3, [pc, #520]	; (8008acc <USB_EPStartXfer+0x4d4>)
 80088c4:	4323      	orrs	r3, r4
 80088c6:	b29b      	uxth	r3, r3
 80088c8:	8013      	strh	r3, [r2, #0]
 80088ca:	e146      	b.n	8008b5a <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	699a      	ldr	r2, [r3, #24]
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	691b      	ldr	r3, [r3, #16]
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d909      	bls.n	80088ec <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	691b      	ldr	r3, [r3, #16]
 80088dc:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	699a      	ldr	r2, [r3, #24]
 80088e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088e4:	1ad2      	subs	r2, r2, r3
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	619a      	str	r2, [r3, #24]
 80088ea:	e005      	b.n	80088f8 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	699b      	ldr	r3, [r3, #24]
 80088f0:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	2200      	movs	r2, #0
 80088f6:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	7b1b      	ldrb	r3, [r3, #12]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d148      	bne.n	8008992 <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008900:	687c      	ldr	r4, [r7, #4]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008908:	b29b      	uxth	r3, r3
 800890a:	441c      	add	r4, r3
 800890c:	683b      	ldr	r3, [r7, #0]
 800890e:	781b      	ldrb	r3, [r3, #0]
 8008910:	011b      	lsls	r3, r3, #4
 8008912:	4423      	add	r3, r4
 8008914:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008918:	461c      	mov	r4, r3
 800891a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800891c:	2b00      	cmp	r3, #0
 800891e:	d10e      	bne.n	800893e <USB_EPStartXfer+0x346>
 8008920:	8823      	ldrh	r3, [r4, #0]
 8008922:	b29b      	uxth	r3, r3
 8008924:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008928:	b29b      	uxth	r3, r3
 800892a:	8023      	strh	r3, [r4, #0]
 800892c:	8823      	ldrh	r3, [r4, #0]
 800892e:	b29b      	uxth	r3, r3
 8008930:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008934:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008938:	b29b      	uxth	r3, r3
 800893a:	8023      	strh	r3, [r4, #0]
 800893c:	e0f2      	b.n	8008b24 <USB_EPStartXfer+0x52c>
 800893e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008940:	2b3e      	cmp	r3, #62	; 0x3e
 8008942:	d810      	bhi.n	8008966 <USB_EPStartXfer+0x36e>
 8008944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008946:	085b      	lsrs	r3, r3, #1
 8008948:	61fb      	str	r3, [r7, #28]
 800894a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800894c:	f003 0301 	and.w	r3, r3, #1
 8008950:	2b00      	cmp	r3, #0
 8008952:	d002      	beq.n	800895a <USB_EPStartXfer+0x362>
 8008954:	69fb      	ldr	r3, [r7, #28]
 8008956:	3301      	adds	r3, #1
 8008958:	61fb      	str	r3, [r7, #28]
 800895a:	69fb      	ldr	r3, [r7, #28]
 800895c:	b29b      	uxth	r3, r3
 800895e:	029b      	lsls	r3, r3, #10
 8008960:	b29b      	uxth	r3, r3
 8008962:	8023      	strh	r3, [r4, #0]
 8008964:	e0de      	b.n	8008b24 <USB_EPStartXfer+0x52c>
 8008966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008968:	095b      	lsrs	r3, r3, #5
 800896a:	61fb      	str	r3, [r7, #28]
 800896c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800896e:	f003 031f 	and.w	r3, r3, #31
 8008972:	2b00      	cmp	r3, #0
 8008974:	d102      	bne.n	800897c <USB_EPStartXfer+0x384>
 8008976:	69fb      	ldr	r3, [r7, #28]
 8008978:	3b01      	subs	r3, #1
 800897a:	61fb      	str	r3, [r7, #28]
 800897c:	69fb      	ldr	r3, [r7, #28]
 800897e:	b29b      	uxth	r3, r3
 8008980:	029b      	lsls	r3, r3, #10
 8008982:	b29b      	uxth	r3, r3
 8008984:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008988:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800898c:	b29b      	uxth	r3, r3
 800898e:	8023      	strh	r3, [r4, #0]
 8008990:	e0c8      	b.n	8008b24 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	785b      	ldrb	r3, [r3, #1]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d148      	bne.n	8008a2c <USB_EPStartXfer+0x434>
 800899a:	687c      	ldr	r4, [r7, #4]
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80089a2:	b29b      	uxth	r3, r3
 80089a4:	441c      	add	r4, r3
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	781b      	ldrb	r3, [r3, #0]
 80089aa:	011b      	lsls	r3, r3, #4
 80089ac:	4423      	add	r3, r4
 80089ae:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80089b2:	461c      	mov	r4, r3
 80089b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d10e      	bne.n	80089d8 <USB_EPStartXfer+0x3e0>
 80089ba:	8823      	ldrh	r3, [r4, #0]
 80089bc:	b29b      	uxth	r3, r3
 80089be:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80089c2:	b29b      	uxth	r3, r3
 80089c4:	8023      	strh	r3, [r4, #0]
 80089c6:	8823      	ldrh	r3, [r4, #0]
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	8023      	strh	r3, [r4, #0]
 80089d6:	e03d      	b.n	8008a54 <USB_EPStartXfer+0x45c>
 80089d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089da:	2b3e      	cmp	r3, #62	; 0x3e
 80089dc:	d810      	bhi.n	8008a00 <USB_EPStartXfer+0x408>
 80089de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089e0:	085b      	lsrs	r3, r3, #1
 80089e2:	61bb      	str	r3, [r7, #24]
 80089e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089e6:	f003 0301 	and.w	r3, r3, #1
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d002      	beq.n	80089f4 <USB_EPStartXfer+0x3fc>
 80089ee:	69bb      	ldr	r3, [r7, #24]
 80089f0:	3301      	adds	r3, #1
 80089f2:	61bb      	str	r3, [r7, #24]
 80089f4:	69bb      	ldr	r3, [r7, #24]
 80089f6:	b29b      	uxth	r3, r3
 80089f8:	029b      	lsls	r3, r3, #10
 80089fa:	b29b      	uxth	r3, r3
 80089fc:	8023      	strh	r3, [r4, #0]
 80089fe:	e029      	b.n	8008a54 <USB_EPStartXfer+0x45c>
 8008a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a02:	095b      	lsrs	r3, r3, #5
 8008a04:	61bb      	str	r3, [r7, #24]
 8008a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a08:	f003 031f 	and.w	r3, r3, #31
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d102      	bne.n	8008a16 <USB_EPStartXfer+0x41e>
 8008a10:	69bb      	ldr	r3, [r7, #24]
 8008a12:	3b01      	subs	r3, #1
 8008a14:	61bb      	str	r3, [r7, #24]
 8008a16:	69bb      	ldr	r3, [r7, #24]
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	029b      	lsls	r3, r3, #10
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a26:	b29b      	uxth	r3, r3
 8008a28:	8023      	strh	r3, [r4, #0]
 8008a2a:	e013      	b.n	8008a54 <USB_EPStartXfer+0x45c>
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	785b      	ldrb	r3, [r3, #1]
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d10f      	bne.n	8008a54 <USB_EPStartXfer+0x45c>
 8008a34:	687c      	ldr	r4, [r7, #4]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	441c      	add	r4, r3
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	781b      	ldrb	r3, [r3, #0]
 8008a44:	011b      	lsls	r3, r3, #4
 8008a46:	4423      	add	r3, r4
 8008a48:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008a4c:	461c      	mov	r4, r3
 8008a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	8023      	strh	r3, [r4, #0]
 8008a54:	687c      	ldr	r4, [r7, #4]
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	785b      	ldrb	r3, [r3, #1]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d14e      	bne.n	8008afc <USB_EPStartXfer+0x504>
 8008a5e:	687c      	ldr	r4, [r7, #4]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a66:	b29b      	uxth	r3, r3
 8008a68:	441c      	add	r4, r3
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	781b      	ldrb	r3, [r3, #0]
 8008a6e:	011b      	lsls	r3, r3, #4
 8008a70:	4423      	add	r3, r4
 8008a72:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008a76:	461c      	mov	r4, r3
 8008a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d10e      	bne.n	8008a9c <USB_EPStartXfer+0x4a4>
 8008a7e:	8823      	ldrh	r3, [r4, #0]
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008a86:	b29b      	uxth	r3, r3
 8008a88:	8023      	strh	r3, [r4, #0]
 8008a8a:	8823      	ldrh	r3, [r4, #0]
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a96:	b29b      	uxth	r3, r3
 8008a98:	8023      	strh	r3, [r4, #0]
 8008a9a:	e043      	b.n	8008b24 <USB_EPStartXfer+0x52c>
 8008a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a9e:	2b3e      	cmp	r3, #62	; 0x3e
 8008aa0:	d816      	bhi.n	8008ad0 <USB_EPStartXfer+0x4d8>
 8008aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa4:	085b      	lsrs	r3, r3, #1
 8008aa6:	617b      	str	r3, [r7, #20]
 8008aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aaa:	f003 0301 	and.w	r3, r3, #1
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d002      	beq.n	8008ab8 <USB_EPStartXfer+0x4c0>
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	3301      	adds	r3, #1
 8008ab6:	617b      	str	r3, [r7, #20]
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	b29b      	uxth	r3, r3
 8008abc:	029b      	lsls	r3, r3, #10
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	8023      	strh	r3, [r4, #0]
 8008ac2:	e02f      	b.n	8008b24 <USB_EPStartXfer+0x52c>
 8008ac4:	ffff80c0 	.word	0xffff80c0
 8008ac8:	ffffc080 	.word	0xffffc080
 8008acc:	ffff8080 	.word	0xffff8080
 8008ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ad2:	095b      	lsrs	r3, r3, #5
 8008ad4:	617b      	str	r3, [r7, #20]
 8008ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ad8:	f003 031f 	and.w	r3, r3, #31
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d102      	bne.n	8008ae6 <USB_EPStartXfer+0x4ee>
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	3b01      	subs	r3, #1
 8008ae4:	617b      	str	r3, [r7, #20]
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	029b      	lsls	r3, r3, #10
 8008aec:	b29b      	uxth	r3, r3
 8008aee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008af2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008af6:	b29b      	uxth	r3, r3
 8008af8:	8023      	strh	r3, [r4, #0]
 8008afa:	e013      	b.n	8008b24 <USB_EPStartXfer+0x52c>
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	785b      	ldrb	r3, [r3, #1]
 8008b00:	2b01      	cmp	r3, #1
 8008b02:	d10f      	bne.n	8008b24 <USB_EPStartXfer+0x52c>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	441c      	add	r4, r3
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	781b      	ldrb	r3, [r3, #0]
 8008b12:	011b      	lsls	r3, r3, #4
 8008b14:	4423      	add	r3, r4
 8008b16:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008b1a:	613b      	str	r3, [r7, #16]
 8008b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b1e:	b29a      	uxth	r2, r3
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008b24:	687a      	ldr	r2, [r7, #4]
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	781b      	ldrb	r3, [r3, #0]
 8008b2a:	009b      	lsls	r3, r3, #2
 8008b2c:	4413      	add	r3, r2
 8008b2e:	881b      	ldrh	r3, [r3, #0]
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b3a:	b29c      	uxth	r4, r3
 8008b3c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8008b40:	b29c      	uxth	r4, r3
 8008b42:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8008b46:	b29c      	uxth	r4, r3
 8008b48:	687a      	ldr	r2, [r7, #4]
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	781b      	ldrb	r3, [r3, #0]
 8008b4e:	009b      	lsls	r3, r3, #2
 8008b50:	441a      	add	r2, r3
 8008b52:	4b04      	ldr	r3, [pc, #16]	; (8008b64 <USB_EPStartXfer+0x56c>)
 8008b54:	4323      	orrs	r3, r4
 8008b56:	b29b      	uxth	r3, r3
 8008b58:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008b5a:	2300      	movs	r3, #0
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3734      	adds	r7, #52	; 0x34
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd90      	pop	{r4, r7, pc}
 8008b64:	ffff8080 	.word	0xffff8080

08008b68 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008b68:	b490      	push	{r4, r7}
 8008b6a:	b082      	sub	sp, #8
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	785b      	ldrb	r3, [r3, #1]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d018      	beq.n	8008bac <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008b7a:	687a      	ldr	r2, [r7, #4]
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	781b      	ldrb	r3, [r3, #0]
 8008b80:	009b      	lsls	r3, r3, #2
 8008b82:	4413      	add	r3, r2
 8008b84:	881b      	ldrh	r3, [r3, #0]
 8008b86:	b29b      	uxth	r3, r3
 8008b88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b90:	b29c      	uxth	r4, r3
 8008b92:	f084 0310 	eor.w	r3, r4, #16
 8008b96:	b29c      	uxth	r4, r3
 8008b98:	687a      	ldr	r2, [r7, #4]
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	781b      	ldrb	r3, [r3, #0]
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	441a      	add	r2, r3
 8008ba2:	4b11      	ldr	r3, [pc, #68]	; (8008be8 <USB_EPSetStall+0x80>)
 8008ba4:	4323      	orrs	r3, r4
 8008ba6:	b29b      	uxth	r3, r3
 8008ba8:	8013      	strh	r3, [r2, #0]
 8008baa:	e017      	b.n	8008bdc <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008bac:	687a      	ldr	r2, [r7, #4]
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	009b      	lsls	r3, r3, #2
 8008bb4:	4413      	add	r3, r2
 8008bb6:	881b      	ldrh	r3, [r3, #0]
 8008bb8:	b29b      	uxth	r3, r3
 8008bba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bc2:	b29c      	uxth	r4, r3
 8008bc4:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8008bc8:	b29c      	uxth	r4, r3
 8008bca:	687a      	ldr	r2, [r7, #4]
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	781b      	ldrb	r3, [r3, #0]
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	441a      	add	r2, r3
 8008bd4:	4b04      	ldr	r3, [pc, #16]	; (8008be8 <USB_EPSetStall+0x80>)
 8008bd6:	4323      	orrs	r3, r4
 8008bd8:	b29b      	uxth	r3, r3
 8008bda:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008bdc:	2300      	movs	r3, #0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3708      	adds	r7, #8
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bc90      	pop	{r4, r7}
 8008be6:	4770      	bx	lr
 8008be8:	ffff8080 	.word	0xffff8080

08008bec <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008bec:	b490      	push	{r4, r7}
 8008bee:	b082      	sub	sp, #8
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	7b1b      	ldrb	r3, [r3, #12]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d17d      	bne.n	8008cfa <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	785b      	ldrb	r3, [r3, #1]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d03d      	beq.n	8008c82 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008c06:	687a      	ldr	r2, [r7, #4]
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	781b      	ldrb	r3, [r3, #0]
 8008c0c:	009b      	lsls	r3, r3, #2
 8008c0e:	4413      	add	r3, r2
 8008c10:	881b      	ldrh	r3, [r3, #0]
 8008c12:	b29c      	uxth	r4, r3
 8008c14:	4623      	mov	r3, r4
 8008c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d014      	beq.n	8008c48 <USB_EPClearStall+0x5c>
 8008c1e:	687a      	ldr	r2, [r7, #4]
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	781b      	ldrb	r3, [r3, #0]
 8008c24:	009b      	lsls	r3, r3, #2
 8008c26:	4413      	add	r3, r2
 8008c28:	881b      	ldrh	r3, [r3, #0]
 8008c2a:	b29b      	uxth	r3, r3
 8008c2c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c34:	b29c      	uxth	r4, r3
 8008c36:	687a      	ldr	r2, [r7, #4]
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	781b      	ldrb	r3, [r3, #0]
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	441a      	add	r2, r3
 8008c40:	4b31      	ldr	r3, [pc, #196]	; (8008d08 <USB_EPClearStall+0x11c>)
 8008c42:	4323      	orrs	r3, r4
 8008c44:	b29b      	uxth	r3, r3
 8008c46:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	78db      	ldrb	r3, [r3, #3]
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	d054      	beq.n	8008cfa <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008c50:	687a      	ldr	r2, [r7, #4]
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	781b      	ldrb	r3, [r3, #0]
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	4413      	add	r3, r2
 8008c5a:	881b      	ldrh	r3, [r3, #0]
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c66:	b29c      	uxth	r4, r3
 8008c68:	f084 0320 	eor.w	r3, r4, #32
 8008c6c:	b29c      	uxth	r4, r3
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	009b      	lsls	r3, r3, #2
 8008c76:	441a      	add	r2, r3
 8008c78:	4b24      	ldr	r3, [pc, #144]	; (8008d0c <USB_EPClearStall+0x120>)
 8008c7a:	4323      	orrs	r3, r4
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	8013      	strh	r3, [r2, #0]
 8008c80:	e03b      	b.n	8008cfa <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	781b      	ldrb	r3, [r3, #0]
 8008c88:	009b      	lsls	r3, r3, #2
 8008c8a:	4413      	add	r3, r2
 8008c8c:	881b      	ldrh	r3, [r3, #0]
 8008c8e:	b29c      	uxth	r4, r3
 8008c90:	4623      	mov	r3, r4
 8008c92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d014      	beq.n	8008cc4 <USB_EPClearStall+0xd8>
 8008c9a:	687a      	ldr	r2, [r7, #4]
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	781b      	ldrb	r3, [r3, #0]
 8008ca0:	009b      	lsls	r3, r3, #2
 8008ca2:	4413      	add	r3, r2
 8008ca4:	881b      	ldrh	r3, [r3, #0]
 8008ca6:	b29b      	uxth	r3, r3
 8008ca8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cb0:	b29c      	uxth	r4, r3
 8008cb2:	687a      	ldr	r2, [r7, #4]
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	441a      	add	r2, r3
 8008cbc:	4b14      	ldr	r3, [pc, #80]	; (8008d10 <USB_EPClearStall+0x124>)
 8008cbe:	4323      	orrs	r3, r4
 8008cc0:	b29b      	uxth	r3, r3
 8008cc2:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	009b      	lsls	r3, r3, #2
 8008ccc:	4413      	add	r3, r2
 8008cce:	881b      	ldrh	r3, [r3, #0]
 8008cd0:	b29b      	uxth	r3, r3
 8008cd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cda:	b29c      	uxth	r4, r3
 8008cdc:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8008ce0:	b29c      	uxth	r4, r3
 8008ce2:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8008ce6:	b29c      	uxth	r4, r3
 8008ce8:	687a      	ldr	r2, [r7, #4]
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	781b      	ldrb	r3, [r3, #0]
 8008cee:	009b      	lsls	r3, r3, #2
 8008cf0:	441a      	add	r2, r3
 8008cf2:	4b06      	ldr	r3, [pc, #24]	; (8008d0c <USB_EPClearStall+0x120>)
 8008cf4:	4323      	orrs	r3, r4
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008cfa:	2300      	movs	r3, #0
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3708      	adds	r7, #8
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bc90      	pop	{r4, r7}
 8008d04:	4770      	bx	lr
 8008d06:	bf00      	nop
 8008d08:	ffff80c0 	.word	0xffff80c0
 8008d0c:	ffff8080 	.word	0xffff8080
 8008d10:	ffffc080 	.word	0xffffc080

08008d14 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008d14:	b480      	push	{r7}
 8008d16:	b083      	sub	sp, #12
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
 8008d1c:	460b      	mov	r3, r1
 8008d1e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008d20:	78fb      	ldrb	r3, [r7, #3]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d103      	bne.n	8008d2e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2280      	movs	r2, #128	; 0x80
 8008d2a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008d2e:	2300      	movs	r3, #0
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	370c      	adds	r7, #12
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bc80      	pop	{r7}
 8008d38:	4770      	bx	lr

08008d3a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008d3a:	b480      	push	{r7}
 8008d3c:	b083      	sub	sp, #12
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008d42:	2300      	movs	r3, #0
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	370c      	adds	r7, #12
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bc80      	pop	{r7}
 8008d4c:	4770      	bx	lr

08008d4e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8008d4e:	b480      	push	{r7}
 8008d50:	b083      	sub	sp, #12
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008d56:	2300      	movs	r3, #0
}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	370c      	adds	r7, #12
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bc80      	pop	{r7}
 8008d60:	4770      	bx	lr

08008d62 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8008d62:	b480      	push	{r7}
 8008d64:	b085      	sub	sp, #20
 8008d66:	af00      	add	r7, sp, #0
 8008d68:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008d70:	b29b      	uxth	r3, r3
 8008d72:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008d74:	68fb      	ldr	r3, [r7, #12]
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3714      	adds	r7, #20
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bc80      	pop	{r7}
 8008d7e:	4770      	bx	lr

08008d80 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b083      	sub	sp, #12
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
 8008d88:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008d8a:	2300      	movs	r3, #0
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	370c      	adds	r7, #12
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bc80      	pop	{r7}
 8008d94:	4770      	bx	lr

08008d96 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008d96:	b480      	push	{r7}
 8008d98:	b08d      	sub	sp, #52	; 0x34
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	60f8      	str	r0, [r7, #12]
 8008d9e:	60b9      	str	r1, [r7, #8]
 8008da0:	4611      	mov	r1, r2
 8008da2:	461a      	mov	r2, r3
 8008da4:	460b      	mov	r3, r1
 8008da6:	80fb      	strh	r3, [r7, #6]
 8008da8:	4613      	mov	r3, r2
 8008daa:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008dac:	88bb      	ldrh	r3, [r7, #4]
 8008dae:	3301      	adds	r3, #1
 8008db0:	085b      	lsrs	r3, r3, #1
 8008db2:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008dbc:	88fb      	ldrh	r3, [r7, #6]
 8008dbe:	005a      	lsls	r2, r3, #1
 8008dc0:	69fb      	ldr	r3, [r7, #28]
 8008dc2:	4413      	add	r3, r2
 8008dc4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008dc8:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8008dca:	6a3b      	ldr	r3, [r7, #32]
 8008dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008dce:	e01e      	b.n	8008e0e <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8008dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd2:	781b      	ldrb	r3, [r3, #0]
 8008dd4:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8008dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd8:	3301      	adds	r3, #1
 8008dda:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8008ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dde:	781b      	ldrb	r3, [r3, #0]
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	021b      	lsls	r3, r3, #8
 8008de4:	b29b      	uxth	r3, r3
 8008de6:	461a      	mov	r2, r3
 8008de8:	69bb      	ldr	r3, [r7, #24]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	b29a      	uxth	r2, r3
 8008df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008df4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008df8:	3302      	adds	r3, #2
 8008dfa:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8008dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dfe:	3302      	adds	r3, #2
 8008e00:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8008e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e04:	3301      	adds	r3, #1
 8008e06:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8008e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d1dd      	bne.n	8008dd0 <USB_WritePMA+0x3a>
  }
}
 8008e14:	bf00      	nop
 8008e16:	3734      	adds	r7, #52	; 0x34
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bc80      	pop	{r7}
 8008e1c:	4770      	bx	lr

08008e1e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008e1e:	b480      	push	{r7}
 8008e20:	b08b      	sub	sp, #44	; 0x2c
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	60f8      	str	r0, [r7, #12]
 8008e26:	60b9      	str	r1, [r7, #8]
 8008e28:	4611      	mov	r1, r2
 8008e2a:	461a      	mov	r2, r3
 8008e2c:	460b      	mov	r3, r1
 8008e2e:	80fb      	strh	r3, [r7, #6]
 8008e30:	4613      	mov	r3, r2
 8008e32:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008e34:	88bb      	ldrh	r3, [r7, #4]
 8008e36:	085b      	lsrs	r3, r3, #1
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008e44:	88fb      	ldrh	r3, [r7, #6]
 8008e46:	005a      	lsls	r2, r3, #1
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	4413      	add	r3, r2
 8008e4c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e50:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8008e52:	69bb      	ldr	r3, [r7, #24]
 8008e54:	627b      	str	r3, [r7, #36]	; 0x24
 8008e56:	e01b      	b.n	8008e90 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8008e58:	6a3b      	ldr	r3, [r7, #32]
 8008e5a:	881b      	ldrh	r3, [r3, #0]
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008e60:	6a3b      	ldr	r3, [r7, #32]
 8008e62:	3302      	adds	r3, #2
 8008e64:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	b2da      	uxtb	r2, r3
 8008e6a:	69fb      	ldr	r3, [r7, #28]
 8008e6c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008e6e:	69fb      	ldr	r3, [r7, #28]
 8008e70:	3301      	adds	r3, #1
 8008e72:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	0a1b      	lsrs	r3, r3, #8
 8008e78:	b2da      	uxtb	r2, r3
 8008e7a:	69fb      	ldr	r3, [r7, #28]
 8008e7c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008e7e:	69fb      	ldr	r3, [r7, #28]
 8008e80:	3301      	adds	r3, #1
 8008e82:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008e84:	6a3b      	ldr	r3, [r7, #32]
 8008e86:	3302      	adds	r3, #2
 8008e88:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8008e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e8c:	3b01      	subs	r3, #1
 8008e8e:	627b      	str	r3, [r7, #36]	; 0x24
 8008e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d1e0      	bne.n	8008e58 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8008e96:	88bb      	ldrh	r3, [r7, #4]
 8008e98:	f003 0301 	and.w	r3, r3, #1
 8008e9c:	b29b      	uxth	r3, r3
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d007      	beq.n	8008eb2 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8008ea2:	6a3b      	ldr	r3, [r7, #32]
 8008ea4:	881b      	ldrh	r3, [r3, #0]
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	b2da      	uxtb	r2, r3
 8008eae:	69fb      	ldr	r3, [r7, #28]
 8008eb0:	701a      	strb	r2, [r3, #0]
  }
}
 8008eb2:	bf00      	nop
 8008eb4:	372c      	adds	r7, #44	; 0x2c
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bc80      	pop	{r7}
 8008eba:	4770      	bx	lr

08008ebc <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b084      	sub	sp, #16
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 8008ecc:	2302      	movs	r3, #2
 8008ece:	2203      	movs	r2, #3
 8008ed0:	2181      	movs	r1, #129	; 0x81
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f00a f99b 	bl	801320e <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	2201      	movs	r2, #1
 8008edc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 8008ede:	2302      	movs	r3, #2
 8008ee0:	2203      	movs	r2, #3
 8008ee2:	2101      	movs	r1, #1
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f00a f992 	bl	801320e <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2201      	movs	r2, #1
 8008eee:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 8008ef2:	2054      	movs	r0, #84	; 0x54
 8008ef4:	f00a fa98 	bl	8013428 <USBD_static_malloc>
 8008ef8:	4602      	mov	r2, r0
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d102      	bne.n	8008f10 <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	73fb      	strb	r3, [r7, #15]
 8008f0e:	e012      	b.n	8008f36 <USBD_CUSTOM_HID_Init+0x7a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f16:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008f26:	685b      	ldr	r3, [r3, #4]
 8008f28:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8008f2a:	68ba      	ldr	r2, [r7, #8]
 8008f2c:	2340      	movs	r3, #64	; 0x40
 8008f2e:	2101      	movs	r1, #1
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f00a fa56 	bl	80133e2 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 8008f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3710      	adds	r7, #16
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b082      	sub	sp, #8
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	460b      	mov	r3, r1
 8008f4a:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 8008f4c:	2181      	movs	r1, #129	; 0x81
 8008f4e:	6878      	ldr	r0, [r7, #4]
 8008f50:	f00a f983 	bl	801325a <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 8008f5a:	2101      	movs	r1, #1
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	f00a f97c 	bl	801325a <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d00e      	beq.n	8008f92 <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008f7a:	689b      	ldr	r3, [r3, #8]
 8008f7c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f84:	4618      	mov	r0, r3
 8008f86:	f00a fa5b 	bl	8013440 <USBD_static_free>
    pdev->pClassData = NULL;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }
  return USBD_OK;
 8008f92:	2300      	movs	r3, #0
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3708      	adds	r7, #8
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b088      	sub	sp, #32
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008fac:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	781b      	ldrb	r3, [r3, #0]
 8008fc2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d051      	beq.n	800906e <USBD_CUSTOM_HID_Setup+0xd2>
 8008fca:	2b20      	cmp	r3, #32
 8008fcc:	f040 80d8 	bne.w	8009180 <USBD_CUSTOM_HID_Setup+0x1e4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	785b      	ldrb	r3, [r3, #1]
 8008fd4:	3b02      	subs	r3, #2
 8008fd6:	2b09      	cmp	r3, #9
 8008fd8:	d841      	bhi.n	800905e <USBD_CUSTOM_HID_Setup+0xc2>
 8008fda:	a201      	add	r2, pc, #4	; (adr r2, 8008fe0 <USBD_CUSTOM_HID_Setup+0x44>)
 8008fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fe0:	08009039 	.word	0x08009039
 8008fe4:	08009017 	.word	0x08009017
 8008fe8:	0800905f 	.word	0x0800905f
 8008fec:	0800905f 	.word	0x0800905f
 8008ff0:	0800905f 	.word	0x0800905f
 8008ff4:	0800905f 	.word	0x0800905f
 8008ff8:	0800905f 	.word	0x0800905f
 8008ffc:	08009049 	.word	0x08009049
 8009000:	08009027 	.word	0x08009027
 8009004:	08009009 	.word	0x08009009
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	885b      	ldrh	r3, [r3, #2]
 800900c:	b2db      	uxtb	r3, r3
 800900e:	461a      	mov	r2, r3
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 8009014:	e02a      	b.n	800906c <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 8009016:	693b      	ldr	r3, [r7, #16]
 8009018:	3340      	adds	r3, #64	; 0x40
 800901a:	2201      	movs	r2, #1
 800901c:	4619      	mov	r1, r3
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f001 f992 	bl	800a348 <USBD_CtlSendData>
          break;
 8009024:	e022      	b.n	800906c <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	885b      	ldrh	r3, [r3, #2]
 800902a:	0a1b      	lsrs	r3, r3, #8
 800902c:	b29b      	uxth	r3, r3
 800902e:	b2db      	uxtb	r3, r3
 8009030:	461a      	mov	r2, r3
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	645a      	str	r2, [r3, #68]	; 0x44
          break;
 8009036:	e019      	b.n	800906c <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	3344      	adds	r3, #68	; 0x44
 800903c:	2201      	movs	r2, #1
 800903e:	4619      	mov	r1, r3
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f001 f981 	bl	800a348 <USBD_CtlSendData>
          break;
 8009046:	e011      	b.n	800906c <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	2201      	movs	r2, #1
 800904c:	64da      	str	r2, [r3, #76]	; 0x4c
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800904e:	6939      	ldr	r1, [r7, #16]
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	88db      	ldrh	r3, [r3, #6]
 8009054:	461a      	mov	r2, r3
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f001 f9a4 	bl	800a3a4 <USBD_CtlPrepareRx>
          break;
 800905c:	e006      	b.n	800906c <USBD_CUSTOM_HID_Setup+0xd0>

        default:
          USBD_CtlError(pdev, req);
 800905e:	6839      	ldr	r1, [r7, #0]
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f001 f907 	bl	800a274 <USBD_CtlError>
          ret = USBD_FAIL;
 8009066:	2302      	movs	r3, #2
 8009068:	75fb      	strb	r3, [r7, #23]
          break;
 800906a:	bf00      	nop
      }
      break;
 800906c:	e08f      	b.n	800918e <USBD_CUSTOM_HID_Setup+0x1f2>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	785b      	ldrb	r3, [r3, #1]
 8009072:	2b0b      	cmp	r3, #11
 8009074:	d87c      	bhi.n	8009170 <USBD_CUSTOM_HID_Setup+0x1d4>
 8009076:	a201      	add	r2, pc, #4	; (adr r2, 800907c <USBD_CUSTOM_HID_Setup+0xe0>)
 8009078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800907c:	080090ad 	.word	0x080090ad
 8009080:	08009171 	.word	0x08009171
 8009084:	08009171 	.word	0x08009171
 8009088:	08009171 	.word	0x08009171
 800908c:	08009171 	.word	0x08009171
 8009090:	08009171 	.word	0x08009171
 8009094:	080090d5 	.word	0x080090d5
 8009098:	08009171 	.word	0x08009171
 800909c:	08009171 	.word	0x08009171
 80090a0:	08009171 	.word	0x08009171
 80090a4:	08009123 	.word	0x08009123
 80090a8:	0800914b 	.word	0x0800914b
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090b2:	2b03      	cmp	r3, #3
 80090b4:	d107      	bne.n	80090c6 <USBD_CUSTOM_HID_Setup+0x12a>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80090b6:	f107 030e 	add.w	r3, r7, #14
 80090ba:	2202      	movs	r2, #2
 80090bc:	4619      	mov	r1, r3
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f001 f942 	bl	800a348 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80090c4:	e05b      	b.n	800917e <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 80090c6:	6839      	ldr	r1, [r7, #0]
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f001 f8d3 	bl	800a274 <USBD_CtlError>
            ret = USBD_FAIL;
 80090ce:	2302      	movs	r3, #2
 80090d0:	75fb      	strb	r3, [r7, #23]
          break;
 80090d2:	e054      	b.n	800917e <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	885b      	ldrh	r3, [r3, #2]
 80090d8:	0a1b      	lsrs	r3, r3, #8
 80090da:	b29b      	uxth	r3, r3
 80090dc:	2b22      	cmp	r3, #34	; 0x22
 80090de:	d10b      	bne.n	80090f8 <USBD_CUSTOM_HID_Setup+0x15c>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	88db      	ldrh	r3, [r3, #6]
 80090e4:	2b22      	cmp	r3, #34	; 0x22
 80090e6:	bf28      	it	cs
 80090e8:	2322      	movcs	r3, #34	; 0x22
 80090ea:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	61bb      	str	r3, [r7, #24]
 80090f6:	e00d      	b.n	8009114 <USBD_CUSTOM_HID_Setup+0x178>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	885b      	ldrh	r3, [r3, #2]
 80090fc:	0a1b      	lsrs	r3, r3, #8
 80090fe:	b29b      	uxth	r3, r3
 8009100:	2b21      	cmp	r3, #33	; 0x21
 8009102:	d107      	bne.n	8009114 <USBD_CUSTOM_HID_Setup+0x178>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 8009104:	4b24      	ldr	r3, [pc, #144]	; (8009198 <USBD_CUSTOM_HID_Setup+0x1fc>)
 8009106:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	88db      	ldrh	r3, [r3, #6]
 800910c:	2b09      	cmp	r3, #9
 800910e:	bf28      	it	cs
 8009110:	2309      	movcs	r3, #9
 8009112:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 8009114:	8bfb      	ldrh	r3, [r7, #30]
 8009116:	461a      	mov	r2, r3
 8009118:	69b9      	ldr	r1, [r7, #24]
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	f001 f914 	bl	800a348 <USBD_CtlSendData>
          break;
 8009120:	e02d      	b.n	800917e <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009128:	2b03      	cmp	r3, #3
 800912a:	d107      	bne.n	800913c <USBD_CUSTOM_HID_Setup+0x1a0>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	3348      	adds	r3, #72	; 0x48
 8009130:	2201      	movs	r2, #1
 8009132:	4619      	mov	r1, r3
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f001 f907 	bl	800a348 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800913a:	e020      	b.n	800917e <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 800913c:	6839      	ldr	r1, [r7, #0]
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f001 f898 	bl	800a274 <USBD_CtlError>
            ret = USBD_FAIL;
 8009144:	2302      	movs	r3, #2
 8009146:	75fb      	strb	r3, [r7, #23]
          break;
 8009148:	e019      	b.n	800917e <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009150:	2b03      	cmp	r3, #3
 8009152:	d106      	bne.n	8009162 <USBD_CUSTOM_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	885b      	ldrh	r3, [r3, #2]
 8009158:	b2db      	uxtb	r3, r3
 800915a:	461a      	mov	r2, r3
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	649a      	str	r2, [r3, #72]	; 0x48
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009160:	e00d      	b.n	800917e <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8009162:	6839      	ldr	r1, [r7, #0]
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f001 f885 	bl	800a274 <USBD_CtlError>
            ret = USBD_FAIL;
 800916a:	2302      	movs	r3, #2
 800916c:	75fb      	strb	r3, [r7, #23]
          break;
 800916e:	e006      	b.n	800917e <USBD_CUSTOM_HID_Setup+0x1e2>

        default:
          USBD_CtlError(pdev, req);
 8009170:	6839      	ldr	r1, [r7, #0]
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f001 f87e 	bl	800a274 <USBD_CtlError>
          ret = USBD_FAIL;
 8009178:	2302      	movs	r3, #2
 800917a:	75fb      	strb	r3, [r7, #23]
          break;
 800917c:	bf00      	nop
      }
      break;
 800917e:	e006      	b.n	800918e <USBD_CUSTOM_HID_Setup+0x1f2>

    default:
      USBD_CtlError(pdev, req);
 8009180:	6839      	ldr	r1, [r7, #0]
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f001 f876 	bl	800a274 <USBD_CtlError>
      ret = USBD_FAIL;
 8009188:	2302      	movs	r3, #2
 800918a:	75fb      	strb	r3, [r7, #23]
      break;
 800918c:	bf00      	nop
  }
  return ret;
 800918e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009190:	4618      	mov	r0, r3
 8009192:	3720      	adds	r7, #32
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}
 8009198:	200000c8 	.word	0x200000c8

0800919c <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b086      	sub	sp, #24
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	60f8      	str	r0, [r7, #12]
 80091a4:	60b9      	str	r1, [r7, #8]
 80091a6:	4613      	mov	r3, r2
 80091a8:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091b0:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091b8:	2b03      	cmp	r3, #3
 80091ba:	d111      	bne.n	80091e0 <USBD_CUSTOM_HID_SendReport+0x44>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d10a      	bne.n	80091dc <USBD_CUSTOM_HID_SendReport+0x40>
    {
      hhid->state = CUSTOM_HID_BUSY;
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	2201      	movs	r2, #1
 80091ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 80091ce:	88fb      	ldrh	r3, [r7, #6]
 80091d0:	68ba      	ldr	r2, [r7, #8]
 80091d2:	2181      	movs	r1, #129	; 0x81
 80091d4:	68f8      	ldr	r0, [r7, #12]
 80091d6:	f00a f8e1 	bl	801339c <USBD_LL_Transmit>
 80091da:	e001      	b.n	80091e0 <USBD_CUSTOM_HID_SendReport+0x44>
    }
    else
    {
      return USBD_BUSY;
 80091dc:	2301      	movs	r3, #1
 80091de:	e000      	b.n	80091e2 <USBD_CUSTOM_HID_SendReport+0x46>
    }
  }
  return USBD_OK;
 80091e0:	2300      	movs	r3, #0
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3718      	adds	r7, #24
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
	...

080091ec <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2229      	movs	r2, #41	; 0x29
 80091f8:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 80091fa:	4b03      	ldr	r3, [pc, #12]	; (8009208 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	370c      	adds	r7, #12
 8009200:	46bd      	mov	sp, r7
 8009202:	bc80      	pop	{r7}
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop
 8009208:	20000044 	.word	0x20000044

0800920c <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 800920c:	b480      	push	{r7}
 800920e:	b083      	sub	sp, #12
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2229      	movs	r2, #41	; 0x29
 8009218:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 800921a:	4b03      	ldr	r3, [pc, #12]	; (8009228 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 800921c:	4618      	mov	r0, r3
 800921e:	370c      	adds	r7, #12
 8009220:	46bd      	mov	sp, r7
 8009222:	bc80      	pop	{r7}
 8009224:	4770      	bx	lr
 8009226:	bf00      	nop
 8009228:	20000070 	.word	0x20000070

0800922c <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800922c:	b480      	push	{r7}
 800922e:	b083      	sub	sp, #12
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2229      	movs	r2, #41	; 0x29
 8009238:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 800923a:	4b03      	ldr	r3, [pc, #12]	; (8009248 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 800923c:	4618      	mov	r0, r3
 800923e:	370c      	adds	r7, #12
 8009240:	46bd      	mov	sp, r7
 8009242:	bc80      	pop	{r7}
 8009244:	4770      	bx	lr
 8009246:	bf00      	nop
 8009248:	2000009c 	.word	0x2000009c

0800924c <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 800924c:	b480      	push	{r7}
 800924e:	b083      	sub	sp, #12
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	460b      	mov	r3, r1
 8009256:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800925e:	2200      	movs	r2, #0
 8009260:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return USBD_OK;
 8009264:	2300      	movs	r3, #0
}
 8009266:	4618      	mov	r0, r3
 8009268:	370c      	adds	r7, #12
 800926a:	46bd      	mov	sp, r7
 800926c:	bc80      	pop	{r7}
 800926e:	4770      	bx	lr

08009270 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b084      	sub	sp, #16
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
 8009278:	460b      	mov	r3, r1
 800927a:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009282:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800928a:	68db      	ldr	r3, [r3, #12]
 800928c:	68fa      	ldr	r2, [r7, #12]
 800928e:	7810      	ldrb	r0, [r2, #0]
 8009290:	68fa      	ldr	r2, [r7, #12]
 8009292:	7852      	ldrb	r2, [r2, #1]
 8009294:	4611      	mov	r1, r2
 8009296:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8009298:	68fa      	ldr	r2, [r7, #12]
 800929a:	2340      	movs	r3, #64	; 0x40
 800929c:	2101      	movs	r1, #1
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f00a f89f 	bl	80133e2 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 80092a4:	2300      	movs	r3, #0
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3710      	adds	r7, #16
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}

080092ae <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80092ae:	b580      	push	{r7, lr}
 80092b0:	b084      	sub	sp, #16
 80092b2:	af00      	add	r7, sp, #0
 80092b4:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80092bc:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80092c2:	2b01      	cmp	r3, #1
 80092c4:	d10c      	bne.n	80092e0 <USBD_CUSTOM_HID_EP0_RxReady+0x32>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80092cc:	68db      	ldr	r3, [r3, #12]
 80092ce:	68fa      	ldr	r2, [r7, #12]
 80092d0:	7810      	ldrb	r0, [r2, #0]
 80092d2:	68fa      	ldr	r2, [r7, #12]
 80092d4:	7852      	ldrb	r2, [r2, #1]
 80092d6:	4611      	mov	r1, r2
 80092d8:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	2200      	movs	r2, #0
 80092de:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return USBD_OK;
 80092e0:	2300      	movs	r3, #0
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	3710      	adds	r7, #16
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}
	...

080092ec <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 80092ec:	b480      	push	{r7}
 80092ee:	b083      	sub	sp, #12
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	220a      	movs	r2, #10
 80092f8:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 80092fa:	4b03      	ldr	r3, [pc, #12]	; (8009308 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	bc80      	pop	{r7}
 8009304:	4770      	bx	lr
 8009306:	bf00      	nop
 8009308:	200000d4 	.word	0x200000d4

0800930c <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800930c:	b480      	push	{r7}
 800930e:	b085      	sub	sp, #20
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
 8009314:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009316:	2302      	movs	r3, #2
 8009318:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d005      	beq.n	800932c <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	683a      	ldr	r2, [r7, #0]
 8009324:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009328:	2300      	movs	r3, #0
 800932a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800932c:	7bfb      	ldrb	r3, [r7, #15]
}
 800932e:	4618      	mov	r0, r3
 8009330:	3714      	adds	r7, #20
 8009332:	46bd      	mov	sp, r7
 8009334:	bc80      	pop	{r7}
 8009336:	4770      	bx	lr

08009338 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b084      	sub	sp, #16
 800933c:	af00      	add	r7, sp, #0
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	4613      	mov	r3, r2
 8009344:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d101      	bne.n	8009350 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800934c:	2302      	movs	r3, #2
 800934e:	e01a      	b.n	8009386 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009356:	2b00      	cmp	r3, #0
 8009358:	d003      	beq.n	8009362 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	2200      	movs	r2, #0
 800935e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009362:	68bb      	ldr	r3, [r7, #8]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d003      	beq.n	8009370 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	68ba      	ldr	r2, [r7, #8]
 800936c:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2201      	movs	r2, #1
 8009374:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	79fa      	ldrb	r2, [r7, #7]
 800937c:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800937e:	68f8      	ldr	r0, [r7, #12]
 8009380:	f009 feda 	bl	8013138 <USBD_LL_Init>

  return USBD_OK;
 8009384:	2300      	movs	r3, #0
}
 8009386:	4618      	mov	r0, r3
 8009388:	3710      	adds	r7, #16
 800938a:	46bd      	mov	sp, r7
 800938c:	bd80      	pop	{r7, pc}

0800938e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800938e:	b480      	push	{r7}
 8009390:	b085      	sub	sp, #20
 8009392:	af00      	add	r7, sp, #0
 8009394:	6078      	str	r0, [r7, #4]
 8009396:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009398:	2300      	movs	r3, #0
 800939a:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d006      	beq.n	80093b0 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	683a      	ldr	r2, [r7, #0]
 80093a6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80093aa:	2300      	movs	r3, #0
 80093ac:	73fb      	strb	r3, [r7, #15]
 80093ae:	e001      	b.n	80093b4 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80093b0:	2302      	movs	r3, #2
 80093b2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80093b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3714      	adds	r7, #20
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bc80      	pop	{r7}
 80093be:	4770      	bx	lr

080093c0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b082      	sub	sp, #8
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f009 ff05 	bl	80131d8 <USBD_LL_Start>

  return USBD_OK;
 80093ce:	2300      	movs	r3, #0
}
 80093d0:	4618      	mov	r0, r3
 80093d2:	3708      	adds	r7, #8
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}

080093d8 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80093d8:	b480      	push	{r7}
 80093da:	b083      	sub	sp, #12
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80093e0:	2300      	movs	r3, #0
}
 80093e2:	4618      	mov	r0, r3
 80093e4:	370c      	adds	r7, #12
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bc80      	pop	{r7}
 80093ea:	4770      	bx	lr

080093ec <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b084      	sub	sp, #16
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
 80093f4:	460b      	mov	r3, r1
 80093f6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80093f8:	2302      	movs	r3, #2
 80093fa:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009402:	2b00      	cmp	r3, #0
 8009404:	d00c      	beq.n	8009420 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	78fa      	ldrb	r2, [r7, #3]
 8009410:	4611      	mov	r1, r2
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	4798      	blx	r3
 8009416:	4603      	mov	r3, r0
 8009418:	2b00      	cmp	r3, #0
 800941a:	d101      	bne.n	8009420 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800941c:	2300      	movs	r3, #0
 800941e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009420:	7bfb      	ldrb	r3, [r7, #15]
}
 8009422:	4618      	mov	r0, r3
 8009424:	3710      	adds	r7, #16
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}

0800942a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800942a:	b580      	push	{r7, lr}
 800942c:	b082      	sub	sp, #8
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
 8009432:	460b      	mov	r3, r1
 8009434:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800943c:	685b      	ldr	r3, [r3, #4]
 800943e:	78fa      	ldrb	r2, [r7, #3]
 8009440:	4611      	mov	r1, r2
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	4798      	blx	r3

  return USBD_OK;
 8009446:	2300      	movs	r3, #0
}
 8009448:	4618      	mov	r0, r3
 800944a:	3708      	adds	r7, #8
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b082      	sub	sp, #8
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
 8009458:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009460:	6839      	ldr	r1, [r7, #0]
 8009462:	4618      	mov	r0, r3
 8009464:	f000 feca 	bl	800a1fc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2201      	movs	r2, #1
 800946c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009476:	461a      	mov	r2, r3
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009484:	f003 031f 	and.w	r3, r3, #31
 8009488:	2b01      	cmp	r3, #1
 800948a:	d00c      	beq.n	80094a6 <USBD_LL_SetupStage+0x56>
 800948c:	2b01      	cmp	r3, #1
 800948e:	d302      	bcc.n	8009496 <USBD_LL_SetupStage+0x46>
 8009490:	2b02      	cmp	r3, #2
 8009492:	d010      	beq.n	80094b6 <USBD_LL_SetupStage+0x66>
 8009494:	e017      	b.n	80094c6 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800949c:	4619      	mov	r1, r3
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f000 f9ca 	bl	8009838 <USBD_StdDevReq>
      break;
 80094a4:	e01a      	b.n	80094dc <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80094ac:	4619      	mov	r1, r3
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f000 fa2c 	bl	800990c <USBD_StdItfReq>
      break;
 80094b4:	e012      	b.n	80094dc <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80094bc:	4619      	mov	r1, r3
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f000 fa6a 	bl	8009998 <USBD_StdEPReq>
      break;
 80094c4:	e00a      	b.n	80094dc <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80094cc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80094d0:	b2db      	uxtb	r3, r3
 80094d2:	4619      	mov	r1, r3
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f009 fedf 	bl	8013298 <USBD_LL_StallEP>
      break;
 80094da:	bf00      	nop
  }

  return USBD_OK;
 80094dc:	2300      	movs	r3, #0
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3708      	adds	r7, #8
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}

080094e6 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80094e6:	b580      	push	{r7, lr}
 80094e8:	b086      	sub	sp, #24
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	60f8      	str	r0, [r7, #12]
 80094ee:	460b      	mov	r3, r1
 80094f0:	607a      	str	r2, [r7, #4]
 80094f2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80094f4:	7afb      	ldrb	r3, [r7, #11]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d14b      	bne.n	8009592 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009500:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009508:	2b03      	cmp	r3, #3
 800950a:	d134      	bne.n	8009576 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	68da      	ldr	r2, [r3, #12]
 8009510:	697b      	ldr	r3, [r7, #20]
 8009512:	691b      	ldr	r3, [r3, #16]
 8009514:	429a      	cmp	r2, r3
 8009516:	d919      	bls.n	800954c <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	68da      	ldr	r2, [r3, #12]
 800951c:	697b      	ldr	r3, [r7, #20]
 800951e:	691b      	ldr	r3, [r3, #16]
 8009520:	1ad2      	subs	r2, r2, r3
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009526:	697b      	ldr	r3, [r7, #20]
 8009528:	68da      	ldr	r2, [r3, #12]
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800952e:	429a      	cmp	r2, r3
 8009530:	d203      	bcs.n	800953a <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009532:	697b      	ldr	r3, [r7, #20]
 8009534:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009536:	b29b      	uxth	r3, r3
 8009538:	e002      	b.n	8009540 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800953e:	b29b      	uxth	r3, r3
 8009540:	461a      	mov	r2, r3
 8009542:	6879      	ldr	r1, [r7, #4]
 8009544:	68f8      	ldr	r0, [r7, #12]
 8009546:	f000 ff4b 	bl	800a3e0 <USBD_CtlContinueRx>
 800954a:	e038      	b.n	80095be <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009552:	691b      	ldr	r3, [r3, #16]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d00a      	beq.n	800956e <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800955e:	2b03      	cmp	r3, #3
 8009560:	d105      	bne.n	800956e <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009568:	691b      	ldr	r3, [r3, #16]
 800956a:	68f8      	ldr	r0, [r7, #12]
 800956c:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800956e:	68f8      	ldr	r0, [r7, #12]
 8009570:	f000 ff48 	bl	800a404 <USBD_CtlSendStatus>
 8009574:	e023      	b.n	80095be <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800957c:	2b05      	cmp	r3, #5
 800957e:	d11e      	bne.n	80095be <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	2200      	movs	r2, #0
 8009584:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009588:	2100      	movs	r1, #0
 800958a:	68f8      	ldr	r0, [r7, #12]
 800958c:	f009 fe84 	bl	8013298 <USBD_LL_StallEP>
 8009590:	e015      	b.n	80095be <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009598:	699b      	ldr	r3, [r3, #24]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d00d      	beq.n	80095ba <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80095a4:	2b03      	cmp	r3, #3
 80095a6:	d108      	bne.n	80095ba <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095ae:	699b      	ldr	r3, [r3, #24]
 80095b0:	7afa      	ldrb	r2, [r7, #11]
 80095b2:	4611      	mov	r1, r2
 80095b4:	68f8      	ldr	r0, [r7, #12]
 80095b6:	4798      	blx	r3
 80095b8:	e001      	b.n	80095be <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80095ba:	2302      	movs	r3, #2
 80095bc:	e000      	b.n	80095c0 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80095be:	2300      	movs	r3, #0
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	3718      	adds	r7, #24
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}

080095c8 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b086      	sub	sp, #24
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	60f8      	str	r0, [r7, #12]
 80095d0:	460b      	mov	r3, r1
 80095d2:	607a      	str	r2, [r7, #4]
 80095d4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80095d6:	7afb      	ldrb	r3, [r7, #11]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d17f      	bne.n	80096dc <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	3314      	adds	r3, #20
 80095e0:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80095e8:	2b02      	cmp	r3, #2
 80095ea:	d15c      	bne.n	80096a6 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	68da      	ldr	r2, [r3, #12]
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	691b      	ldr	r3, [r3, #16]
 80095f4:	429a      	cmp	r2, r3
 80095f6:	d915      	bls.n	8009624 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	68da      	ldr	r2, [r3, #12]
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	691b      	ldr	r3, [r3, #16]
 8009600:	1ad2      	subs	r2, r2, r3
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	68db      	ldr	r3, [r3, #12]
 800960a:	b29b      	uxth	r3, r3
 800960c:	461a      	mov	r2, r3
 800960e:	6879      	ldr	r1, [r7, #4]
 8009610:	68f8      	ldr	r0, [r7, #12]
 8009612:	f000 feb5 	bl	800a380 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009616:	2300      	movs	r3, #0
 8009618:	2200      	movs	r2, #0
 800961a:	2100      	movs	r1, #0
 800961c:	68f8      	ldr	r0, [r7, #12]
 800961e:	f009 fee0 	bl	80133e2 <USBD_LL_PrepareReceive>
 8009622:	e04e      	b.n	80096c2 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009624:	697b      	ldr	r3, [r7, #20]
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	697a      	ldr	r2, [r7, #20]
 800962a:	6912      	ldr	r2, [r2, #16]
 800962c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009630:	fb02 f201 	mul.w	r2, r2, r1
 8009634:	1a9b      	subs	r3, r3, r2
 8009636:	2b00      	cmp	r3, #0
 8009638:	d11c      	bne.n	8009674 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	689a      	ldr	r2, [r3, #8]
 800963e:	697b      	ldr	r3, [r7, #20]
 8009640:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009642:	429a      	cmp	r2, r3
 8009644:	d316      	bcc.n	8009674 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	689a      	ldr	r2, [r3, #8]
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009650:	429a      	cmp	r2, r3
 8009652:	d20f      	bcs.n	8009674 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009654:	2200      	movs	r2, #0
 8009656:	2100      	movs	r1, #0
 8009658:	68f8      	ldr	r0, [r7, #12]
 800965a:	f000 fe91 	bl	800a380 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	2200      	movs	r2, #0
 8009662:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009666:	2300      	movs	r3, #0
 8009668:	2200      	movs	r2, #0
 800966a:	2100      	movs	r1, #0
 800966c:	68f8      	ldr	r0, [r7, #12]
 800966e:	f009 feb8 	bl	80133e2 <USBD_LL_PrepareReceive>
 8009672:	e026      	b.n	80096c2 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800967a:	68db      	ldr	r3, [r3, #12]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d00a      	beq.n	8009696 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009686:	2b03      	cmp	r3, #3
 8009688:	d105      	bne.n	8009696 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009690:	68db      	ldr	r3, [r3, #12]
 8009692:	68f8      	ldr	r0, [r7, #12]
 8009694:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009696:	2180      	movs	r1, #128	; 0x80
 8009698:	68f8      	ldr	r0, [r7, #12]
 800969a:	f009 fdfd 	bl	8013298 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800969e:	68f8      	ldr	r0, [r7, #12]
 80096a0:	f000 fec3 	bl	800a42a <USBD_CtlReceiveStatus>
 80096a4:	e00d      	b.n	80096c2 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80096ac:	2b04      	cmp	r3, #4
 80096ae:	d004      	beq.n	80096ba <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d103      	bne.n	80096c2 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80096ba:	2180      	movs	r1, #128	; 0x80
 80096bc:	68f8      	ldr	r0, [r7, #12]
 80096be:	f009 fdeb 	bl	8013298 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80096c8:	2b01      	cmp	r3, #1
 80096ca:	d11d      	bne.n	8009708 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80096cc:	68f8      	ldr	r0, [r7, #12]
 80096ce:	f7ff fe83 	bl	80093d8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	2200      	movs	r2, #0
 80096d6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80096da:	e015      	b.n	8009708 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096e2:	695b      	ldr	r3, [r3, #20]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d00d      	beq.n	8009704 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80096ee:	2b03      	cmp	r3, #3
 80096f0:	d108      	bne.n	8009704 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096f8:	695b      	ldr	r3, [r3, #20]
 80096fa:	7afa      	ldrb	r2, [r7, #11]
 80096fc:	4611      	mov	r1, r2
 80096fe:	68f8      	ldr	r0, [r7, #12]
 8009700:	4798      	blx	r3
 8009702:	e001      	b.n	8009708 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009704:	2302      	movs	r3, #2
 8009706:	e000      	b.n	800970a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009708:	2300      	movs	r3, #0
}
 800970a:	4618      	mov	r0, r3
 800970c:	3718      	adds	r7, #24
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}

08009712 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009712:	b580      	push	{r7, lr}
 8009714:	b082      	sub	sp, #8
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800971a:	2340      	movs	r3, #64	; 0x40
 800971c:	2200      	movs	r2, #0
 800971e:	2100      	movs	r1, #0
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f009 fd74 	bl	801320e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2201      	movs	r2, #1
 800972a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2240      	movs	r2, #64	; 0x40
 8009732:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009736:	2340      	movs	r3, #64	; 0x40
 8009738:	2200      	movs	r2, #0
 800973a:	2180      	movs	r1, #128	; 0x80
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	f009 fd66 	bl	801320e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2201      	movs	r2, #1
 8009746:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2240      	movs	r2, #64	; 0x40
 800974c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2201      	movs	r2, #1
 8009752:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2200      	movs	r2, #0
 800975a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2200      	movs	r2, #0
 8009762:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2200      	movs	r2, #0
 8009768:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009772:	2b00      	cmp	r3, #0
 8009774:	d009      	beq.n	800978a <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	6852      	ldr	r2, [r2, #4]
 8009782:	b2d2      	uxtb	r2, r2
 8009784:	4611      	mov	r1, r2
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	4798      	blx	r3
  }

  return USBD_OK;
 800978a:	2300      	movs	r3, #0
}
 800978c:	4618      	mov	r0, r3
 800978e:	3708      	adds	r7, #8
 8009790:	46bd      	mov	sp, r7
 8009792:	bd80      	pop	{r7, pc}

08009794 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009794:	b480      	push	{r7}
 8009796:	b083      	sub	sp, #12
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
 800979c:	460b      	mov	r3, r1
 800979e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	78fa      	ldrb	r2, [r7, #3]
 80097a4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80097a6:	2300      	movs	r3, #0
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	370c      	adds	r7, #12
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bc80      	pop	{r7}
 80097b0:	4770      	bx	lr

080097b2 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80097b2:	b480      	push	{r7}
 80097b4:	b083      	sub	sp, #12
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2204      	movs	r2, #4
 80097ca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80097ce:	2300      	movs	r3, #0
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	370c      	adds	r7, #12
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bc80      	pop	{r7}
 80097d8:	4770      	bx	lr

080097da <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80097da:	b480      	push	{r7}
 80097dc:	b083      	sub	sp, #12
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097e8:	2b04      	cmp	r3, #4
 80097ea:	d105      	bne.n	80097f8 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80097f8:	2300      	movs	r3, #0
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	370c      	adds	r7, #12
 80097fe:	46bd      	mov	sp, r7
 8009800:	bc80      	pop	{r7}
 8009802:	4770      	bx	lr

08009804 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b082      	sub	sp, #8
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009812:	2b03      	cmp	r3, #3
 8009814:	d10b      	bne.n	800982e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800981c:	69db      	ldr	r3, [r3, #28]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d005      	beq.n	800982e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009828:	69db      	ldr	r3, [r3, #28]
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800982e:	2300      	movs	r3, #0
}
 8009830:	4618      	mov	r0, r3
 8009832:	3708      	adds	r7, #8
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009842:	2300      	movs	r3, #0
 8009844:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	781b      	ldrb	r3, [r3, #0]
 800984a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800984e:	2b20      	cmp	r3, #32
 8009850:	d004      	beq.n	800985c <USBD_StdDevReq+0x24>
 8009852:	2b40      	cmp	r3, #64	; 0x40
 8009854:	d002      	beq.n	800985c <USBD_StdDevReq+0x24>
 8009856:	2b00      	cmp	r3, #0
 8009858:	d008      	beq.n	800986c <USBD_StdDevReq+0x34>
 800985a:	e04c      	b.n	80098f6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	6839      	ldr	r1, [r7, #0]
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	4798      	blx	r3
      break;
 800986a:	e049      	b.n	8009900 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	785b      	ldrb	r3, [r3, #1]
 8009870:	2b09      	cmp	r3, #9
 8009872:	d83a      	bhi.n	80098ea <USBD_StdDevReq+0xb2>
 8009874:	a201      	add	r2, pc, #4	; (adr r2, 800987c <USBD_StdDevReq+0x44>)
 8009876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800987a:	bf00      	nop
 800987c:	080098cd 	.word	0x080098cd
 8009880:	080098e1 	.word	0x080098e1
 8009884:	080098eb 	.word	0x080098eb
 8009888:	080098d7 	.word	0x080098d7
 800988c:	080098eb 	.word	0x080098eb
 8009890:	080098af 	.word	0x080098af
 8009894:	080098a5 	.word	0x080098a5
 8009898:	080098eb 	.word	0x080098eb
 800989c:	080098c3 	.word	0x080098c3
 80098a0:	080098b9 	.word	0x080098b9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80098a4:	6839      	ldr	r1, [r7, #0]
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 f9d4 	bl	8009c54 <USBD_GetDescriptor>
          break;
 80098ac:	e022      	b.n	80098f4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80098ae:	6839      	ldr	r1, [r7, #0]
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 fb37 	bl	8009f24 <USBD_SetAddress>
          break;
 80098b6:	e01d      	b.n	80098f4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80098b8:	6839      	ldr	r1, [r7, #0]
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f000 fb74 	bl	8009fa8 <USBD_SetConfig>
          break;
 80098c0:	e018      	b.n	80098f4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80098c2:	6839      	ldr	r1, [r7, #0]
 80098c4:	6878      	ldr	r0, [r7, #4]
 80098c6:	f000 fbfd 	bl	800a0c4 <USBD_GetConfig>
          break;
 80098ca:	e013      	b.n	80098f4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80098cc:	6839      	ldr	r1, [r7, #0]
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f000 fc2c 	bl	800a12c <USBD_GetStatus>
          break;
 80098d4:	e00e      	b.n	80098f4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80098d6:	6839      	ldr	r1, [r7, #0]
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f000 fc5a 	bl	800a192 <USBD_SetFeature>
          break;
 80098de:	e009      	b.n	80098f4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80098e0:	6839      	ldr	r1, [r7, #0]
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f000 fc69 	bl	800a1ba <USBD_ClrFeature>
          break;
 80098e8:	e004      	b.n	80098f4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80098ea:	6839      	ldr	r1, [r7, #0]
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f000 fcc1 	bl	800a274 <USBD_CtlError>
          break;
 80098f2:	bf00      	nop
      }
      break;
 80098f4:	e004      	b.n	8009900 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80098f6:	6839      	ldr	r1, [r7, #0]
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f000 fcbb 	bl	800a274 <USBD_CtlError>
      break;
 80098fe:	bf00      	nop
  }

  return ret;
 8009900:	7bfb      	ldrb	r3, [r7, #15]
}
 8009902:	4618      	mov	r0, r3
 8009904:	3710      	adds	r7, #16
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}
 800990a:	bf00      	nop

0800990c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b084      	sub	sp, #16
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
 8009914:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009916:	2300      	movs	r3, #0
 8009918:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	781b      	ldrb	r3, [r3, #0]
 800991e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009922:	2b20      	cmp	r3, #32
 8009924:	d003      	beq.n	800992e <USBD_StdItfReq+0x22>
 8009926:	2b40      	cmp	r3, #64	; 0x40
 8009928:	d001      	beq.n	800992e <USBD_StdItfReq+0x22>
 800992a:	2b00      	cmp	r3, #0
 800992c:	d12a      	bne.n	8009984 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009934:	3b01      	subs	r3, #1
 8009936:	2b02      	cmp	r3, #2
 8009938:	d81d      	bhi.n	8009976 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	889b      	ldrh	r3, [r3, #4]
 800993e:	b2db      	uxtb	r3, r3
 8009940:	2b01      	cmp	r3, #1
 8009942:	d813      	bhi.n	800996c <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800994a:	689b      	ldr	r3, [r3, #8]
 800994c:	6839      	ldr	r1, [r7, #0]
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	4798      	blx	r3
 8009952:	4603      	mov	r3, r0
 8009954:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	88db      	ldrh	r3, [r3, #6]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d110      	bne.n	8009980 <USBD_StdItfReq+0x74>
 800995e:	7bfb      	ldrb	r3, [r7, #15]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d10d      	bne.n	8009980 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f000 fd4d 	bl	800a404 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800996a:	e009      	b.n	8009980 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800996c:	6839      	ldr	r1, [r7, #0]
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f000 fc80 	bl	800a274 <USBD_CtlError>
          break;
 8009974:	e004      	b.n	8009980 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8009976:	6839      	ldr	r1, [r7, #0]
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f000 fc7b 	bl	800a274 <USBD_CtlError>
          break;
 800997e:	e000      	b.n	8009982 <USBD_StdItfReq+0x76>
          break;
 8009980:	bf00      	nop
      }
      break;
 8009982:	e004      	b.n	800998e <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8009984:	6839      	ldr	r1, [r7, #0]
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f000 fc74 	bl	800a274 <USBD_CtlError>
      break;
 800998c:	bf00      	nop
  }

  return USBD_OK;
 800998e:	2300      	movs	r3, #0
}
 8009990:	4618      	mov	r0, r3
 8009992:	3710      	adds	r7, #16
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}

08009998 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
 80099a0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80099a2:	2300      	movs	r3, #0
 80099a4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	889b      	ldrh	r3, [r3, #4]
 80099aa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	781b      	ldrb	r3, [r3, #0]
 80099b0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80099b4:	2b20      	cmp	r3, #32
 80099b6:	d004      	beq.n	80099c2 <USBD_StdEPReq+0x2a>
 80099b8:	2b40      	cmp	r3, #64	; 0x40
 80099ba:	d002      	beq.n	80099c2 <USBD_StdEPReq+0x2a>
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d008      	beq.n	80099d2 <USBD_StdEPReq+0x3a>
 80099c0:	e13d      	b.n	8009c3e <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099c8:	689b      	ldr	r3, [r3, #8]
 80099ca:	6839      	ldr	r1, [r7, #0]
 80099cc:	6878      	ldr	r0, [r7, #4]
 80099ce:	4798      	blx	r3
      break;
 80099d0:	e13a      	b.n	8009c48 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	781b      	ldrb	r3, [r3, #0]
 80099d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80099da:	2b20      	cmp	r3, #32
 80099dc:	d10a      	bne.n	80099f4 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099e4:	689b      	ldr	r3, [r3, #8]
 80099e6:	6839      	ldr	r1, [r7, #0]
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	4798      	blx	r3
 80099ec:	4603      	mov	r3, r0
 80099ee:	73fb      	strb	r3, [r7, #15]

        return ret;
 80099f0:	7bfb      	ldrb	r3, [r7, #15]
 80099f2:	e12a      	b.n	8009c4a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	785b      	ldrb	r3, [r3, #1]
 80099f8:	2b01      	cmp	r3, #1
 80099fa:	d03e      	beq.n	8009a7a <USBD_StdEPReq+0xe2>
 80099fc:	2b03      	cmp	r3, #3
 80099fe:	d002      	beq.n	8009a06 <USBD_StdEPReq+0x6e>
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d070      	beq.n	8009ae6 <USBD_StdEPReq+0x14e>
 8009a04:	e115      	b.n	8009c32 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a0c:	2b02      	cmp	r3, #2
 8009a0e:	d002      	beq.n	8009a16 <USBD_StdEPReq+0x7e>
 8009a10:	2b03      	cmp	r3, #3
 8009a12:	d015      	beq.n	8009a40 <USBD_StdEPReq+0xa8>
 8009a14:	e02b      	b.n	8009a6e <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009a16:	7bbb      	ldrb	r3, [r7, #14]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d00c      	beq.n	8009a36 <USBD_StdEPReq+0x9e>
 8009a1c:	7bbb      	ldrb	r3, [r7, #14]
 8009a1e:	2b80      	cmp	r3, #128	; 0x80
 8009a20:	d009      	beq.n	8009a36 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009a22:	7bbb      	ldrb	r3, [r7, #14]
 8009a24:	4619      	mov	r1, r3
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f009 fc36 	bl	8013298 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009a2c:	2180      	movs	r1, #128	; 0x80
 8009a2e:	6878      	ldr	r0, [r7, #4]
 8009a30:	f009 fc32 	bl	8013298 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009a34:	e020      	b.n	8009a78 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8009a36:	6839      	ldr	r1, [r7, #0]
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f000 fc1b 	bl	800a274 <USBD_CtlError>
              break;
 8009a3e:	e01b      	b.n	8009a78 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	885b      	ldrh	r3, [r3, #2]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d10e      	bne.n	8009a66 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8009a48:	7bbb      	ldrb	r3, [r7, #14]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d00b      	beq.n	8009a66 <USBD_StdEPReq+0xce>
 8009a4e:	7bbb      	ldrb	r3, [r7, #14]
 8009a50:	2b80      	cmp	r3, #128	; 0x80
 8009a52:	d008      	beq.n	8009a66 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	88db      	ldrh	r3, [r3, #6]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d104      	bne.n	8009a66 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8009a5c:	7bbb      	ldrb	r3, [r7, #14]
 8009a5e:	4619      	mov	r1, r3
 8009a60:	6878      	ldr	r0, [r7, #4]
 8009a62:	f009 fc19 	bl	8013298 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 fccc 	bl	800a404 <USBD_CtlSendStatus>

              break;
 8009a6c:	e004      	b.n	8009a78 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8009a6e:	6839      	ldr	r1, [r7, #0]
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f000 fbff 	bl	800a274 <USBD_CtlError>
              break;
 8009a76:	bf00      	nop
          }
          break;
 8009a78:	e0e0      	b.n	8009c3c <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a80:	2b02      	cmp	r3, #2
 8009a82:	d002      	beq.n	8009a8a <USBD_StdEPReq+0xf2>
 8009a84:	2b03      	cmp	r3, #3
 8009a86:	d015      	beq.n	8009ab4 <USBD_StdEPReq+0x11c>
 8009a88:	e026      	b.n	8009ad8 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009a8a:	7bbb      	ldrb	r3, [r7, #14]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d00c      	beq.n	8009aaa <USBD_StdEPReq+0x112>
 8009a90:	7bbb      	ldrb	r3, [r7, #14]
 8009a92:	2b80      	cmp	r3, #128	; 0x80
 8009a94:	d009      	beq.n	8009aaa <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009a96:	7bbb      	ldrb	r3, [r7, #14]
 8009a98:	4619      	mov	r1, r3
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f009 fbfc 	bl	8013298 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009aa0:	2180      	movs	r1, #128	; 0x80
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f009 fbf8 	bl	8013298 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009aa8:	e01c      	b.n	8009ae4 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8009aaa:	6839      	ldr	r1, [r7, #0]
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f000 fbe1 	bl	800a274 <USBD_CtlError>
              break;
 8009ab2:	e017      	b.n	8009ae4 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	885b      	ldrh	r3, [r3, #2]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d112      	bne.n	8009ae2 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009abc:	7bbb      	ldrb	r3, [r7, #14]
 8009abe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d004      	beq.n	8009ad0 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8009ac6:	7bbb      	ldrb	r3, [r7, #14]
 8009ac8:	4619      	mov	r1, r3
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f009 fc03 	bl	80132d6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	f000 fc97 	bl	800a404 <USBD_CtlSendStatus>
              }
              break;
 8009ad6:	e004      	b.n	8009ae2 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8009ad8:	6839      	ldr	r1, [r7, #0]
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f000 fbca 	bl	800a274 <USBD_CtlError>
              break;
 8009ae0:	e000      	b.n	8009ae4 <USBD_StdEPReq+0x14c>
              break;
 8009ae2:	bf00      	nop
          }
          break;
 8009ae4:	e0aa      	b.n	8009c3c <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009aec:	2b02      	cmp	r3, #2
 8009aee:	d002      	beq.n	8009af6 <USBD_StdEPReq+0x15e>
 8009af0:	2b03      	cmp	r3, #3
 8009af2:	d032      	beq.n	8009b5a <USBD_StdEPReq+0x1c2>
 8009af4:	e097      	b.n	8009c26 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009af6:	7bbb      	ldrb	r3, [r7, #14]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d007      	beq.n	8009b0c <USBD_StdEPReq+0x174>
 8009afc:	7bbb      	ldrb	r3, [r7, #14]
 8009afe:	2b80      	cmp	r3, #128	; 0x80
 8009b00:	d004      	beq.n	8009b0c <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8009b02:	6839      	ldr	r1, [r7, #0]
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f000 fbb5 	bl	800a274 <USBD_CtlError>
                break;
 8009b0a:	e091      	b.n	8009c30 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009b0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	da0b      	bge.n	8009b2c <USBD_StdEPReq+0x194>
 8009b14:	7bbb      	ldrb	r3, [r7, #14]
 8009b16:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009b1a:	4613      	mov	r3, r2
 8009b1c:	009b      	lsls	r3, r3, #2
 8009b1e:	4413      	add	r3, r2
 8009b20:	009b      	lsls	r3, r3, #2
 8009b22:	3310      	adds	r3, #16
 8009b24:	687a      	ldr	r2, [r7, #4]
 8009b26:	4413      	add	r3, r2
 8009b28:	3304      	adds	r3, #4
 8009b2a:	e00b      	b.n	8009b44 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009b2c:	7bbb      	ldrb	r3, [r7, #14]
 8009b2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009b32:	4613      	mov	r3, r2
 8009b34:	009b      	lsls	r3, r3, #2
 8009b36:	4413      	add	r3, r2
 8009b38:	009b      	lsls	r3, r3, #2
 8009b3a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009b3e:	687a      	ldr	r2, [r7, #4]
 8009b40:	4413      	add	r3, r2
 8009b42:	3304      	adds	r3, #4
 8009b44:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009b46:	68bb      	ldr	r3, [r7, #8]
 8009b48:	2200      	movs	r2, #0
 8009b4a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	2202      	movs	r2, #2
 8009b50:	4619      	mov	r1, r3
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	f000 fbf8 	bl	800a348 <USBD_CtlSendData>
              break;
 8009b58:	e06a      	b.n	8009c30 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009b5a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	da11      	bge.n	8009b86 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009b62:	7bbb      	ldrb	r3, [r7, #14]
 8009b64:	f003 020f 	and.w	r2, r3, #15
 8009b68:	6879      	ldr	r1, [r7, #4]
 8009b6a:	4613      	mov	r3, r2
 8009b6c:	009b      	lsls	r3, r3, #2
 8009b6e:	4413      	add	r3, r2
 8009b70:	009b      	lsls	r3, r3, #2
 8009b72:	440b      	add	r3, r1
 8009b74:	3318      	adds	r3, #24
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d117      	bne.n	8009bac <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8009b7c:	6839      	ldr	r1, [r7, #0]
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 fb78 	bl	800a274 <USBD_CtlError>
                  break;
 8009b84:	e054      	b.n	8009c30 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009b86:	7bbb      	ldrb	r3, [r7, #14]
 8009b88:	f003 020f 	and.w	r2, r3, #15
 8009b8c:	6879      	ldr	r1, [r7, #4]
 8009b8e:	4613      	mov	r3, r2
 8009b90:	009b      	lsls	r3, r3, #2
 8009b92:	4413      	add	r3, r2
 8009b94:	009b      	lsls	r3, r3, #2
 8009b96:	440b      	add	r3, r1
 8009b98:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d104      	bne.n	8009bac <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8009ba2:	6839      	ldr	r1, [r7, #0]
 8009ba4:	6878      	ldr	r0, [r7, #4]
 8009ba6:	f000 fb65 	bl	800a274 <USBD_CtlError>
                  break;
 8009baa:	e041      	b.n	8009c30 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009bac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	da0b      	bge.n	8009bcc <USBD_StdEPReq+0x234>
 8009bb4:	7bbb      	ldrb	r3, [r7, #14]
 8009bb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009bba:	4613      	mov	r3, r2
 8009bbc:	009b      	lsls	r3, r3, #2
 8009bbe:	4413      	add	r3, r2
 8009bc0:	009b      	lsls	r3, r3, #2
 8009bc2:	3310      	adds	r3, #16
 8009bc4:	687a      	ldr	r2, [r7, #4]
 8009bc6:	4413      	add	r3, r2
 8009bc8:	3304      	adds	r3, #4
 8009bca:	e00b      	b.n	8009be4 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009bcc:	7bbb      	ldrb	r3, [r7, #14]
 8009bce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009bd2:	4613      	mov	r3, r2
 8009bd4:	009b      	lsls	r3, r3, #2
 8009bd6:	4413      	add	r3, r2
 8009bd8:	009b      	lsls	r3, r3, #2
 8009bda:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009bde:	687a      	ldr	r2, [r7, #4]
 8009be0:	4413      	add	r3, r2
 8009be2:	3304      	adds	r3, #4
 8009be4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009be6:	7bbb      	ldrb	r3, [r7, #14]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d002      	beq.n	8009bf2 <USBD_StdEPReq+0x25a>
 8009bec:	7bbb      	ldrb	r3, [r7, #14]
 8009bee:	2b80      	cmp	r3, #128	; 0x80
 8009bf0:	d103      	bne.n	8009bfa <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8009bf2:	68bb      	ldr	r3, [r7, #8]
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	601a      	str	r2, [r3, #0]
 8009bf8:	e00e      	b.n	8009c18 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009bfa:	7bbb      	ldrb	r3, [r7, #14]
 8009bfc:	4619      	mov	r1, r3
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	f009 fb88 	bl	8013314 <USBD_LL_IsStallEP>
 8009c04:	4603      	mov	r3, r0
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d003      	beq.n	8009c12 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	2201      	movs	r2, #1
 8009c0e:	601a      	str	r2, [r3, #0]
 8009c10:	e002      	b.n	8009c18 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	2200      	movs	r2, #0
 8009c16:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	2202      	movs	r2, #2
 8009c1c:	4619      	mov	r1, r3
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f000 fb92 	bl	800a348 <USBD_CtlSendData>
              break;
 8009c24:	e004      	b.n	8009c30 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8009c26:	6839      	ldr	r1, [r7, #0]
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f000 fb23 	bl	800a274 <USBD_CtlError>
              break;
 8009c2e:	bf00      	nop
          }
          break;
 8009c30:	e004      	b.n	8009c3c <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8009c32:	6839      	ldr	r1, [r7, #0]
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f000 fb1d 	bl	800a274 <USBD_CtlError>
          break;
 8009c3a:	bf00      	nop
      }
      break;
 8009c3c:	e004      	b.n	8009c48 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8009c3e:	6839      	ldr	r1, [r7, #0]
 8009c40:	6878      	ldr	r0, [r7, #4]
 8009c42:	f000 fb17 	bl	800a274 <USBD_CtlError>
      break;
 8009c46:	bf00      	nop
  }

  return ret;
 8009c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	3710      	adds	r7, #16
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	bd80      	pop	{r7, pc}
	...

08009c54 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b084      	sub	sp, #16
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
 8009c5c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009c5e:	2300      	movs	r3, #0
 8009c60:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009c62:	2300      	movs	r3, #0
 8009c64:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009c66:	2300      	movs	r3, #0
 8009c68:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	885b      	ldrh	r3, [r3, #2]
 8009c6e:	0a1b      	lsrs	r3, r3, #8
 8009c70:	b29b      	uxth	r3, r3
 8009c72:	3b01      	subs	r3, #1
 8009c74:	2b06      	cmp	r3, #6
 8009c76:	f200 8128 	bhi.w	8009eca <USBD_GetDescriptor+0x276>
 8009c7a:	a201      	add	r2, pc, #4	; (adr r2, 8009c80 <USBD_GetDescriptor+0x2c>)
 8009c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c80:	08009c9d 	.word	0x08009c9d
 8009c84:	08009cb5 	.word	0x08009cb5
 8009c88:	08009cf5 	.word	0x08009cf5
 8009c8c:	08009ecb 	.word	0x08009ecb
 8009c90:	08009ecb 	.word	0x08009ecb
 8009c94:	08009e6b 	.word	0x08009e6b
 8009c98:	08009e97 	.word	0x08009e97
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	687a      	ldr	r2, [r7, #4]
 8009ca6:	7c12      	ldrb	r2, [r2, #16]
 8009ca8:	f107 0108 	add.w	r1, r7, #8
 8009cac:	4610      	mov	r0, r2
 8009cae:	4798      	blx	r3
 8009cb0:	60f8      	str	r0, [r7, #12]
      break;
 8009cb2:	e112      	b.n	8009eda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	7c1b      	ldrb	r3, [r3, #16]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d10d      	bne.n	8009cd8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cc4:	f107 0208 	add.w	r2, r7, #8
 8009cc8:	4610      	mov	r0, r2
 8009cca:	4798      	blx	r3
 8009ccc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	3301      	adds	r3, #1
 8009cd2:	2202      	movs	r2, #2
 8009cd4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009cd6:	e100      	b.n	8009eda <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ce0:	f107 0208 	add.w	r2, r7, #8
 8009ce4:	4610      	mov	r0, r2
 8009ce6:	4798      	blx	r3
 8009ce8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	3301      	adds	r3, #1
 8009cee:	2202      	movs	r2, #2
 8009cf0:	701a      	strb	r2, [r3, #0]
      break;
 8009cf2:	e0f2      	b.n	8009eda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	885b      	ldrh	r3, [r3, #2]
 8009cf8:	b2db      	uxtb	r3, r3
 8009cfa:	2b05      	cmp	r3, #5
 8009cfc:	f200 80ac 	bhi.w	8009e58 <USBD_GetDescriptor+0x204>
 8009d00:	a201      	add	r2, pc, #4	; (adr r2, 8009d08 <USBD_GetDescriptor+0xb4>)
 8009d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d06:	bf00      	nop
 8009d08:	08009d21 	.word	0x08009d21
 8009d0c:	08009d55 	.word	0x08009d55
 8009d10:	08009d89 	.word	0x08009d89
 8009d14:	08009dbd 	.word	0x08009dbd
 8009d18:	08009df1 	.word	0x08009df1
 8009d1c:	08009e25 	.word	0x08009e25
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d26:	685b      	ldr	r3, [r3, #4]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d00b      	beq.n	8009d44 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d32:	685b      	ldr	r3, [r3, #4]
 8009d34:	687a      	ldr	r2, [r7, #4]
 8009d36:	7c12      	ldrb	r2, [r2, #16]
 8009d38:	f107 0108 	add.w	r1, r7, #8
 8009d3c:	4610      	mov	r0, r2
 8009d3e:	4798      	blx	r3
 8009d40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d42:	e091      	b.n	8009e68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d44:	6839      	ldr	r1, [r7, #0]
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f000 fa94 	bl	800a274 <USBD_CtlError>
            err++;
 8009d4c:	7afb      	ldrb	r3, [r7, #11]
 8009d4e:	3301      	adds	r3, #1
 8009d50:	72fb      	strb	r3, [r7, #11]
          break;
 8009d52:	e089      	b.n	8009e68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d5a:	689b      	ldr	r3, [r3, #8]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d00b      	beq.n	8009d78 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d66:	689b      	ldr	r3, [r3, #8]
 8009d68:	687a      	ldr	r2, [r7, #4]
 8009d6a:	7c12      	ldrb	r2, [r2, #16]
 8009d6c:	f107 0108 	add.w	r1, r7, #8
 8009d70:	4610      	mov	r0, r2
 8009d72:	4798      	blx	r3
 8009d74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d76:	e077      	b.n	8009e68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d78:	6839      	ldr	r1, [r7, #0]
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f000 fa7a 	bl	800a274 <USBD_CtlError>
            err++;
 8009d80:	7afb      	ldrb	r3, [r7, #11]
 8009d82:	3301      	adds	r3, #1
 8009d84:	72fb      	strb	r3, [r7, #11]
          break;
 8009d86:	e06f      	b.n	8009e68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d8e:	68db      	ldr	r3, [r3, #12]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d00b      	beq.n	8009dac <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d9a:	68db      	ldr	r3, [r3, #12]
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	7c12      	ldrb	r2, [r2, #16]
 8009da0:	f107 0108 	add.w	r1, r7, #8
 8009da4:	4610      	mov	r0, r2
 8009da6:	4798      	blx	r3
 8009da8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009daa:	e05d      	b.n	8009e68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009dac:	6839      	ldr	r1, [r7, #0]
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	f000 fa60 	bl	800a274 <USBD_CtlError>
            err++;
 8009db4:	7afb      	ldrb	r3, [r7, #11]
 8009db6:	3301      	adds	r3, #1
 8009db8:	72fb      	strb	r3, [r7, #11]
          break;
 8009dba:	e055      	b.n	8009e68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009dc2:	691b      	ldr	r3, [r3, #16]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d00b      	beq.n	8009de0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009dce:	691b      	ldr	r3, [r3, #16]
 8009dd0:	687a      	ldr	r2, [r7, #4]
 8009dd2:	7c12      	ldrb	r2, [r2, #16]
 8009dd4:	f107 0108 	add.w	r1, r7, #8
 8009dd8:	4610      	mov	r0, r2
 8009dda:	4798      	blx	r3
 8009ddc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009dde:	e043      	b.n	8009e68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009de0:	6839      	ldr	r1, [r7, #0]
 8009de2:	6878      	ldr	r0, [r7, #4]
 8009de4:	f000 fa46 	bl	800a274 <USBD_CtlError>
            err++;
 8009de8:	7afb      	ldrb	r3, [r7, #11]
 8009dea:	3301      	adds	r3, #1
 8009dec:	72fb      	strb	r3, [r7, #11]
          break;
 8009dee:	e03b      	b.n	8009e68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009df6:	695b      	ldr	r3, [r3, #20]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d00b      	beq.n	8009e14 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009e02:	695b      	ldr	r3, [r3, #20]
 8009e04:	687a      	ldr	r2, [r7, #4]
 8009e06:	7c12      	ldrb	r2, [r2, #16]
 8009e08:	f107 0108 	add.w	r1, r7, #8
 8009e0c:	4610      	mov	r0, r2
 8009e0e:	4798      	blx	r3
 8009e10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e12:	e029      	b.n	8009e68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e14:	6839      	ldr	r1, [r7, #0]
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f000 fa2c 	bl	800a274 <USBD_CtlError>
            err++;
 8009e1c:	7afb      	ldrb	r3, [r7, #11]
 8009e1e:	3301      	adds	r3, #1
 8009e20:	72fb      	strb	r3, [r7, #11]
          break;
 8009e22:	e021      	b.n	8009e68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009e2a:	699b      	ldr	r3, [r3, #24]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d00b      	beq.n	8009e48 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009e36:	699b      	ldr	r3, [r3, #24]
 8009e38:	687a      	ldr	r2, [r7, #4]
 8009e3a:	7c12      	ldrb	r2, [r2, #16]
 8009e3c:	f107 0108 	add.w	r1, r7, #8
 8009e40:	4610      	mov	r0, r2
 8009e42:	4798      	blx	r3
 8009e44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e46:	e00f      	b.n	8009e68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e48:	6839      	ldr	r1, [r7, #0]
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f000 fa12 	bl	800a274 <USBD_CtlError>
            err++;
 8009e50:	7afb      	ldrb	r3, [r7, #11]
 8009e52:	3301      	adds	r3, #1
 8009e54:	72fb      	strb	r3, [r7, #11]
          break;
 8009e56:	e007      	b.n	8009e68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009e58:	6839      	ldr	r1, [r7, #0]
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 fa0a 	bl	800a274 <USBD_CtlError>
          err++;
 8009e60:	7afb      	ldrb	r3, [r7, #11]
 8009e62:	3301      	adds	r3, #1
 8009e64:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009e66:	e038      	b.n	8009eda <USBD_GetDescriptor+0x286>
 8009e68:	e037      	b.n	8009eda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	7c1b      	ldrb	r3, [r3, #16]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d109      	bne.n	8009e86 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e7a:	f107 0208 	add.w	r2, r7, #8
 8009e7e:	4610      	mov	r0, r2
 8009e80:	4798      	blx	r3
 8009e82:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009e84:	e029      	b.n	8009eda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009e86:	6839      	ldr	r1, [r7, #0]
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 f9f3 	bl	800a274 <USBD_CtlError>
        err++;
 8009e8e:	7afb      	ldrb	r3, [r7, #11]
 8009e90:	3301      	adds	r3, #1
 8009e92:	72fb      	strb	r3, [r7, #11]
      break;
 8009e94:	e021      	b.n	8009eda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	7c1b      	ldrb	r3, [r3, #16]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d10d      	bne.n	8009eba <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ea6:	f107 0208 	add.w	r2, r7, #8
 8009eaa:	4610      	mov	r0, r2
 8009eac:	4798      	blx	r3
 8009eae:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	3301      	adds	r3, #1
 8009eb4:	2207      	movs	r2, #7
 8009eb6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009eb8:	e00f      	b.n	8009eda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009eba:	6839      	ldr	r1, [r7, #0]
 8009ebc:	6878      	ldr	r0, [r7, #4]
 8009ebe:	f000 f9d9 	bl	800a274 <USBD_CtlError>
        err++;
 8009ec2:	7afb      	ldrb	r3, [r7, #11]
 8009ec4:	3301      	adds	r3, #1
 8009ec6:	72fb      	strb	r3, [r7, #11]
      break;
 8009ec8:	e007      	b.n	8009eda <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009eca:	6839      	ldr	r1, [r7, #0]
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	f000 f9d1 	bl	800a274 <USBD_CtlError>
      err++;
 8009ed2:	7afb      	ldrb	r3, [r7, #11]
 8009ed4:	3301      	adds	r3, #1
 8009ed6:	72fb      	strb	r3, [r7, #11]
      break;
 8009ed8:	bf00      	nop
  }

  if (err != 0U)
 8009eda:	7afb      	ldrb	r3, [r7, #11]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d11c      	bne.n	8009f1a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009ee0:	893b      	ldrh	r3, [r7, #8]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d011      	beq.n	8009f0a <USBD_GetDescriptor+0x2b6>
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	88db      	ldrh	r3, [r3, #6]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d00d      	beq.n	8009f0a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	88da      	ldrh	r2, [r3, #6]
 8009ef2:	893b      	ldrh	r3, [r7, #8]
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	bf28      	it	cs
 8009ef8:	4613      	movcs	r3, r2
 8009efa:	b29b      	uxth	r3, r3
 8009efc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009efe:	893b      	ldrh	r3, [r7, #8]
 8009f00:	461a      	mov	r2, r3
 8009f02:	68f9      	ldr	r1, [r7, #12]
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f000 fa1f 	bl	800a348 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	88db      	ldrh	r3, [r3, #6]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d104      	bne.n	8009f1c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	f000 fa76 	bl	800a404 <USBD_CtlSendStatus>
 8009f18:	e000      	b.n	8009f1c <USBD_GetDescriptor+0x2c8>
    return;
 8009f1a:	bf00      	nop
    }
  }
}
 8009f1c:	3710      	adds	r7, #16
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}
 8009f22:	bf00      	nop

08009f24 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b084      	sub	sp, #16
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
 8009f2c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	889b      	ldrh	r3, [r3, #4]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d130      	bne.n	8009f98 <USBD_SetAddress+0x74>
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	88db      	ldrh	r3, [r3, #6]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d12c      	bne.n	8009f98 <USBD_SetAddress+0x74>
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	885b      	ldrh	r3, [r3, #2]
 8009f42:	2b7f      	cmp	r3, #127	; 0x7f
 8009f44:	d828      	bhi.n	8009f98 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	885b      	ldrh	r3, [r3, #2]
 8009f4a:	b2db      	uxtb	r3, r3
 8009f4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f50:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f58:	2b03      	cmp	r3, #3
 8009f5a:	d104      	bne.n	8009f66 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009f5c:	6839      	ldr	r1, [r7, #0]
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f000 f988 	bl	800a274 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f64:	e01c      	b.n	8009fa0 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	7bfa      	ldrb	r2, [r7, #15]
 8009f6a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009f6e:	7bfb      	ldrb	r3, [r7, #15]
 8009f70:	4619      	mov	r1, r3
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f009 f9f3 	bl	801335e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 fa43 	bl	800a404 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009f7e:	7bfb      	ldrb	r3, [r7, #15]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d004      	beq.n	8009f8e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2202      	movs	r2, #2
 8009f88:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f8c:	e008      	b.n	8009fa0 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2201      	movs	r2, #1
 8009f92:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f96:	e003      	b.n	8009fa0 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009f98:	6839      	ldr	r1, [r7, #0]
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 f96a 	bl	800a274 <USBD_CtlError>
  }
}
 8009fa0:	bf00      	nop
 8009fa2:	3710      	adds	r7, #16
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bd80      	pop	{r7, pc}

08009fa8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b082      	sub	sp, #8
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
 8009fb0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	885b      	ldrh	r3, [r3, #2]
 8009fb6:	b2da      	uxtb	r2, r3
 8009fb8:	4b41      	ldr	r3, [pc, #260]	; (800a0c0 <USBD_SetConfig+0x118>)
 8009fba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009fbc:	4b40      	ldr	r3, [pc, #256]	; (800a0c0 <USBD_SetConfig+0x118>)
 8009fbe:	781b      	ldrb	r3, [r3, #0]
 8009fc0:	2b01      	cmp	r3, #1
 8009fc2:	d904      	bls.n	8009fce <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009fc4:	6839      	ldr	r1, [r7, #0]
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	f000 f954 	bl	800a274 <USBD_CtlError>
 8009fcc:	e075      	b.n	800a0ba <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fd4:	2b02      	cmp	r3, #2
 8009fd6:	d002      	beq.n	8009fde <USBD_SetConfig+0x36>
 8009fd8:	2b03      	cmp	r3, #3
 8009fda:	d023      	beq.n	800a024 <USBD_SetConfig+0x7c>
 8009fdc:	e062      	b.n	800a0a4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009fde:	4b38      	ldr	r3, [pc, #224]	; (800a0c0 <USBD_SetConfig+0x118>)
 8009fe0:	781b      	ldrb	r3, [r3, #0]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d01a      	beq.n	800a01c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009fe6:	4b36      	ldr	r3, [pc, #216]	; (800a0c0 <USBD_SetConfig+0x118>)
 8009fe8:	781b      	ldrb	r3, [r3, #0]
 8009fea:	461a      	mov	r2, r3
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2203      	movs	r2, #3
 8009ff4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009ff8:	4b31      	ldr	r3, [pc, #196]	; (800a0c0 <USBD_SetConfig+0x118>)
 8009ffa:	781b      	ldrb	r3, [r3, #0]
 8009ffc:	4619      	mov	r1, r3
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	f7ff f9f4 	bl	80093ec <USBD_SetClassConfig>
 800a004:	4603      	mov	r3, r0
 800a006:	2b02      	cmp	r3, #2
 800a008:	d104      	bne.n	800a014 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a00a:	6839      	ldr	r1, [r7, #0]
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f000 f931 	bl	800a274 <USBD_CtlError>
            return;
 800a012:	e052      	b.n	800a0ba <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 f9f5 	bl	800a404 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a01a:	e04e      	b.n	800a0ba <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f000 f9f1 	bl	800a404 <USBD_CtlSendStatus>
        break;
 800a022:	e04a      	b.n	800a0ba <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a024:	4b26      	ldr	r3, [pc, #152]	; (800a0c0 <USBD_SetConfig+0x118>)
 800a026:	781b      	ldrb	r3, [r3, #0]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d112      	bne.n	800a052 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2202      	movs	r2, #2
 800a030:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800a034:	4b22      	ldr	r3, [pc, #136]	; (800a0c0 <USBD_SetConfig+0x118>)
 800a036:	781b      	ldrb	r3, [r3, #0]
 800a038:	461a      	mov	r2, r3
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a03e:	4b20      	ldr	r3, [pc, #128]	; (800a0c0 <USBD_SetConfig+0x118>)
 800a040:	781b      	ldrb	r3, [r3, #0]
 800a042:	4619      	mov	r1, r3
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f7ff f9f0 	bl	800942a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	f000 f9da 	bl	800a404 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a050:	e033      	b.n	800a0ba <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a052:	4b1b      	ldr	r3, [pc, #108]	; (800a0c0 <USBD_SetConfig+0x118>)
 800a054:	781b      	ldrb	r3, [r3, #0]
 800a056:	461a      	mov	r2, r3
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	429a      	cmp	r2, r3
 800a05e:	d01d      	beq.n	800a09c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	685b      	ldr	r3, [r3, #4]
 800a064:	b2db      	uxtb	r3, r3
 800a066:	4619      	mov	r1, r3
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f7ff f9de 	bl	800942a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a06e:	4b14      	ldr	r3, [pc, #80]	; (800a0c0 <USBD_SetConfig+0x118>)
 800a070:	781b      	ldrb	r3, [r3, #0]
 800a072:	461a      	mov	r2, r3
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a078:	4b11      	ldr	r3, [pc, #68]	; (800a0c0 <USBD_SetConfig+0x118>)
 800a07a:	781b      	ldrb	r3, [r3, #0]
 800a07c:	4619      	mov	r1, r3
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	f7ff f9b4 	bl	80093ec <USBD_SetClassConfig>
 800a084:	4603      	mov	r3, r0
 800a086:	2b02      	cmp	r3, #2
 800a088:	d104      	bne.n	800a094 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a08a:	6839      	ldr	r1, [r7, #0]
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f000 f8f1 	bl	800a274 <USBD_CtlError>
            return;
 800a092:	e012      	b.n	800a0ba <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	f000 f9b5 	bl	800a404 <USBD_CtlSendStatus>
        break;
 800a09a:	e00e      	b.n	800a0ba <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f000 f9b1 	bl	800a404 <USBD_CtlSendStatus>
        break;
 800a0a2:	e00a      	b.n	800a0ba <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a0a4:	6839      	ldr	r1, [r7, #0]
 800a0a6:	6878      	ldr	r0, [r7, #4]
 800a0a8:	f000 f8e4 	bl	800a274 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a0ac:	4b04      	ldr	r3, [pc, #16]	; (800a0c0 <USBD_SetConfig+0x118>)
 800a0ae:	781b      	ldrb	r3, [r3, #0]
 800a0b0:	4619      	mov	r1, r3
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f7ff f9b9 	bl	800942a <USBD_ClrClassConfig>
        break;
 800a0b8:	bf00      	nop
    }
  }
}
 800a0ba:	3708      	adds	r7, #8
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}
 800a0c0:	20000540 	.word	0x20000540

0800a0c4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b082      	sub	sp, #8
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
 800a0cc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	88db      	ldrh	r3, [r3, #6]
 800a0d2:	2b01      	cmp	r3, #1
 800a0d4:	d004      	beq.n	800a0e0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a0d6:	6839      	ldr	r1, [r7, #0]
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f000 f8cb 	bl	800a274 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a0de:	e021      	b.n	800a124 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0e6:	2b01      	cmp	r3, #1
 800a0e8:	db17      	blt.n	800a11a <USBD_GetConfig+0x56>
 800a0ea:	2b02      	cmp	r3, #2
 800a0ec:	dd02      	ble.n	800a0f4 <USBD_GetConfig+0x30>
 800a0ee:	2b03      	cmp	r3, #3
 800a0f0:	d00b      	beq.n	800a10a <USBD_GetConfig+0x46>
 800a0f2:	e012      	b.n	800a11a <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	3308      	adds	r3, #8
 800a0fe:	2201      	movs	r2, #1
 800a100:	4619      	mov	r1, r3
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f000 f920 	bl	800a348 <USBD_CtlSendData>
        break;
 800a108:	e00c      	b.n	800a124 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	3304      	adds	r3, #4
 800a10e:	2201      	movs	r2, #1
 800a110:	4619      	mov	r1, r3
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f000 f918 	bl	800a348 <USBD_CtlSendData>
        break;
 800a118:	e004      	b.n	800a124 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800a11a:	6839      	ldr	r1, [r7, #0]
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f000 f8a9 	bl	800a274 <USBD_CtlError>
        break;
 800a122:	bf00      	nop
}
 800a124:	bf00      	nop
 800a126:	3708      	adds	r7, #8
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}

0800a12c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b082      	sub	sp, #8
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
 800a134:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a13c:	3b01      	subs	r3, #1
 800a13e:	2b02      	cmp	r3, #2
 800a140:	d81e      	bhi.n	800a180 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	88db      	ldrh	r3, [r3, #6]
 800a146:	2b02      	cmp	r3, #2
 800a148:	d004      	beq.n	800a154 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a14a:	6839      	ldr	r1, [r7, #0]
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f000 f891 	bl	800a274 <USBD_CtlError>
        break;
 800a152:	e01a      	b.n	800a18a <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	2201      	movs	r2, #1
 800a158:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a160:	2b00      	cmp	r3, #0
 800a162:	d005      	beq.n	800a170 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	68db      	ldr	r3, [r3, #12]
 800a168:	f043 0202 	orr.w	r2, r3, #2
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	330c      	adds	r3, #12
 800a174:	2202      	movs	r2, #2
 800a176:	4619      	mov	r1, r3
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f000 f8e5 	bl	800a348 <USBD_CtlSendData>
      break;
 800a17e:	e004      	b.n	800a18a <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a180:	6839      	ldr	r1, [r7, #0]
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 f876 	bl	800a274 <USBD_CtlError>
      break;
 800a188:	bf00      	nop
  }
}
 800a18a:	bf00      	nop
 800a18c:	3708      	adds	r7, #8
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}

0800a192 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a192:	b580      	push	{r7, lr}
 800a194:	b082      	sub	sp, #8
 800a196:	af00      	add	r7, sp, #0
 800a198:	6078      	str	r0, [r7, #4]
 800a19a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	885b      	ldrh	r3, [r3, #2]
 800a1a0:	2b01      	cmp	r3, #1
 800a1a2:	d106      	bne.n	800a1b2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2201      	movs	r2, #1
 800a1a8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f000 f929 	bl	800a404 <USBD_CtlSendStatus>
  }
}
 800a1b2:	bf00      	nop
 800a1b4:	3708      	adds	r7, #8
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}

0800a1ba <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a1ba:	b580      	push	{r7, lr}
 800a1bc:	b082      	sub	sp, #8
 800a1be:	af00      	add	r7, sp, #0
 800a1c0:	6078      	str	r0, [r7, #4]
 800a1c2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1ca:	3b01      	subs	r3, #1
 800a1cc:	2b02      	cmp	r3, #2
 800a1ce:	d80b      	bhi.n	800a1e8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	885b      	ldrh	r3, [r3, #2]
 800a1d4:	2b01      	cmp	r3, #1
 800a1d6:	d10c      	bne.n	800a1f2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800a1e0:	6878      	ldr	r0, [r7, #4]
 800a1e2:	f000 f90f 	bl	800a404 <USBD_CtlSendStatus>
      }
      break;
 800a1e6:	e004      	b.n	800a1f2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a1e8:	6839      	ldr	r1, [r7, #0]
 800a1ea:	6878      	ldr	r0, [r7, #4]
 800a1ec:	f000 f842 	bl	800a274 <USBD_CtlError>
      break;
 800a1f0:	e000      	b.n	800a1f4 <USBD_ClrFeature+0x3a>
      break;
 800a1f2:	bf00      	nop
  }
}
 800a1f4:	bf00      	nop
 800a1f6:	3708      	adds	r7, #8
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b083      	sub	sp, #12
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
 800a204:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	781a      	ldrb	r2, [r3, #0]
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	785a      	ldrb	r2, [r3, #1]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	3302      	adds	r3, #2
 800a21a:	781b      	ldrb	r3, [r3, #0]
 800a21c:	b29a      	uxth	r2, r3
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	3303      	adds	r3, #3
 800a222:	781b      	ldrb	r3, [r3, #0]
 800a224:	b29b      	uxth	r3, r3
 800a226:	021b      	lsls	r3, r3, #8
 800a228:	b29b      	uxth	r3, r3
 800a22a:	4413      	add	r3, r2
 800a22c:	b29a      	uxth	r2, r3
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	3304      	adds	r3, #4
 800a236:	781b      	ldrb	r3, [r3, #0]
 800a238:	b29a      	uxth	r2, r3
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	3305      	adds	r3, #5
 800a23e:	781b      	ldrb	r3, [r3, #0]
 800a240:	b29b      	uxth	r3, r3
 800a242:	021b      	lsls	r3, r3, #8
 800a244:	b29b      	uxth	r3, r3
 800a246:	4413      	add	r3, r2
 800a248:	b29a      	uxth	r2, r3
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	3306      	adds	r3, #6
 800a252:	781b      	ldrb	r3, [r3, #0]
 800a254:	b29a      	uxth	r2, r3
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	3307      	adds	r3, #7
 800a25a:	781b      	ldrb	r3, [r3, #0]
 800a25c:	b29b      	uxth	r3, r3
 800a25e:	021b      	lsls	r3, r3, #8
 800a260:	b29b      	uxth	r3, r3
 800a262:	4413      	add	r3, r2
 800a264:	b29a      	uxth	r2, r3
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	80da      	strh	r2, [r3, #6]

}
 800a26a:	bf00      	nop
 800a26c:	370c      	adds	r7, #12
 800a26e:	46bd      	mov	sp, r7
 800a270:	bc80      	pop	{r7}
 800a272:	4770      	bx	lr

0800a274 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b082      	sub	sp, #8
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
 800a27c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a27e:	2180      	movs	r1, #128	; 0x80
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f009 f809 	bl	8013298 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a286:	2100      	movs	r1, #0
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f009 f805 	bl	8013298 <USBD_LL_StallEP>
}
 800a28e:	bf00      	nop
 800a290:	3708      	adds	r7, #8
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}

0800a296 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a296:	b580      	push	{r7, lr}
 800a298:	b086      	sub	sp, #24
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	60f8      	str	r0, [r7, #12]
 800a29e:	60b9      	str	r1, [r7, #8]
 800a2a0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d032      	beq.n	800a312 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a2ac:	68f8      	ldr	r0, [r7, #12]
 800a2ae:	f000 f834 	bl	800a31a <USBD_GetLen>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	3301      	adds	r3, #1
 800a2b6:	b29b      	uxth	r3, r3
 800a2b8:	005b      	lsls	r3, r3, #1
 800a2ba:	b29a      	uxth	r2, r3
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a2c0:	7dfb      	ldrb	r3, [r7, #23]
 800a2c2:	1c5a      	adds	r2, r3, #1
 800a2c4:	75fa      	strb	r2, [r7, #23]
 800a2c6:	461a      	mov	r2, r3
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	4413      	add	r3, r2
 800a2cc:	687a      	ldr	r2, [r7, #4]
 800a2ce:	7812      	ldrb	r2, [r2, #0]
 800a2d0:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a2d2:	7dfb      	ldrb	r3, [r7, #23]
 800a2d4:	1c5a      	adds	r2, r3, #1
 800a2d6:	75fa      	strb	r2, [r7, #23]
 800a2d8:	461a      	mov	r2, r3
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	4413      	add	r3, r2
 800a2de:	2203      	movs	r2, #3
 800a2e0:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a2e2:	e012      	b.n	800a30a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	1c5a      	adds	r2, r3, #1
 800a2e8:	60fa      	str	r2, [r7, #12]
 800a2ea:	7dfa      	ldrb	r2, [r7, #23]
 800a2ec:	1c51      	adds	r1, r2, #1
 800a2ee:	75f9      	strb	r1, [r7, #23]
 800a2f0:	4611      	mov	r1, r2
 800a2f2:	68ba      	ldr	r2, [r7, #8]
 800a2f4:	440a      	add	r2, r1
 800a2f6:	781b      	ldrb	r3, [r3, #0]
 800a2f8:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a2fa:	7dfb      	ldrb	r3, [r7, #23]
 800a2fc:	1c5a      	adds	r2, r3, #1
 800a2fe:	75fa      	strb	r2, [r7, #23]
 800a300:	461a      	mov	r2, r3
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	4413      	add	r3, r2
 800a306:	2200      	movs	r2, #0
 800a308:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d1e8      	bne.n	800a2e4 <USBD_GetString+0x4e>
    }
  }
}
 800a312:	bf00      	nop
 800a314:	3718      	adds	r7, #24
 800a316:	46bd      	mov	sp, r7
 800a318:	bd80      	pop	{r7, pc}

0800a31a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a31a:	b480      	push	{r7}
 800a31c:	b085      	sub	sp, #20
 800a31e:	af00      	add	r7, sp, #0
 800a320:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a322:	2300      	movs	r3, #0
 800a324:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a326:	e005      	b.n	800a334 <USBD_GetLen+0x1a>
  {
    len++;
 800a328:	7bfb      	ldrb	r3, [r7, #15]
 800a32a:	3301      	adds	r3, #1
 800a32c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	3301      	adds	r3, #1
 800a332:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	781b      	ldrb	r3, [r3, #0]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d1f5      	bne.n	800a328 <USBD_GetLen+0xe>
  }

  return len;
 800a33c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3714      	adds	r7, #20
 800a342:	46bd      	mov	sp, r7
 800a344:	bc80      	pop	{r7}
 800a346:	4770      	bx	lr

0800a348 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b084      	sub	sp, #16
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	60f8      	str	r0, [r7, #12]
 800a350:	60b9      	str	r1, [r7, #8]
 800a352:	4613      	mov	r3, r2
 800a354:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2202      	movs	r2, #2
 800a35a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a35e:	88fa      	ldrh	r2, [r7, #6]
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a364:	88fa      	ldrh	r2, [r7, #6]
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a36a:	88fb      	ldrh	r3, [r7, #6]
 800a36c:	68ba      	ldr	r2, [r7, #8]
 800a36e:	2100      	movs	r1, #0
 800a370:	68f8      	ldr	r0, [r7, #12]
 800a372:	f009 f813 	bl	801339c <USBD_LL_Transmit>

  return USBD_OK;
 800a376:	2300      	movs	r3, #0
}
 800a378:	4618      	mov	r0, r3
 800a37a:	3710      	adds	r7, #16
 800a37c:	46bd      	mov	sp, r7
 800a37e:	bd80      	pop	{r7, pc}

0800a380 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b084      	sub	sp, #16
 800a384:	af00      	add	r7, sp, #0
 800a386:	60f8      	str	r0, [r7, #12]
 800a388:	60b9      	str	r1, [r7, #8]
 800a38a:	4613      	mov	r3, r2
 800a38c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a38e:	88fb      	ldrh	r3, [r7, #6]
 800a390:	68ba      	ldr	r2, [r7, #8]
 800a392:	2100      	movs	r1, #0
 800a394:	68f8      	ldr	r0, [r7, #12]
 800a396:	f009 f801 	bl	801339c <USBD_LL_Transmit>

  return USBD_OK;
 800a39a:	2300      	movs	r3, #0
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	3710      	adds	r7, #16
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}

0800a3a4 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b084      	sub	sp, #16
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	60f8      	str	r0, [r7, #12]
 800a3ac:	60b9      	str	r1, [r7, #8]
 800a3ae:	4613      	mov	r3, r2
 800a3b0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	2203      	movs	r2, #3
 800a3b6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a3ba:	88fa      	ldrh	r2, [r7, #6]
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a3c2:	88fa      	ldrh	r2, [r7, #6]
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a3ca:	88fb      	ldrh	r3, [r7, #6]
 800a3cc:	68ba      	ldr	r2, [r7, #8]
 800a3ce:	2100      	movs	r1, #0
 800a3d0:	68f8      	ldr	r0, [r7, #12]
 800a3d2:	f009 f806 	bl	80133e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a3d6:	2300      	movs	r3, #0
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3710      	adds	r7, #16
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}

0800a3e0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b084      	sub	sp, #16
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	60f8      	str	r0, [r7, #12]
 800a3e8:	60b9      	str	r1, [r7, #8]
 800a3ea:	4613      	mov	r3, r2
 800a3ec:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a3ee:	88fb      	ldrh	r3, [r7, #6]
 800a3f0:	68ba      	ldr	r2, [r7, #8]
 800a3f2:	2100      	movs	r1, #0
 800a3f4:	68f8      	ldr	r0, [r7, #12]
 800a3f6:	f008 fff4 	bl	80133e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a3fa:	2300      	movs	r3, #0
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3710      	adds	r7, #16
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}

0800a404 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b082      	sub	sp, #8
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2204      	movs	r2, #4
 800a410:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a414:	2300      	movs	r3, #0
 800a416:	2200      	movs	r2, #0
 800a418:	2100      	movs	r1, #0
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f008 ffbe 	bl	801339c <USBD_LL_Transmit>

  return USBD_OK;
 800a420:	2300      	movs	r3, #0
}
 800a422:	4618      	mov	r0, r3
 800a424:	3708      	adds	r7, #8
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}

0800a42a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a42a:	b580      	push	{r7, lr}
 800a42c:	b082      	sub	sp, #8
 800a42e:	af00      	add	r7, sp, #0
 800a430:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	2205      	movs	r2, #5
 800a436:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a43a:	2300      	movs	r3, #0
 800a43c:	2200      	movs	r2, #0
 800a43e:	2100      	movs	r1, #0
 800a440:	6878      	ldr	r0, [r7, #4]
 800a442:	f008 ffce 	bl	80133e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a446:	2300      	movs	r3, #0
}
 800a448:	4618      	mov	r0, r3
 800a44a:	3708      	adds	r7, #8
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd80      	pop	{r7, pc}

0800a450 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a450:	b480      	push	{r7}
 800a452:	b085      	sub	sp, #20
 800a454:	af00      	add	r7, sp, #0
 800a456:	4603      	mov	r3, r0
 800a458:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a45a:	2300      	movs	r3, #0
 800a45c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a45e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a462:	2b84      	cmp	r3, #132	; 0x84
 800a464:	d005      	beq.n	800a472 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a466:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	4413      	add	r3, r2
 800a46e:	3303      	adds	r3, #3
 800a470:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a472:	68fb      	ldr	r3, [r7, #12]
}
 800a474:	4618      	mov	r0, r3
 800a476:	3714      	adds	r7, #20
 800a478:	46bd      	mov	sp, r7
 800a47a:	bc80      	pop	{r7}
 800a47c:	4770      	bx	lr

0800a47e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a47e:	b580      	push	{r7, lr}
 800a480:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a482:	f000 fb33 	bl	800aaec <vTaskStartScheduler>
  
  return osOK;
 800a486:	2300      	movs	r3, #0
}
 800a488:	4618      	mov	r0, r3
 800a48a:	bd80      	pop	{r7, pc}

0800a48c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a48c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a48e:	b089      	sub	sp, #36	; 0x24
 800a490:	af04      	add	r7, sp, #16
 800a492:	6078      	str	r0, [r7, #4]
 800a494:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	695b      	ldr	r3, [r3, #20]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d020      	beq.n	800a4e0 <osThreadCreate+0x54>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	699b      	ldr	r3, [r3, #24]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d01c      	beq.n	800a4e0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	685c      	ldr	r4, [r3, #4]
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681d      	ldr	r5, [r3, #0]
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	691e      	ldr	r6, [r3, #16]
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	f7ff ffc9 	bl	800a450 <makeFreeRtosPriority>
 800a4be:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	695b      	ldr	r3, [r3, #20]
 800a4c4:	687a      	ldr	r2, [r7, #4]
 800a4c6:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a4c8:	9202      	str	r2, [sp, #8]
 800a4ca:	9301      	str	r3, [sp, #4]
 800a4cc:	9100      	str	r1, [sp, #0]
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	4632      	mov	r2, r6
 800a4d2:	4629      	mov	r1, r5
 800a4d4:	4620      	mov	r0, r4
 800a4d6:	f000 f8e8 	bl	800a6aa <xTaskCreateStatic>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	60fb      	str	r3, [r7, #12]
 800a4de:	e01c      	b.n	800a51a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	685c      	ldr	r4, [r3, #4]
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a4ec:	b29e      	uxth	r6, r3
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	f7ff ffab 	bl	800a450 <makeFreeRtosPriority>
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	f107 030c 	add.w	r3, r7, #12
 800a500:	9301      	str	r3, [sp, #4]
 800a502:	9200      	str	r2, [sp, #0]
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	4632      	mov	r2, r6
 800a508:	4629      	mov	r1, r5
 800a50a:	4620      	mov	r0, r4
 800a50c:	f000 f926 	bl	800a75c <xTaskCreate>
 800a510:	4603      	mov	r3, r0
 800a512:	2b01      	cmp	r3, #1
 800a514:	d001      	beq.n	800a51a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a516:	2300      	movs	r3, #0
 800a518:	e000      	b.n	800a51c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a51a:	68fb      	ldr	r3, [r7, #12]
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3714      	adds	r7, #20
 800a520:	46bd      	mov	sp, r7
 800a522:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a524 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b084      	sub	sp, #16
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d001      	beq.n	800a53a <osDelay+0x16>
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	e000      	b.n	800a53c <osDelay+0x18>
 800a53a:	2301      	movs	r3, #1
 800a53c:	4618      	mov	r0, r3
 800a53e:	f000 fa49 	bl	800a9d4 <vTaskDelay>
  
  return osOK;
 800a542:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a544:	4618      	mov	r0, r3
 800a546:	3710      	adds	r7, #16
 800a548:	46bd      	mov	sp, r7
 800a54a:	bd80      	pop	{r7, pc}

0800a54c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a54c:	b480      	push	{r7}
 800a54e:	b083      	sub	sp, #12
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f103 0208 	add.w	r2, r3, #8
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	f04f 32ff 	mov.w	r2, #4294967295
 800a564:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	f103 0208 	add.w	r2, r3, #8
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	f103 0208 	add.w	r2, r3, #8
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2200      	movs	r2, #0
 800a57e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a580:	bf00      	nop
 800a582:	370c      	adds	r7, #12
 800a584:	46bd      	mov	sp, r7
 800a586:	bc80      	pop	{r7}
 800a588:	4770      	bx	lr

0800a58a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a58a:	b480      	push	{r7}
 800a58c:	b083      	sub	sp, #12
 800a58e:	af00      	add	r7, sp, #0
 800a590:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2200      	movs	r2, #0
 800a596:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a598:	bf00      	nop
 800a59a:	370c      	adds	r7, #12
 800a59c:	46bd      	mov	sp, r7
 800a59e:	bc80      	pop	{r7}
 800a5a0:	4770      	bx	lr

0800a5a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a5a2:	b480      	push	{r7}
 800a5a4:	b085      	sub	sp, #20
 800a5a6:	af00      	add	r7, sp, #0
 800a5a8:	6078      	str	r0, [r7, #4]
 800a5aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	685b      	ldr	r3, [r3, #4]
 800a5b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	68fa      	ldr	r2, [r7, #12]
 800a5b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	689a      	ldr	r2, [r3, #8]
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	689b      	ldr	r3, [r3, #8]
 800a5c4:	683a      	ldr	r2, [r7, #0]
 800a5c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	683a      	ldr	r2, [r7, #0]
 800a5cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	687a      	ldr	r2, [r7, #4]
 800a5d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	1c5a      	adds	r2, r3, #1
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	601a      	str	r2, [r3, #0]
}
 800a5de:	bf00      	nop
 800a5e0:	3714      	adds	r7, #20
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bc80      	pop	{r7}
 800a5e6:	4770      	bx	lr

0800a5e8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b085      	sub	sp, #20
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
 800a5f0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5fe:	d103      	bne.n	800a608 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	691b      	ldr	r3, [r3, #16]
 800a604:	60fb      	str	r3, [r7, #12]
 800a606:	e00c      	b.n	800a622 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	3308      	adds	r3, #8
 800a60c:	60fb      	str	r3, [r7, #12]
 800a60e:	e002      	b.n	800a616 <vListInsert+0x2e>
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	685b      	ldr	r3, [r3, #4]
 800a614:	60fb      	str	r3, [r7, #12]
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	685b      	ldr	r3, [r3, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	68ba      	ldr	r2, [r7, #8]
 800a61e:	429a      	cmp	r2, r3
 800a620:	d2f6      	bcs.n	800a610 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	685a      	ldr	r2, [r3, #4]
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	685b      	ldr	r3, [r3, #4]
 800a62e:	683a      	ldr	r2, [r7, #0]
 800a630:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	68fa      	ldr	r2, [r7, #12]
 800a636:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	683a      	ldr	r2, [r7, #0]
 800a63c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	687a      	ldr	r2, [r7, #4]
 800a642:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	1c5a      	adds	r2, r3, #1
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	601a      	str	r2, [r3, #0]
}
 800a64e:	bf00      	nop
 800a650:	3714      	adds	r7, #20
 800a652:	46bd      	mov	sp, r7
 800a654:	bc80      	pop	{r7}
 800a656:	4770      	bx	lr

0800a658 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a658:	b480      	push	{r7}
 800a65a:	b085      	sub	sp, #20
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	691b      	ldr	r3, [r3, #16]
 800a664:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	685b      	ldr	r3, [r3, #4]
 800a66a:	687a      	ldr	r2, [r7, #4]
 800a66c:	6892      	ldr	r2, [r2, #8]
 800a66e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	689b      	ldr	r3, [r3, #8]
 800a674:	687a      	ldr	r2, [r7, #4]
 800a676:	6852      	ldr	r2, [r2, #4]
 800a678:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	685b      	ldr	r3, [r3, #4]
 800a67e:	687a      	ldr	r2, [r7, #4]
 800a680:	429a      	cmp	r2, r3
 800a682:	d103      	bne.n	800a68c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	689a      	ldr	r2, [r3, #8]
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2200      	movs	r2, #0
 800a690:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	1e5a      	subs	r2, r3, #1
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	681b      	ldr	r3, [r3, #0]
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	3714      	adds	r7, #20
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bc80      	pop	{r7}
 800a6a8:	4770      	bx	lr

0800a6aa <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a6aa:	b580      	push	{r7, lr}
 800a6ac:	b08e      	sub	sp, #56	; 0x38
 800a6ae:	af04      	add	r7, sp, #16
 800a6b0:	60f8      	str	r0, [r7, #12]
 800a6b2:	60b9      	str	r1, [r7, #8]
 800a6b4:	607a      	str	r2, [r7, #4]
 800a6b6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a6b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d109      	bne.n	800a6d2 <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a6be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6c2:	f383 8811 	msr	BASEPRI, r3
 800a6c6:	f3bf 8f6f 	isb	sy
 800a6ca:	f3bf 8f4f 	dsb	sy
 800a6ce:	623b      	str	r3, [r7, #32]
 800a6d0:	e7fe      	b.n	800a6d0 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800a6d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d109      	bne.n	800a6ec <xTaskCreateStatic+0x42>
 800a6d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6dc:	f383 8811 	msr	BASEPRI, r3
 800a6e0:	f3bf 8f6f 	isb	sy
 800a6e4:	f3bf 8f4f 	dsb	sy
 800a6e8:	61fb      	str	r3, [r7, #28]
 800a6ea:	e7fe      	b.n	800a6ea <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a6ec:	2360      	movs	r3, #96	; 0x60
 800a6ee:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a6f0:	693b      	ldr	r3, [r7, #16]
 800a6f2:	2b60      	cmp	r3, #96	; 0x60
 800a6f4:	d009      	beq.n	800a70a <xTaskCreateStatic+0x60>
 800a6f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6fa:	f383 8811 	msr	BASEPRI, r3
 800a6fe:	f3bf 8f6f 	isb	sy
 800a702:	f3bf 8f4f 	dsb	sy
 800a706:	61bb      	str	r3, [r7, #24]
 800a708:	e7fe      	b.n	800a708 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a70a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d01e      	beq.n	800a74e <xTaskCreateStatic+0xa4>
 800a710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a712:	2b00      	cmp	r3, #0
 800a714:	d01b      	beq.n	800a74e <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a718:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a71a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a71c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a71e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a722:	2202      	movs	r2, #2
 800a724:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a728:	2300      	movs	r3, #0
 800a72a:	9303      	str	r3, [sp, #12]
 800a72c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a72e:	9302      	str	r3, [sp, #8]
 800a730:	f107 0314 	add.w	r3, r7, #20
 800a734:	9301      	str	r3, [sp, #4]
 800a736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a738:	9300      	str	r3, [sp, #0]
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	687a      	ldr	r2, [r7, #4]
 800a73e:	68b9      	ldr	r1, [r7, #8]
 800a740:	68f8      	ldr	r0, [r7, #12]
 800a742:	f000 f850 	bl	800a7e6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a746:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a748:	f000 f8d6 	bl	800a8f8 <prvAddNewTaskToReadyList>
 800a74c:	e001      	b.n	800a752 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800a74e:	2300      	movs	r3, #0
 800a750:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a752:	697b      	ldr	r3, [r7, #20]
	}
 800a754:	4618      	mov	r0, r3
 800a756:	3728      	adds	r7, #40	; 0x28
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}

0800a75c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b08c      	sub	sp, #48	; 0x30
 800a760:	af04      	add	r7, sp, #16
 800a762:	60f8      	str	r0, [r7, #12]
 800a764:	60b9      	str	r1, [r7, #8]
 800a766:	603b      	str	r3, [r7, #0]
 800a768:	4613      	mov	r3, r2
 800a76a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a76c:	88fb      	ldrh	r3, [r7, #6]
 800a76e:	009b      	lsls	r3, r3, #2
 800a770:	4618      	mov	r0, r3
 800a772:	f001 f97b 	bl	800ba6c <pvPortMalloc>
 800a776:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d00e      	beq.n	800a79c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800a77e:	2060      	movs	r0, #96	; 0x60
 800a780:	f001 f974 	bl	800ba6c <pvPortMalloc>
 800a784:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a786:	69fb      	ldr	r3, [r7, #28]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d003      	beq.n	800a794 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a78c:	69fb      	ldr	r3, [r7, #28]
 800a78e:	697a      	ldr	r2, [r7, #20]
 800a790:	631a      	str	r2, [r3, #48]	; 0x30
 800a792:	e005      	b.n	800a7a0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a794:	6978      	ldr	r0, [r7, #20]
 800a796:	f001 fa2b 	bl	800bbf0 <vPortFree>
 800a79a:	e001      	b.n	800a7a0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a79c:	2300      	movs	r3, #0
 800a79e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a7a0:	69fb      	ldr	r3, [r7, #28]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d017      	beq.n	800a7d6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a7a6:	69fb      	ldr	r3, [r7, #28]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a7ae:	88fa      	ldrh	r2, [r7, #6]
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	9303      	str	r3, [sp, #12]
 800a7b4:	69fb      	ldr	r3, [r7, #28]
 800a7b6:	9302      	str	r3, [sp, #8]
 800a7b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7ba:	9301      	str	r3, [sp, #4]
 800a7bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7be:	9300      	str	r3, [sp, #0]
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	68b9      	ldr	r1, [r7, #8]
 800a7c4:	68f8      	ldr	r0, [r7, #12]
 800a7c6:	f000 f80e 	bl	800a7e6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a7ca:	69f8      	ldr	r0, [r7, #28]
 800a7cc:	f000 f894 	bl	800a8f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	61bb      	str	r3, [r7, #24]
 800a7d4:	e002      	b.n	800a7dc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a7d6:	f04f 33ff 	mov.w	r3, #4294967295
 800a7da:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a7dc:	69bb      	ldr	r3, [r7, #24]
	}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3720      	adds	r7, #32
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}

0800a7e6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a7e6:	b580      	push	{r7, lr}
 800a7e8:	b088      	sub	sp, #32
 800a7ea:	af00      	add	r7, sp, #0
 800a7ec:	60f8      	str	r0, [r7, #12]
 800a7ee:	60b9      	str	r1, [r7, #8]
 800a7f0:	607a      	str	r2, [r7, #4]
 800a7f2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a7f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7f6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	009b      	lsls	r3, r3, #2
 800a7fc:	461a      	mov	r2, r3
 800a7fe:	21a5      	movs	r1, #165	; 0xa5
 800a800:	f008 fe93 	bl	801352a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800a804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a806:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a80e:	3b01      	subs	r3, #1
 800a810:	009b      	lsls	r3, r3, #2
 800a812:	4413      	add	r3, r2
 800a814:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800a816:	69bb      	ldr	r3, [r7, #24]
 800a818:	f023 0307 	bic.w	r3, r3, #7
 800a81c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a81e:	69bb      	ldr	r3, [r7, #24]
 800a820:	f003 0307 	and.w	r3, r3, #7
 800a824:	2b00      	cmp	r3, #0
 800a826:	d009      	beq.n	800a83c <prvInitialiseNewTask+0x56>
 800a828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a82c:	f383 8811 	msr	BASEPRI, r3
 800a830:	f3bf 8f6f 	isb	sy
 800a834:	f3bf 8f4f 	dsb	sy
 800a838:	617b      	str	r3, [r7, #20]
 800a83a:	e7fe      	b.n	800a83a <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a83c:	2300      	movs	r3, #0
 800a83e:	61fb      	str	r3, [r7, #28]
 800a840:	e012      	b.n	800a868 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a842:	68ba      	ldr	r2, [r7, #8]
 800a844:	69fb      	ldr	r3, [r7, #28]
 800a846:	4413      	add	r3, r2
 800a848:	7819      	ldrb	r1, [r3, #0]
 800a84a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a84c:	69fb      	ldr	r3, [r7, #28]
 800a84e:	4413      	add	r3, r2
 800a850:	3334      	adds	r3, #52	; 0x34
 800a852:	460a      	mov	r2, r1
 800a854:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800a856:	68ba      	ldr	r2, [r7, #8]
 800a858:	69fb      	ldr	r3, [r7, #28]
 800a85a:	4413      	add	r3, r2
 800a85c:	781b      	ldrb	r3, [r3, #0]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d006      	beq.n	800a870 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a862:	69fb      	ldr	r3, [r7, #28]
 800a864:	3301      	adds	r3, #1
 800a866:	61fb      	str	r3, [r7, #28]
 800a868:	69fb      	ldr	r3, [r7, #28]
 800a86a:	2b0f      	cmp	r3, #15
 800a86c:	d9e9      	bls.n	800a842 <prvInitialiseNewTask+0x5c>
 800a86e:	e000      	b.n	800a872 <prvInitialiseNewTask+0x8c>
		{
			break;
 800a870:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a874:	2200      	movs	r2, #0
 800a876:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a87a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a87c:	2b06      	cmp	r3, #6
 800a87e:	d901      	bls.n	800a884 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a880:	2306      	movs	r3, #6
 800a882:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a886:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a888:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a88a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a88c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a88e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a892:	2200      	movs	r2, #0
 800a894:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a898:	3304      	adds	r3, #4
 800a89a:	4618      	mov	r0, r3
 800a89c:	f7ff fe75 	bl	800a58a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a8a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8a2:	3318      	adds	r3, #24
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	f7ff fe70 	bl	800a58a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a8aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8ae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8b2:	f1c3 0207 	rsb	r2, r3, #7
 800a8b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8b8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a8ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8be:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a8c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a8c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a8cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a8d4:	683a      	ldr	r2, [r7, #0]
 800a8d6:	68f9      	ldr	r1, [r7, #12]
 800a8d8:	69b8      	ldr	r0, [r7, #24]
 800a8da:	f000 ff25 	bl	800b728 <pxPortInitialiseStack>
 800a8de:	4602      	mov	r2, r0
 800a8e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8e2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800a8e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d002      	beq.n	800a8f0 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a8ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8ee:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a8f0:	bf00      	nop
 800a8f2:	3720      	adds	r7, #32
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b082      	sub	sp, #8
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a900:	f000 fffa 	bl	800b8f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a904:	4b2c      	ldr	r3, [pc, #176]	; (800a9b8 <prvAddNewTaskToReadyList+0xc0>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	3301      	adds	r3, #1
 800a90a:	4a2b      	ldr	r2, [pc, #172]	; (800a9b8 <prvAddNewTaskToReadyList+0xc0>)
 800a90c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a90e:	4b2b      	ldr	r3, [pc, #172]	; (800a9bc <prvAddNewTaskToReadyList+0xc4>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d109      	bne.n	800a92a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a916:	4a29      	ldr	r2, [pc, #164]	; (800a9bc <prvAddNewTaskToReadyList+0xc4>)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a91c:	4b26      	ldr	r3, [pc, #152]	; (800a9b8 <prvAddNewTaskToReadyList+0xc0>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	2b01      	cmp	r3, #1
 800a922:	d110      	bne.n	800a946 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a924:	f000 fbc6 	bl	800b0b4 <prvInitialiseTaskLists>
 800a928:	e00d      	b.n	800a946 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a92a:	4b25      	ldr	r3, [pc, #148]	; (800a9c0 <prvAddNewTaskToReadyList+0xc8>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d109      	bne.n	800a946 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a932:	4b22      	ldr	r3, [pc, #136]	; (800a9bc <prvAddNewTaskToReadyList+0xc4>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a93c:	429a      	cmp	r2, r3
 800a93e:	d802      	bhi.n	800a946 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a940:	4a1e      	ldr	r2, [pc, #120]	; (800a9bc <prvAddNewTaskToReadyList+0xc4>)
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a946:	4b1f      	ldr	r3, [pc, #124]	; (800a9c4 <prvAddNewTaskToReadyList+0xcc>)
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	3301      	adds	r3, #1
 800a94c:	4a1d      	ldr	r2, [pc, #116]	; (800a9c4 <prvAddNewTaskToReadyList+0xcc>)
 800a94e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a950:	4b1c      	ldr	r3, [pc, #112]	; (800a9c4 <prvAddNewTaskToReadyList+0xcc>)
 800a952:	681a      	ldr	r2, [r3, #0]
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a95c:	2201      	movs	r2, #1
 800a95e:	409a      	lsls	r2, r3
 800a960:	4b19      	ldr	r3, [pc, #100]	; (800a9c8 <prvAddNewTaskToReadyList+0xd0>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	4313      	orrs	r3, r2
 800a966:	4a18      	ldr	r2, [pc, #96]	; (800a9c8 <prvAddNewTaskToReadyList+0xd0>)
 800a968:	6013      	str	r3, [r2, #0]
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a96e:	4613      	mov	r3, r2
 800a970:	009b      	lsls	r3, r3, #2
 800a972:	4413      	add	r3, r2
 800a974:	009b      	lsls	r3, r3, #2
 800a976:	4a15      	ldr	r2, [pc, #84]	; (800a9cc <prvAddNewTaskToReadyList+0xd4>)
 800a978:	441a      	add	r2, r3
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	3304      	adds	r3, #4
 800a97e:	4619      	mov	r1, r3
 800a980:	4610      	mov	r0, r2
 800a982:	f7ff fe0e 	bl	800a5a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a986:	f000 ffe5 	bl	800b954 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a98a:	4b0d      	ldr	r3, [pc, #52]	; (800a9c0 <prvAddNewTaskToReadyList+0xc8>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d00e      	beq.n	800a9b0 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a992:	4b0a      	ldr	r3, [pc, #40]	; (800a9bc <prvAddNewTaskToReadyList+0xc4>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a99c:	429a      	cmp	r2, r3
 800a99e:	d207      	bcs.n	800a9b0 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a9a0:	4b0b      	ldr	r3, [pc, #44]	; (800a9d0 <prvAddNewTaskToReadyList+0xd8>)
 800a9a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9a6:	601a      	str	r2, [r3, #0]
 800a9a8:	f3bf 8f4f 	dsb	sy
 800a9ac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a9b0:	bf00      	nop
 800a9b2:	3708      	adds	r7, #8
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}
 800a9b8:	20000644 	.word	0x20000644
 800a9bc:	20000544 	.word	0x20000544
 800a9c0:	20000650 	.word	0x20000650
 800a9c4:	20000660 	.word	0x20000660
 800a9c8:	2000064c 	.word	0x2000064c
 800a9cc:	20000548 	.word	0x20000548
 800a9d0:	e000ed04 	.word	0xe000ed04

0800a9d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b084      	sub	sp, #16
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d016      	beq.n	800aa14 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a9e6:	4b13      	ldr	r3, [pc, #76]	; (800aa34 <vTaskDelay+0x60>)
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d009      	beq.n	800aa02 <vTaskDelay+0x2e>
 800a9ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9f2:	f383 8811 	msr	BASEPRI, r3
 800a9f6:	f3bf 8f6f 	isb	sy
 800a9fa:	f3bf 8f4f 	dsb	sy
 800a9fe:	60bb      	str	r3, [r7, #8]
 800aa00:	e7fe      	b.n	800aa00 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800aa02:	f000 f8d3 	bl	800abac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800aa06:	2100      	movs	r1, #0
 800aa08:	6878      	ldr	r0, [r7, #4]
 800aa0a:	f000 fe27 	bl	800b65c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800aa0e:	f000 f8db 	bl	800abc8 <xTaskResumeAll>
 800aa12:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d107      	bne.n	800aa2a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800aa1a:	4b07      	ldr	r3, [pc, #28]	; (800aa38 <vTaskDelay+0x64>)
 800aa1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa20:	601a      	str	r2, [r3, #0]
 800aa22:	f3bf 8f4f 	dsb	sy
 800aa26:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800aa2a:	bf00      	nop
 800aa2c:	3710      	adds	r7, #16
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}
 800aa32:	bf00      	nop
 800aa34:	2000066c 	.word	0x2000066c
 800aa38:	e000ed04 	.word	0xe000ed04

0800aa3c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b086      	sub	sp, #24
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t *pxStateList;
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	613b      	str	r3, [r7, #16]

		configASSERT( pxTCB );
 800aa48:	693b      	ldr	r3, [r7, #16]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d109      	bne.n	800aa62 <eTaskGetState+0x26>
 800aa4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa52:	f383 8811 	msr	BASEPRI, r3
 800aa56:	f3bf 8f6f 	isb	sy
 800aa5a:	f3bf 8f4f 	dsb	sy
 800aa5e:	60bb      	str	r3, [r7, #8]
 800aa60:	e7fe      	b.n	800aa60 <eTaskGetState+0x24>

		if( pxTCB == pxCurrentTCB )
 800aa62:	4b1d      	ldr	r3, [pc, #116]	; (800aad8 <eTaskGetState+0x9c>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	693a      	ldr	r2, [r7, #16]
 800aa68:	429a      	cmp	r2, r3
 800aa6a:	d102      	bne.n	800aa72 <eTaskGetState+0x36>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	75fb      	strb	r3, [r7, #23]
 800aa70:	e02d      	b.n	800aace <eTaskGetState+0x92>
		}
		else
		{
			taskENTER_CRITICAL();
 800aa72:	f000 ff41 	bl	800b8f8 <vPortEnterCritical>
			{
				pxStateList = ( List_t * ) listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800aa76:	693b      	ldr	r3, [r7, #16]
 800aa78:	695b      	ldr	r3, [r3, #20]
 800aa7a:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800aa7c:	f000 ff6a 	bl	800b954 <vPortExitCritical>

			if( ( pxStateList == pxDelayedTaskList ) || ( pxStateList == pxOverflowDelayedTaskList ) )
 800aa80:	4b16      	ldr	r3, [pc, #88]	; (800aadc <eTaskGetState+0xa0>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	68fa      	ldr	r2, [r7, #12]
 800aa86:	429a      	cmp	r2, r3
 800aa88:	d004      	beq.n	800aa94 <eTaskGetState+0x58>
 800aa8a:	4b15      	ldr	r3, [pc, #84]	; (800aae0 <eTaskGetState+0xa4>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	68fa      	ldr	r2, [r7, #12]
 800aa90:	429a      	cmp	r2, r3
 800aa92:	d102      	bne.n	800aa9a <eTaskGetState+0x5e>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800aa94:	2302      	movs	r3, #2
 800aa96:	75fb      	strb	r3, [r7, #23]
 800aa98:	e019      	b.n	800aace <eTaskGetState+0x92>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	4a11      	ldr	r2, [pc, #68]	; (800aae4 <eTaskGetState+0xa8>)
 800aa9e:	4293      	cmp	r3, r2
 800aaa0:	d109      	bne.n	800aab6 <eTaskGetState+0x7a>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it block
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800aaa2:	693b      	ldr	r3, [r7, #16]
 800aaa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d102      	bne.n	800aab0 <eTaskGetState+0x74>
					{
						eReturn = eSuspended;
 800aaaa:	2303      	movs	r3, #3
 800aaac:	75fb      	strb	r3, [r7, #23]
 800aaae:	e00e      	b.n	800aace <eTaskGetState+0x92>
					}
					else
					{
						eReturn = eBlocked;
 800aab0:	2302      	movs	r3, #2
 800aab2:	75fb      	strb	r3, [r7, #23]
 800aab4:	e00b      	b.n	800aace <eTaskGetState+0x92>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	4a0b      	ldr	r2, [pc, #44]	; (800aae8 <eTaskGetState+0xac>)
 800aaba:	4293      	cmp	r3, r2
 800aabc:	d002      	beq.n	800aac4 <eTaskGetState+0x88>
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d102      	bne.n	800aaca <eTaskGetState+0x8e>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800aac4:	2304      	movs	r3, #4
 800aac6:	75fb      	strb	r3, [r7, #23]
 800aac8:	e001      	b.n	800aace <eTaskGetState+0x92>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800aaca:	2301      	movs	r3, #1
 800aacc:	75fb      	strb	r3, [r7, #23]
			}
		}

		return eReturn;
 800aace:	7dfb      	ldrb	r3, [r7, #23]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800aad0:	4618      	mov	r0, r3
 800aad2:	3718      	adds	r7, #24
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}
 800aad8:	20000544 	.word	0x20000544
 800aadc:	200005fc 	.word	0x200005fc
 800aae0:	20000600 	.word	0x20000600
 800aae4:	20000630 	.word	0x20000630
 800aae8:	20000618 	.word	0x20000618

0800aaec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b08a      	sub	sp, #40	; 0x28
 800aaf0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800aafa:	463a      	mov	r2, r7
 800aafc:	1d39      	adds	r1, r7, #4
 800aafe:	f107 0308 	add.w	r3, r7, #8
 800ab02:	4618      	mov	r0, r3
 800ab04:	f7f6 f904 	bl	8000d10 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ab08:	6839      	ldr	r1, [r7, #0]
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	68ba      	ldr	r2, [r7, #8]
 800ab0e:	9202      	str	r2, [sp, #8]
 800ab10:	9301      	str	r3, [sp, #4]
 800ab12:	2300      	movs	r3, #0
 800ab14:	9300      	str	r3, [sp, #0]
 800ab16:	2300      	movs	r3, #0
 800ab18:	460a      	mov	r2, r1
 800ab1a:	491e      	ldr	r1, [pc, #120]	; (800ab94 <vTaskStartScheduler+0xa8>)
 800ab1c:	481e      	ldr	r0, [pc, #120]	; (800ab98 <vTaskStartScheduler+0xac>)
 800ab1e:	f7ff fdc4 	bl	800a6aa <xTaskCreateStatic>
 800ab22:	4602      	mov	r2, r0
 800ab24:	4b1d      	ldr	r3, [pc, #116]	; (800ab9c <vTaskStartScheduler+0xb0>)
 800ab26:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ab28:	4b1c      	ldr	r3, [pc, #112]	; (800ab9c <vTaskStartScheduler+0xb0>)
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d002      	beq.n	800ab36 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ab30:	2301      	movs	r3, #1
 800ab32:	617b      	str	r3, [r7, #20]
 800ab34:	e001      	b.n	800ab3a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ab36:	2300      	movs	r3, #0
 800ab38:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ab3a:	697b      	ldr	r3, [r7, #20]
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	d117      	bne.n	800ab70 <vTaskStartScheduler+0x84>
 800ab40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab44:	f383 8811 	msr	BASEPRI, r3
 800ab48:	f3bf 8f6f 	isb	sy
 800ab4c:	f3bf 8f4f 	dsb	sy
 800ab50:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ab52:	4b13      	ldr	r3, [pc, #76]	; (800aba0 <vTaskStartScheduler+0xb4>)
 800ab54:	f04f 32ff 	mov.w	r2, #4294967295
 800ab58:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ab5a:	4b12      	ldr	r3, [pc, #72]	; (800aba4 <vTaskStartScheduler+0xb8>)
 800ab5c:	2201      	movs	r2, #1
 800ab5e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800ab60:	4b11      	ldr	r3, [pc, #68]	; (800aba8 <vTaskStartScheduler+0xbc>)
 800ab62:	2200      	movs	r2, #0
 800ab64:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800ab66:	f7f6 f8bd 	bl	8000ce4 <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ab6a:	f000 fe55 	bl	800b818 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ab6e:	e00d      	b.n	800ab8c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ab70:	697b      	ldr	r3, [r7, #20]
 800ab72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab76:	d109      	bne.n	800ab8c <vTaskStartScheduler+0xa0>
 800ab78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab7c:	f383 8811 	msr	BASEPRI, r3
 800ab80:	f3bf 8f6f 	isb	sy
 800ab84:	f3bf 8f4f 	dsb	sy
 800ab88:	60fb      	str	r3, [r7, #12]
 800ab8a:	e7fe      	b.n	800ab8a <vTaskStartScheduler+0x9e>
}
 800ab8c:	bf00      	nop
 800ab8e:	3718      	adds	r7, #24
 800ab90:	46bd      	mov	sp, r7
 800ab92:	bd80      	pop	{r7, pc}
 800ab94:	080169c8 	.word	0x080169c8
 800ab98:	0800b085 	.word	0x0800b085
 800ab9c:	20000668 	.word	0x20000668
 800aba0:	20000664 	.word	0x20000664
 800aba4:	20000650 	.word	0x20000650
 800aba8:	20000648 	.word	0x20000648

0800abac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800abac:	b480      	push	{r7}
 800abae:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800abb0:	4b04      	ldr	r3, [pc, #16]	; (800abc4 <vTaskSuspendAll+0x18>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	3301      	adds	r3, #1
 800abb6:	4a03      	ldr	r2, [pc, #12]	; (800abc4 <vTaskSuspendAll+0x18>)
 800abb8:	6013      	str	r3, [r2, #0]
}
 800abba:	bf00      	nop
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bc80      	pop	{r7}
 800abc0:	4770      	bx	lr
 800abc2:	bf00      	nop
 800abc4:	2000066c 	.word	0x2000066c

0800abc8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b084      	sub	sp, #16
 800abcc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800abce:	2300      	movs	r3, #0
 800abd0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800abd2:	2300      	movs	r3, #0
 800abd4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800abd6:	4b41      	ldr	r3, [pc, #260]	; (800acdc <xTaskResumeAll+0x114>)
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d109      	bne.n	800abf2 <xTaskResumeAll+0x2a>
 800abde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abe2:	f383 8811 	msr	BASEPRI, r3
 800abe6:	f3bf 8f6f 	isb	sy
 800abea:	f3bf 8f4f 	dsb	sy
 800abee:	603b      	str	r3, [r7, #0]
 800abf0:	e7fe      	b.n	800abf0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800abf2:	f000 fe81 	bl	800b8f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800abf6:	4b39      	ldr	r3, [pc, #228]	; (800acdc <xTaskResumeAll+0x114>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	3b01      	subs	r3, #1
 800abfc:	4a37      	ldr	r2, [pc, #220]	; (800acdc <xTaskResumeAll+0x114>)
 800abfe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac00:	4b36      	ldr	r3, [pc, #216]	; (800acdc <xTaskResumeAll+0x114>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d161      	bne.n	800accc <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ac08:	4b35      	ldr	r3, [pc, #212]	; (800ace0 <xTaskResumeAll+0x118>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d05d      	beq.n	800accc <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ac10:	e02e      	b.n	800ac70 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800ac12:	4b34      	ldr	r3, [pc, #208]	; (800ace4 <xTaskResumeAll+0x11c>)
 800ac14:	68db      	ldr	r3, [r3, #12]
 800ac16:	68db      	ldr	r3, [r3, #12]
 800ac18:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	3318      	adds	r3, #24
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f7ff fd1a 	bl	800a658 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	3304      	adds	r3, #4
 800ac28:	4618      	mov	r0, r3
 800ac2a:	f7ff fd15 	bl	800a658 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac32:	2201      	movs	r2, #1
 800ac34:	409a      	lsls	r2, r3
 800ac36:	4b2c      	ldr	r3, [pc, #176]	; (800ace8 <xTaskResumeAll+0x120>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	4313      	orrs	r3, r2
 800ac3c:	4a2a      	ldr	r2, [pc, #168]	; (800ace8 <xTaskResumeAll+0x120>)
 800ac3e:	6013      	str	r3, [r2, #0]
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac44:	4613      	mov	r3, r2
 800ac46:	009b      	lsls	r3, r3, #2
 800ac48:	4413      	add	r3, r2
 800ac4a:	009b      	lsls	r3, r3, #2
 800ac4c:	4a27      	ldr	r2, [pc, #156]	; (800acec <xTaskResumeAll+0x124>)
 800ac4e:	441a      	add	r2, r3
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	3304      	adds	r3, #4
 800ac54:	4619      	mov	r1, r3
 800ac56:	4610      	mov	r0, r2
 800ac58:	f7ff fca3 	bl	800a5a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac60:	4b23      	ldr	r3, [pc, #140]	; (800acf0 <xTaskResumeAll+0x128>)
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac66:	429a      	cmp	r2, r3
 800ac68:	d302      	bcc.n	800ac70 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800ac6a:	4b22      	ldr	r3, [pc, #136]	; (800acf4 <xTaskResumeAll+0x12c>)
 800ac6c:	2201      	movs	r2, #1
 800ac6e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ac70:	4b1c      	ldr	r3, [pc, #112]	; (800ace4 <xTaskResumeAll+0x11c>)
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d1cc      	bne.n	800ac12 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d001      	beq.n	800ac82 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ac7e:	f000 fb87 	bl	800b390 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800ac82:	4b1d      	ldr	r3, [pc, #116]	; (800acf8 <xTaskResumeAll+0x130>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d010      	beq.n	800acb0 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ac8e:	f000 f8c7 	bl	800ae20 <xTaskIncrementTick>
 800ac92:	4603      	mov	r3, r0
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d002      	beq.n	800ac9e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800ac98:	4b16      	ldr	r3, [pc, #88]	; (800acf4 <xTaskResumeAll+0x12c>)
 800ac9a:	2201      	movs	r2, #1
 800ac9c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	3b01      	subs	r3, #1
 800aca2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d1f1      	bne.n	800ac8e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800acaa:	4b13      	ldr	r3, [pc, #76]	; (800acf8 <xTaskResumeAll+0x130>)
 800acac:	2200      	movs	r2, #0
 800acae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800acb0:	4b10      	ldr	r3, [pc, #64]	; (800acf4 <xTaskResumeAll+0x12c>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d009      	beq.n	800accc <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800acb8:	2301      	movs	r3, #1
 800acba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800acbc:	4b0f      	ldr	r3, [pc, #60]	; (800acfc <xTaskResumeAll+0x134>)
 800acbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800acc2:	601a      	str	r2, [r3, #0]
 800acc4:	f3bf 8f4f 	dsb	sy
 800acc8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800accc:	f000 fe42 	bl	800b954 <vPortExitCritical>

	return xAlreadyYielded;
 800acd0:	68bb      	ldr	r3, [r7, #8]
}
 800acd2:	4618      	mov	r0, r3
 800acd4:	3710      	adds	r7, #16
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bd80      	pop	{r7, pc}
 800acda:	bf00      	nop
 800acdc:	2000066c 	.word	0x2000066c
 800ace0:	20000644 	.word	0x20000644
 800ace4:	20000604 	.word	0x20000604
 800ace8:	2000064c 	.word	0x2000064c
 800acec:	20000548 	.word	0x20000548
 800acf0:	20000544 	.word	0x20000544
 800acf4:	20000658 	.word	0x20000658
 800acf8:	20000654 	.word	0x20000654
 800acfc:	e000ed04 	.word	0xe000ed04

0800ad00 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b086      	sub	sp, #24
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	60f8      	str	r0, [r7, #12]
 800ad08:	60b9      	str	r1, [r7, #8]
 800ad0a:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	617b      	str	r3, [r7, #20]
 800ad10:	2307      	movs	r3, #7
 800ad12:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 800ad14:	f7ff ff4a 	bl	800abac <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 800ad18:	4b3b      	ldr	r3, [pc, #236]	; (800ae08 <uxTaskGetSystemState+0x108>)
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	68ba      	ldr	r2, [r7, #8]
 800ad1e:	429a      	cmp	r2, r3
 800ad20:	d36a      	bcc.n	800adf8 <uxTaskGetSystemState+0xf8>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 800ad22:	693b      	ldr	r3, [r7, #16]
 800ad24:	3b01      	subs	r3, #1
 800ad26:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 800ad28:	697a      	ldr	r2, [r7, #20]
 800ad2a:	4613      	mov	r3, r2
 800ad2c:	00db      	lsls	r3, r3, #3
 800ad2e:	4413      	add	r3, r2
 800ad30:	009b      	lsls	r3, r3, #2
 800ad32:	461a      	mov	r2, r3
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	1898      	adds	r0, r3, r2
 800ad38:	693a      	ldr	r2, [r7, #16]
 800ad3a:	4613      	mov	r3, r2
 800ad3c:	009b      	lsls	r3, r3, #2
 800ad3e:	4413      	add	r3, r2
 800ad40:	009b      	lsls	r3, r3, #2
 800ad42:	4a32      	ldr	r2, [pc, #200]	; (800ae0c <uxTaskGetSystemState+0x10c>)
 800ad44:	4413      	add	r3, r2
 800ad46:	2201      	movs	r2, #1
 800ad48:	4619      	mov	r1, r3
 800ad4a:	f000 fa85 	bl	800b258 <prvListTasksWithinSingleList>
 800ad4e:	4602      	mov	r2, r0
 800ad50:	697b      	ldr	r3, [r7, #20]
 800ad52:	4413      	add	r3, r2
 800ad54:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad56:	693b      	ldr	r3, [r7, #16]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d1e2      	bne.n	800ad22 <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 800ad5c:	697a      	ldr	r2, [r7, #20]
 800ad5e:	4613      	mov	r3, r2
 800ad60:	00db      	lsls	r3, r3, #3
 800ad62:	4413      	add	r3, r2
 800ad64:	009b      	lsls	r3, r3, #2
 800ad66:	461a      	mov	r2, r3
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	1898      	adds	r0, r3, r2
 800ad6c:	4b28      	ldr	r3, [pc, #160]	; (800ae10 <uxTaskGetSystemState+0x110>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	2202      	movs	r2, #2
 800ad72:	4619      	mov	r1, r3
 800ad74:	f000 fa70 	bl	800b258 <prvListTasksWithinSingleList>
 800ad78:	4602      	mov	r2, r0
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	4413      	add	r3, r2
 800ad7e:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 800ad80:	697a      	ldr	r2, [r7, #20]
 800ad82:	4613      	mov	r3, r2
 800ad84:	00db      	lsls	r3, r3, #3
 800ad86:	4413      	add	r3, r2
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	1898      	adds	r0, r3, r2
 800ad90:	4b20      	ldr	r3, [pc, #128]	; (800ae14 <uxTaskGetSystemState+0x114>)
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	2202      	movs	r2, #2
 800ad96:	4619      	mov	r1, r3
 800ad98:	f000 fa5e 	bl	800b258 <prvListTasksWithinSingleList>
 800ad9c:	4602      	mov	r2, r0
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	4413      	add	r3, r2
 800ada2:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 800ada4:	697a      	ldr	r2, [r7, #20]
 800ada6:	4613      	mov	r3, r2
 800ada8:	00db      	lsls	r3, r3, #3
 800adaa:	4413      	add	r3, r2
 800adac:	009b      	lsls	r3, r3, #2
 800adae:	461a      	mov	r2, r3
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	4413      	add	r3, r2
 800adb4:	2204      	movs	r2, #4
 800adb6:	4918      	ldr	r1, [pc, #96]	; (800ae18 <uxTaskGetSystemState+0x118>)
 800adb8:	4618      	mov	r0, r3
 800adba:	f000 fa4d 	bl	800b258 <prvListTasksWithinSingleList>
 800adbe:	4602      	mov	r2, r0
 800adc0:	697b      	ldr	r3, [r7, #20]
 800adc2:	4413      	add	r3, r2
 800adc4:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 800adc6:	697a      	ldr	r2, [r7, #20]
 800adc8:	4613      	mov	r3, r2
 800adca:	00db      	lsls	r3, r3, #3
 800adcc:	4413      	add	r3, r2
 800adce:	009b      	lsls	r3, r3, #2
 800add0:	461a      	mov	r2, r3
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	4413      	add	r3, r2
 800add6:	2203      	movs	r2, #3
 800add8:	4910      	ldr	r1, [pc, #64]	; (800ae1c <uxTaskGetSystemState+0x11c>)
 800adda:	4618      	mov	r0, r3
 800addc:	f000 fa3c 	bl	800b258 <prvListTasksWithinSingleList>
 800ade0:	4602      	mov	r2, r0
 800ade2:	697b      	ldr	r3, [r7, #20]
 800ade4:	4413      	add	r3, r2
 800ade6:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d004      	beq.n	800adf8 <uxTaskGetSystemState+0xf8>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800adee:	f7f5 ff85 	bl	8000cfc <getRunTimeCounterValue>
 800adf2:	4602      	mov	r2, r0
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 800adf8:	f7ff fee6 	bl	800abc8 <xTaskResumeAll>

		return uxTask;
 800adfc:	697b      	ldr	r3, [r7, #20]
	}
 800adfe:	4618      	mov	r0, r3
 800ae00:	3718      	adds	r7, #24
 800ae02:	46bd      	mov	sp, r7
 800ae04:	bd80      	pop	{r7, pc}
 800ae06:	bf00      	nop
 800ae08:	20000644 	.word	0x20000644
 800ae0c:	20000548 	.word	0x20000548
 800ae10:	200005fc 	.word	0x200005fc
 800ae14:	20000600 	.word	0x20000600
 800ae18:	20000618 	.word	0x20000618
 800ae1c:	20000630 	.word	0x20000630

0800ae20 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b086      	sub	sp, #24
 800ae24:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ae26:	2300      	movs	r3, #0
 800ae28:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae2a:	4b50      	ldr	r3, [pc, #320]	; (800af6c <xTaskIncrementTick+0x14c>)
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	f040 808c 	bne.w	800af4c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ae34:	4b4e      	ldr	r3, [pc, #312]	; (800af70 <xTaskIncrementTick+0x150>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	3301      	adds	r3, #1
 800ae3a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ae3c:	4a4c      	ldr	r2, [pc, #304]	; (800af70 <xTaskIncrementTick+0x150>)
 800ae3e:	693b      	ldr	r3, [r7, #16]
 800ae40:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d11f      	bne.n	800ae88 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800ae48:	4b4a      	ldr	r3, [pc, #296]	; (800af74 <xTaskIncrementTick+0x154>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d009      	beq.n	800ae66 <xTaskIncrementTick+0x46>
 800ae52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae56:	f383 8811 	msr	BASEPRI, r3
 800ae5a:	f3bf 8f6f 	isb	sy
 800ae5e:	f3bf 8f4f 	dsb	sy
 800ae62:	603b      	str	r3, [r7, #0]
 800ae64:	e7fe      	b.n	800ae64 <xTaskIncrementTick+0x44>
 800ae66:	4b43      	ldr	r3, [pc, #268]	; (800af74 <xTaskIncrementTick+0x154>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	60fb      	str	r3, [r7, #12]
 800ae6c:	4b42      	ldr	r3, [pc, #264]	; (800af78 <xTaskIncrementTick+0x158>)
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	4a40      	ldr	r2, [pc, #256]	; (800af74 <xTaskIncrementTick+0x154>)
 800ae72:	6013      	str	r3, [r2, #0]
 800ae74:	4a40      	ldr	r2, [pc, #256]	; (800af78 <xTaskIncrementTick+0x158>)
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	6013      	str	r3, [r2, #0]
 800ae7a:	4b40      	ldr	r3, [pc, #256]	; (800af7c <xTaskIncrementTick+0x15c>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	3301      	adds	r3, #1
 800ae80:	4a3e      	ldr	r2, [pc, #248]	; (800af7c <xTaskIncrementTick+0x15c>)
 800ae82:	6013      	str	r3, [r2, #0]
 800ae84:	f000 fa84 	bl	800b390 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ae88:	4b3d      	ldr	r3, [pc, #244]	; (800af80 <xTaskIncrementTick+0x160>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	693a      	ldr	r2, [r7, #16]
 800ae8e:	429a      	cmp	r2, r3
 800ae90:	d34d      	bcc.n	800af2e <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae92:	4b38      	ldr	r3, [pc, #224]	; (800af74 <xTaskIncrementTick+0x154>)
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d101      	bne.n	800aea0 <xTaskIncrementTick+0x80>
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	e000      	b.n	800aea2 <xTaskIncrementTick+0x82>
 800aea0:	2300      	movs	r3, #0
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d004      	beq.n	800aeb0 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aea6:	4b36      	ldr	r3, [pc, #216]	; (800af80 <xTaskIncrementTick+0x160>)
 800aea8:	f04f 32ff 	mov.w	r2, #4294967295
 800aeac:	601a      	str	r2, [r3, #0]
					break;
 800aeae:	e03e      	b.n	800af2e <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800aeb0:	4b30      	ldr	r3, [pc, #192]	; (800af74 <xTaskIncrementTick+0x154>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	68db      	ldr	r3, [r3, #12]
 800aeb6:	68db      	ldr	r3, [r3, #12]
 800aeb8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800aeba:	68bb      	ldr	r3, [r7, #8]
 800aebc:	685b      	ldr	r3, [r3, #4]
 800aebe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800aec0:	693a      	ldr	r2, [r7, #16]
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	429a      	cmp	r2, r3
 800aec6:	d203      	bcs.n	800aed0 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800aec8:	4a2d      	ldr	r2, [pc, #180]	; (800af80 <xTaskIncrementTick+0x160>)
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	6013      	str	r3, [r2, #0]
						break;
 800aece:	e02e      	b.n	800af2e <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	3304      	adds	r3, #4
 800aed4:	4618      	mov	r0, r3
 800aed6:	f7ff fbbf 	bl	800a658 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aeda:	68bb      	ldr	r3, [r7, #8]
 800aedc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d004      	beq.n	800aeec <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	3318      	adds	r3, #24
 800aee6:	4618      	mov	r0, r3
 800aee8:	f7ff fbb6 	bl	800a658 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800aeec:	68bb      	ldr	r3, [r7, #8]
 800aeee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aef0:	2201      	movs	r2, #1
 800aef2:	409a      	lsls	r2, r3
 800aef4:	4b23      	ldr	r3, [pc, #140]	; (800af84 <xTaskIncrementTick+0x164>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	4313      	orrs	r3, r2
 800aefa:	4a22      	ldr	r2, [pc, #136]	; (800af84 <xTaskIncrementTick+0x164>)
 800aefc:	6013      	str	r3, [r2, #0]
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af02:	4613      	mov	r3, r2
 800af04:	009b      	lsls	r3, r3, #2
 800af06:	4413      	add	r3, r2
 800af08:	009b      	lsls	r3, r3, #2
 800af0a:	4a1f      	ldr	r2, [pc, #124]	; (800af88 <xTaskIncrementTick+0x168>)
 800af0c:	441a      	add	r2, r3
 800af0e:	68bb      	ldr	r3, [r7, #8]
 800af10:	3304      	adds	r3, #4
 800af12:	4619      	mov	r1, r3
 800af14:	4610      	mov	r0, r2
 800af16:	f7ff fb44 	bl	800a5a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800af1a:	68bb      	ldr	r3, [r7, #8]
 800af1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af1e:	4b1b      	ldr	r3, [pc, #108]	; (800af8c <xTaskIncrementTick+0x16c>)
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af24:	429a      	cmp	r2, r3
 800af26:	d3b4      	bcc.n	800ae92 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800af28:	2301      	movs	r3, #1
 800af2a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af2c:	e7b1      	b.n	800ae92 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800af2e:	4b17      	ldr	r3, [pc, #92]	; (800af8c <xTaskIncrementTick+0x16c>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af34:	4914      	ldr	r1, [pc, #80]	; (800af88 <xTaskIncrementTick+0x168>)
 800af36:	4613      	mov	r3, r2
 800af38:	009b      	lsls	r3, r3, #2
 800af3a:	4413      	add	r3, r2
 800af3c:	009b      	lsls	r3, r3, #2
 800af3e:	440b      	add	r3, r1
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	2b01      	cmp	r3, #1
 800af44:	d907      	bls.n	800af56 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800af46:	2301      	movs	r3, #1
 800af48:	617b      	str	r3, [r7, #20]
 800af4a:	e004      	b.n	800af56 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800af4c:	4b10      	ldr	r3, [pc, #64]	; (800af90 <xTaskIncrementTick+0x170>)
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	3301      	adds	r3, #1
 800af52:	4a0f      	ldr	r2, [pc, #60]	; (800af90 <xTaskIncrementTick+0x170>)
 800af54:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800af56:	4b0f      	ldr	r3, [pc, #60]	; (800af94 <xTaskIncrementTick+0x174>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d001      	beq.n	800af62 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800af5e:	2301      	movs	r3, #1
 800af60:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800af62:	697b      	ldr	r3, [r7, #20]
}
 800af64:	4618      	mov	r0, r3
 800af66:	3718      	adds	r7, #24
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}
 800af6c:	2000066c 	.word	0x2000066c
 800af70:	20000648 	.word	0x20000648
 800af74:	200005fc 	.word	0x200005fc
 800af78:	20000600 	.word	0x20000600
 800af7c:	2000065c 	.word	0x2000065c
 800af80:	20000664 	.word	0x20000664
 800af84:	2000064c 	.word	0x2000064c
 800af88:	20000548 	.word	0x20000548
 800af8c:	20000544 	.word	0x20000544
 800af90:	20000654 	.word	0x20000654
 800af94:	20000658 	.word	0x20000658

0800af98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b086      	sub	sp, #24
 800af9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800af9e:	4b32      	ldr	r3, [pc, #200]	; (800b068 <vTaskSwitchContext+0xd0>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d003      	beq.n	800afae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800afa6:	4b31      	ldr	r3, [pc, #196]	; (800b06c <vTaskSwitchContext+0xd4>)
 800afa8:	2201      	movs	r2, #1
 800afaa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800afac:	e057      	b.n	800b05e <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 800afae:	4b2f      	ldr	r3, [pc, #188]	; (800b06c <vTaskSwitchContext+0xd4>)
 800afb0:	2200      	movs	r2, #0
 800afb2:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800afb4:	f7f5 fea2 	bl	8000cfc <getRunTimeCounterValue>
 800afb8:	4602      	mov	r2, r0
 800afba:	4b2d      	ldr	r3, [pc, #180]	; (800b070 <vTaskSwitchContext+0xd8>)
 800afbc:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 800afbe:	4b2c      	ldr	r3, [pc, #176]	; (800b070 <vTaskSwitchContext+0xd8>)
 800afc0:	681a      	ldr	r2, [r3, #0]
 800afc2:	4b2c      	ldr	r3, [pc, #176]	; (800b074 <vTaskSwitchContext+0xdc>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	429a      	cmp	r2, r3
 800afc8:	d909      	bls.n	800afde <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800afca:	4b2b      	ldr	r3, [pc, #172]	; (800b078 <vTaskSwitchContext+0xe0>)
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800afd0:	4a27      	ldr	r2, [pc, #156]	; (800b070 <vTaskSwitchContext+0xd8>)
 800afd2:	6810      	ldr	r0, [r2, #0]
 800afd4:	4a27      	ldr	r2, [pc, #156]	; (800b074 <vTaskSwitchContext+0xdc>)
 800afd6:	6812      	ldr	r2, [r2, #0]
 800afd8:	1a82      	subs	r2, r0, r2
 800afda:	440a      	add	r2, r1
 800afdc:	655a      	str	r2, [r3, #84]	; 0x54
				ulTaskSwitchedInTime = ulTotalRunTime;
 800afde:	4b24      	ldr	r3, [pc, #144]	; (800b070 <vTaskSwitchContext+0xd8>)
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	4a24      	ldr	r2, [pc, #144]	; (800b074 <vTaskSwitchContext+0xdc>)
 800afe4:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800afe6:	4b25      	ldr	r3, [pc, #148]	; (800b07c <vTaskSwitchContext+0xe4>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	fab3 f383 	clz	r3, r3
 800aff2:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800aff4:	7afb      	ldrb	r3, [r7, #11]
 800aff6:	f1c3 031f 	rsb	r3, r3, #31
 800affa:	617b      	str	r3, [r7, #20]
 800affc:	4920      	ldr	r1, [pc, #128]	; (800b080 <vTaskSwitchContext+0xe8>)
 800affe:	697a      	ldr	r2, [r7, #20]
 800b000:	4613      	mov	r3, r2
 800b002:	009b      	lsls	r3, r3, #2
 800b004:	4413      	add	r3, r2
 800b006:	009b      	lsls	r3, r3, #2
 800b008:	440b      	add	r3, r1
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d109      	bne.n	800b024 <vTaskSwitchContext+0x8c>
	__asm volatile
 800b010:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b014:	f383 8811 	msr	BASEPRI, r3
 800b018:	f3bf 8f6f 	isb	sy
 800b01c:	f3bf 8f4f 	dsb	sy
 800b020:	607b      	str	r3, [r7, #4]
 800b022:	e7fe      	b.n	800b022 <vTaskSwitchContext+0x8a>
 800b024:	697a      	ldr	r2, [r7, #20]
 800b026:	4613      	mov	r3, r2
 800b028:	009b      	lsls	r3, r3, #2
 800b02a:	4413      	add	r3, r2
 800b02c:	009b      	lsls	r3, r3, #2
 800b02e:	4a14      	ldr	r2, [pc, #80]	; (800b080 <vTaskSwitchContext+0xe8>)
 800b030:	4413      	add	r3, r2
 800b032:	613b      	str	r3, [r7, #16]
 800b034:	693b      	ldr	r3, [r7, #16]
 800b036:	685b      	ldr	r3, [r3, #4]
 800b038:	685a      	ldr	r2, [r3, #4]
 800b03a:	693b      	ldr	r3, [r7, #16]
 800b03c:	605a      	str	r2, [r3, #4]
 800b03e:	693b      	ldr	r3, [r7, #16]
 800b040:	685a      	ldr	r2, [r3, #4]
 800b042:	693b      	ldr	r3, [r7, #16]
 800b044:	3308      	adds	r3, #8
 800b046:	429a      	cmp	r2, r3
 800b048:	d104      	bne.n	800b054 <vTaskSwitchContext+0xbc>
 800b04a:	693b      	ldr	r3, [r7, #16]
 800b04c:	685b      	ldr	r3, [r3, #4]
 800b04e:	685a      	ldr	r2, [r3, #4]
 800b050:	693b      	ldr	r3, [r7, #16]
 800b052:	605a      	str	r2, [r3, #4]
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	68db      	ldr	r3, [r3, #12]
 800b05a:	4a07      	ldr	r2, [pc, #28]	; (800b078 <vTaskSwitchContext+0xe0>)
 800b05c:	6013      	str	r3, [r2, #0]
}
 800b05e:	bf00      	nop
 800b060:	3718      	adds	r7, #24
 800b062:	46bd      	mov	sp, r7
 800b064:	bd80      	pop	{r7, pc}
 800b066:	bf00      	nop
 800b068:	2000066c 	.word	0x2000066c
 800b06c:	20000658 	.word	0x20000658
 800b070:	20000674 	.word	0x20000674
 800b074:	20000670 	.word	0x20000670
 800b078:	20000544 	.word	0x20000544
 800b07c:	2000064c 	.word	0x2000064c
 800b080:	20000548 	.word	0x20000548

0800b084 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b082      	sub	sp, #8
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b08c:	f000 f852 	bl	800b134 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b090:	4b06      	ldr	r3, [pc, #24]	; (800b0ac <prvIdleTask+0x28>)
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	2b01      	cmp	r3, #1
 800b096:	d9f9      	bls.n	800b08c <prvIdleTask+0x8>
			{
				taskYIELD();
 800b098:	4b05      	ldr	r3, [pc, #20]	; (800b0b0 <prvIdleTask+0x2c>)
 800b09a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b09e:	601a      	str	r2, [r3, #0]
 800b0a0:	f3bf 8f4f 	dsb	sy
 800b0a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b0a8:	e7f0      	b.n	800b08c <prvIdleTask+0x8>
 800b0aa:	bf00      	nop
 800b0ac:	20000548 	.word	0x20000548
 800b0b0:	e000ed04 	.word	0xe000ed04

0800b0b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b082      	sub	sp, #8
 800b0b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	607b      	str	r3, [r7, #4]
 800b0be:	e00c      	b.n	800b0da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b0c0:	687a      	ldr	r2, [r7, #4]
 800b0c2:	4613      	mov	r3, r2
 800b0c4:	009b      	lsls	r3, r3, #2
 800b0c6:	4413      	add	r3, r2
 800b0c8:	009b      	lsls	r3, r3, #2
 800b0ca:	4a12      	ldr	r2, [pc, #72]	; (800b114 <prvInitialiseTaskLists+0x60>)
 800b0cc:	4413      	add	r3, r2
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	f7ff fa3c 	bl	800a54c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	607b      	str	r3, [r7, #4]
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2b06      	cmp	r3, #6
 800b0de:	d9ef      	bls.n	800b0c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b0e0:	480d      	ldr	r0, [pc, #52]	; (800b118 <prvInitialiseTaskLists+0x64>)
 800b0e2:	f7ff fa33 	bl	800a54c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b0e6:	480d      	ldr	r0, [pc, #52]	; (800b11c <prvInitialiseTaskLists+0x68>)
 800b0e8:	f7ff fa30 	bl	800a54c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b0ec:	480c      	ldr	r0, [pc, #48]	; (800b120 <prvInitialiseTaskLists+0x6c>)
 800b0ee:	f7ff fa2d 	bl	800a54c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b0f2:	480c      	ldr	r0, [pc, #48]	; (800b124 <prvInitialiseTaskLists+0x70>)
 800b0f4:	f7ff fa2a 	bl	800a54c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b0f8:	480b      	ldr	r0, [pc, #44]	; (800b128 <prvInitialiseTaskLists+0x74>)
 800b0fa:	f7ff fa27 	bl	800a54c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b0fe:	4b0b      	ldr	r3, [pc, #44]	; (800b12c <prvInitialiseTaskLists+0x78>)
 800b100:	4a05      	ldr	r2, [pc, #20]	; (800b118 <prvInitialiseTaskLists+0x64>)
 800b102:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b104:	4b0a      	ldr	r3, [pc, #40]	; (800b130 <prvInitialiseTaskLists+0x7c>)
 800b106:	4a05      	ldr	r2, [pc, #20]	; (800b11c <prvInitialiseTaskLists+0x68>)
 800b108:	601a      	str	r2, [r3, #0]
}
 800b10a:	bf00      	nop
 800b10c:	3708      	adds	r7, #8
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}
 800b112:	bf00      	nop
 800b114:	20000548 	.word	0x20000548
 800b118:	200005d4 	.word	0x200005d4
 800b11c:	200005e8 	.word	0x200005e8
 800b120:	20000604 	.word	0x20000604
 800b124:	20000618 	.word	0x20000618
 800b128:	20000630 	.word	0x20000630
 800b12c:	200005fc 	.word	0x200005fc
 800b130:	20000600 	.word	0x20000600

0800b134 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b082      	sub	sp, #8
 800b138:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b13a:	e019      	b.n	800b170 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b13c:	f000 fbdc 	bl	800b8f8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800b140:	4b0f      	ldr	r3, [pc, #60]	; (800b180 <prvCheckTasksWaitingTermination+0x4c>)
 800b142:	68db      	ldr	r3, [r3, #12]
 800b144:	68db      	ldr	r3, [r3, #12]
 800b146:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	3304      	adds	r3, #4
 800b14c:	4618      	mov	r0, r3
 800b14e:	f7ff fa83 	bl	800a658 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b152:	4b0c      	ldr	r3, [pc, #48]	; (800b184 <prvCheckTasksWaitingTermination+0x50>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	3b01      	subs	r3, #1
 800b158:	4a0a      	ldr	r2, [pc, #40]	; (800b184 <prvCheckTasksWaitingTermination+0x50>)
 800b15a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b15c:	4b0a      	ldr	r3, [pc, #40]	; (800b188 <prvCheckTasksWaitingTermination+0x54>)
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	3b01      	subs	r3, #1
 800b162:	4a09      	ldr	r2, [pc, #36]	; (800b188 <prvCheckTasksWaitingTermination+0x54>)
 800b164:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b166:	f000 fbf5 	bl	800b954 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f000 f8e1 	bl	800b332 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b170:	4b05      	ldr	r3, [pc, #20]	; (800b188 <prvCheckTasksWaitingTermination+0x54>)
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d1e1      	bne.n	800b13c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b178:	bf00      	nop
 800b17a:	3708      	adds	r7, #8
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}
 800b180:	20000618 	.word	0x20000618
 800b184:	20000644 	.word	0x20000644
 800b188:	2000062c 	.word	0x2000062c

0800b18c <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b086      	sub	sp, #24
 800b190:	af00      	add	r7, sp, #0
 800b192:	60f8      	str	r0, [r7, #12]
 800b194:	60b9      	str	r1, [r7, #8]
 800b196:	607a      	str	r2, [r7, #4]
 800b198:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d102      	bne.n	800b1a6 <vTaskGetInfo+0x1a>
 800b1a0:	4b2c      	ldr	r3, [pc, #176]	; (800b254 <vTaskGetInfo+0xc8>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	e000      	b.n	800b1a8 <vTaskGetInfo+0x1c>
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 800b1aa:	68bb      	ldr	r3, [r7, #8]
 800b1ac:	697a      	ldr	r2, [r7, #20]
 800b1ae:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1be:	68bb      	ldr	r3, [r7, #8]
 800b1c0:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b1c6:	68bb      	ldr	r3, [r7, #8]
 800b1c8:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 800b1ca:	697b      	ldr	r3, [r7, #20]
 800b1cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 800b1da:	697b      	ldr	r3, [r7, #20]
 800b1dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 800b1e2:	78fb      	ldrb	r3, [r7, #3]
 800b1e4:	2b05      	cmp	r3, #5
 800b1e6:	d01a      	beq.n	800b21e <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 800b1e8:	4b1a      	ldr	r3, [pc, #104]	; (800b254 <vTaskGetInfo+0xc8>)
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	697a      	ldr	r2, [r7, #20]
 800b1ee:	429a      	cmp	r2, r3
 800b1f0:	d103      	bne.n	800b1fa <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	731a      	strb	r2, [r3, #12]
 800b1f8:	e018      	b.n	800b22c <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	78fa      	ldrb	r2, [r7, #3]
 800b1fe:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 800b200:	78fb      	ldrb	r3, [r7, #3]
 800b202:	2b03      	cmp	r3, #3
 800b204:	d112      	bne.n	800b22c <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 800b206:	f7ff fcd1 	bl	800abac <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b20a:	697b      	ldr	r3, [r7, #20]
 800b20c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d002      	beq.n	800b218 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	2202      	movs	r2, #2
 800b216:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 800b218:	f7ff fcd6 	bl	800abc8 <xTaskResumeAll>
 800b21c:	e006      	b.n	800b22c <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 800b21e:	6978      	ldr	r0, [r7, #20]
 800b220:	f7ff fc0c 	bl	800aa3c <eTaskGetState>
 800b224:	4603      	mov	r3, r0
 800b226:	461a      	mov	r2, r3
 800b228:	68bb      	ldr	r3, [r7, #8]
 800b22a:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d009      	beq.n	800b246 <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b236:	4618      	mov	r0, r3
 800b238:	f000 f860 	bl	800b2fc <prvTaskCheckFreeStackSpace>
 800b23c:	4603      	mov	r3, r0
 800b23e:	461a      	mov	r2, r3
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 800b244:	e002      	b.n	800b24c <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	2200      	movs	r2, #0
 800b24a:	841a      	strh	r2, [r3, #32]
	}
 800b24c:	bf00      	nop
 800b24e:	3718      	adds	r7, #24
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}
 800b254:	20000544 	.word	0x20000544

0800b258 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b08a      	sub	sp, #40	; 0x28
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	60f8      	str	r0, [r7, #12]
 800b260:	60b9      	str	r1, [r7, #8]
 800b262:	4613      	mov	r3, r2
 800b264:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 800b266:	2300      	movs	r3, #0
 800b268:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d03f      	beq.n	800b2f2 <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	623b      	str	r3, [r7, #32]
 800b276:	6a3b      	ldr	r3, [r7, #32]
 800b278:	685b      	ldr	r3, [r3, #4]
 800b27a:	685a      	ldr	r2, [r3, #4]
 800b27c:	6a3b      	ldr	r3, [r7, #32]
 800b27e:	605a      	str	r2, [r3, #4]
 800b280:	6a3b      	ldr	r3, [r7, #32]
 800b282:	685a      	ldr	r2, [r3, #4]
 800b284:	6a3b      	ldr	r3, [r7, #32]
 800b286:	3308      	adds	r3, #8
 800b288:	429a      	cmp	r2, r3
 800b28a:	d104      	bne.n	800b296 <prvListTasksWithinSingleList+0x3e>
 800b28c:	6a3b      	ldr	r3, [r7, #32]
 800b28e:	685b      	ldr	r3, [r3, #4]
 800b290:	685a      	ldr	r2, [r3, #4]
 800b292:	6a3b      	ldr	r3, [r7, #32]
 800b294:	605a      	str	r2, [r3, #4]
 800b296:	6a3b      	ldr	r3, [r7, #32]
 800b298:	685b      	ldr	r3, [r3, #4]
 800b29a:	68db      	ldr	r3, [r3, #12]
 800b29c:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
 800b29e:	68bb      	ldr	r3, [r7, #8]
 800b2a0:	61bb      	str	r3, [r7, #24]
 800b2a2:	69bb      	ldr	r3, [r7, #24]
 800b2a4:	685b      	ldr	r3, [r3, #4]
 800b2a6:	685a      	ldr	r2, [r3, #4]
 800b2a8:	69bb      	ldr	r3, [r7, #24]
 800b2aa:	605a      	str	r2, [r3, #4]
 800b2ac:	69bb      	ldr	r3, [r7, #24]
 800b2ae:	685a      	ldr	r2, [r3, #4]
 800b2b0:	69bb      	ldr	r3, [r7, #24]
 800b2b2:	3308      	adds	r3, #8
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d104      	bne.n	800b2c2 <prvListTasksWithinSingleList+0x6a>
 800b2b8:	69bb      	ldr	r3, [r7, #24]
 800b2ba:	685b      	ldr	r3, [r3, #4]
 800b2bc:	685a      	ldr	r2, [r3, #4]
 800b2be:	69bb      	ldr	r3, [r7, #24]
 800b2c0:	605a      	str	r2, [r3, #4]
 800b2c2:	69bb      	ldr	r3, [r7, #24]
 800b2c4:	685b      	ldr	r3, [r3, #4]
 800b2c6:	68db      	ldr	r3, [r3, #12]
 800b2c8:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 800b2ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b2cc:	4613      	mov	r3, r2
 800b2ce:	00db      	lsls	r3, r3, #3
 800b2d0:	4413      	add	r3, r2
 800b2d2:	009b      	lsls	r3, r3, #2
 800b2d4:	461a      	mov	r2, r3
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	1899      	adds	r1, r3, r2
 800b2da:	79fb      	ldrb	r3, [r7, #7]
 800b2dc:	2201      	movs	r2, #1
 800b2de:	6978      	ldr	r0, [r7, #20]
 800b2e0:	f7ff ff54 	bl	800b18c <vTaskGetInfo>
				uxTask++;
 800b2e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2e6:	3301      	adds	r3, #1
 800b2e8:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 800b2ea:	697a      	ldr	r2, [r7, #20]
 800b2ec:	69fb      	ldr	r3, [r7, #28]
 800b2ee:	429a      	cmp	r2, r3
 800b2f0:	d1d5      	bne.n	800b29e <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 800b2f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	3728      	adds	r7, #40	; 0x28
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}

0800b2fc <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800b2fc:	b480      	push	{r7}
 800b2fe:	b085      	sub	sp, #20
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800b304:	2300      	movs	r3, #0
 800b306:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b308:	e005      	b.n	800b316 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	3301      	adds	r3, #1
 800b30e:	607b      	str	r3, [r7, #4]
			ulCount++;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	3301      	adds	r3, #1
 800b314:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	781b      	ldrb	r3, [r3, #0]
 800b31a:	2ba5      	cmp	r3, #165	; 0xa5
 800b31c:	d0f5      	beq.n	800b30a <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	089b      	lsrs	r3, r3, #2
 800b322:	60fb      	str	r3, [r7, #12]

		return ( uint16_t ) ulCount;
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	b29b      	uxth	r3, r3
	}
 800b328:	4618      	mov	r0, r3
 800b32a:	3714      	adds	r7, #20
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bc80      	pop	{r7}
 800b330:	4770      	bx	lr

0800b332 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b332:	b580      	push	{r7, lr}
 800b334:	b084      	sub	sp, #16
 800b336:	af00      	add	r7, sp, #0
 800b338:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b340:	2b00      	cmp	r3, #0
 800b342:	d108      	bne.n	800b356 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b348:	4618      	mov	r0, r3
 800b34a:	f000 fc51 	bl	800bbf0 <vPortFree>
				vPortFree( pxTCB );
 800b34e:	6878      	ldr	r0, [r7, #4]
 800b350:	f000 fc4e 	bl	800bbf0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b354:	e017      	b.n	800b386 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b35c:	2b01      	cmp	r3, #1
 800b35e:	d103      	bne.n	800b368 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b360:	6878      	ldr	r0, [r7, #4]
 800b362:	f000 fc45 	bl	800bbf0 <vPortFree>
	}
 800b366:	e00e      	b.n	800b386 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b36e:	2b02      	cmp	r3, #2
 800b370:	d009      	beq.n	800b386 <prvDeleteTCB+0x54>
 800b372:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b376:	f383 8811 	msr	BASEPRI, r3
 800b37a:	f3bf 8f6f 	isb	sy
 800b37e:	f3bf 8f4f 	dsb	sy
 800b382:	60fb      	str	r3, [r7, #12]
 800b384:	e7fe      	b.n	800b384 <prvDeleteTCB+0x52>
	}
 800b386:	bf00      	nop
 800b388:	3710      	adds	r7, #16
 800b38a:	46bd      	mov	sp, r7
 800b38c:	bd80      	pop	{r7, pc}
	...

0800b390 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b390:	b480      	push	{r7}
 800b392:	b083      	sub	sp, #12
 800b394:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b396:	4b0e      	ldr	r3, [pc, #56]	; (800b3d0 <prvResetNextTaskUnblockTime+0x40>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d101      	bne.n	800b3a4 <prvResetNextTaskUnblockTime+0x14>
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	e000      	b.n	800b3a6 <prvResetNextTaskUnblockTime+0x16>
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d004      	beq.n	800b3b4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b3aa:	4b0a      	ldr	r3, [pc, #40]	; (800b3d4 <prvResetNextTaskUnblockTime+0x44>)
 800b3ac:	f04f 32ff 	mov.w	r2, #4294967295
 800b3b0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b3b2:	e008      	b.n	800b3c6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b3b4:	4b06      	ldr	r3, [pc, #24]	; (800b3d0 <prvResetNextTaskUnblockTime+0x40>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	68db      	ldr	r3, [r3, #12]
 800b3ba:	68db      	ldr	r3, [r3, #12]
 800b3bc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	685b      	ldr	r3, [r3, #4]
 800b3c2:	4a04      	ldr	r2, [pc, #16]	; (800b3d4 <prvResetNextTaskUnblockTime+0x44>)
 800b3c4:	6013      	str	r3, [r2, #0]
}
 800b3c6:	bf00      	nop
 800b3c8:	370c      	adds	r7, #12
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bc80      	pop	{r7}
 800b3ce:	4770      	bx	lr
 800b3d0:	200005fc 	.word	0x200005fc
 800b3d4:	20000664 	.word	0x20000664

0800b3d8 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b084      	sub	sp, #16
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
 800b3e0:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 800b3e2:	6839      	ldr	r1, [r7, #0]
 800b3e4:	6878      	ldr	r0, [r7, #4]
 800b3e6:	f008 f945 	bl	8013674 <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f7f4 ff20 	bl	8000230 <strlen>
 800b3f0:	60f8      	str	r0, [r7, #12]
 800b3f2:	e007      	b.n	800b404 <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 800b3f4:	687a      	ldr	r2, [r7, #4]
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	4413      	add	r3, r2
 800b3fa:	2220      	movs	r2, #32
 800b3fc:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	3301      	adds	r3, #1
 800b402:	60fb      	str	r3, [r7, #12]
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	2b0e      	cmp	r3, #14
 800b408:	d9f4      	bls.n	800b3f4 <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = 0x00;
 800b40a:	687a      	ldr	r2, [r7, #4]
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	4413      	add	r3, r2
 800b410:	2200      	movs	r2, #0
 800b412:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 800b414:	687a      	ldr	r2, [r7, #4]
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	4413      	add	r3, r2
	}
 800b41a:	4618      	mov	r0, r3
 800b41c:	3710      	adds	r7, #16
 800b41e:	46bd      	mov	sp, r7
 800b420:	bd80      	pop	{r7, pc}
	...

0800b424 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 800b424:	b590      	push	{r4, r7, lr}
 800b426:	b089      	sub	sp, #36	; 0x24
 800b428:	af02      	add	r7, sp, #8
 800b42a:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = 0x00;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2200      	movs	r2, #0
 800b430:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800b432:	4b46      	ldr	r3, [pc, #280]	; (800b54c <vTaskList+0x128>)
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) );
 800b438:	4b44      	ldr	r3, [pc, #272]	; (800b54c <vTaskList+0x128>)
 800b43a:	681a      	ldr	r2, [r3, #0]
 800b43c:	4613      	mov	r3, r2
 800b43e:	00db      	lsls	r3, r3, #3
 800b440:	4413      	add	r3, r2
 800b442:	009b      	lsls	r3, r3, #2
 800b444:	4618      	mov	r0, r3
 800b446:	f000 fb11 	bl	800ba6c <pvPortMalloc>
 800b44a:	6138      	str	r0, [r7, #16]

		if( pxTaskStatusArray != NULL )
 800b44c:	693b      	ldr	r3, [r7, #16]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d078      	beq.n	800b544 <vTaskList+0x120>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	2200      	movs	r2, #0
 800b456:	4619      	mov	r1, r3
 800b458:	6938      	ldr	r0, [r7, #16]
 800b45a:	f7ff fc51 	bl	800ad00 <uxTaskGetSystemState>
 800b45e:	4603      	mov	r3, r0
 800b460:	60fb      	str	r3, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 800b462:	2300      	movs	r3, #0
 800b464:	60bb      	str	r3, [r7, #8]
 800b466:	e066      	b.n	800b536 <vTaskList+0x112>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 800b468:	68ba      	ldr	r2, [r7, #8]
 800b46a:	4613      	mov	r3, r2
 800b46c:	00db      	lsls	r3, r3, #3
 800b46e:	4413      	add	r3, r2
 800b470:	009b      	lsls	r3, r3, #2
 800b472:	461a      	mov	r2, r3
 800b474:	693b      	ldr	r3, [r7, #16]
 800b476:	4413      	add	r3, r2
 800b478:	7b1b      	ldrb	r3, [r3, #12]
 800b47a:	2b04      	cmp	r3, #4
 800b47c:	d81b      	bhi.n	800b4b6 <vTaskList+0x92>
 800b47e:	a201      	add	r2, pc, #4	; (adr r2, 800b484 <vTaskList+0x60>)
 800b480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b484:	0800b499 	.word	0x0800b499
 800b488:	0800b49f 	.word	0x0800b49f
 800b48c:	0800b4a5 	.word	0x0800b4a5
 800b490:	0800b4ab 	.word	0x0800b4ab
 800b494:	0800b4b1 	.word	0x0800b4b1
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 800b498:	2358      	movs	r3, #88	; 0x58
 800b49a:	75fb      	strb	r3, [r7, #23]
										break;
 800b49c:	e00e      	b.n	800b4bc <vTaskList+0x98>

					case eReady:		cStatus = tskREADY_CHAR;
 800b49e:	2352      	movs	r3, #82	; 0x52
 800b4a0:	75fb      	strb	r3, [r7, #23]
										break;
 800b4a2:	e00b      	b.n	800b4bc <vTaskList+0x98>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 800b4a4:	2342      	movs	r3, #66	; 0x42
 800b4a6:	75fb      	strb	r3, [r7, #23]
										break;
 800b4a8:	e008      	b.n	800b4bc <vTaskList+0x98>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 800b4aa:	2353      	movs	r3, #83	; 0x53
 800b4ac:	75fb      	strb	r3, [r7, #23]
										break;
 800b4ae:	e005      	b.n	800b4bc <vTaskList+0x98>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 800b4b0:	2344      	movs	r3, #68	; 0x44
 800b4b2:	75fb      	strb	r3, [r7, #23]
										break;
 800b4b4:	e002      	b.n	800b4bc <vTaskList+0x98>

					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = 0x00;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	75fb      	strb	r3, [r7, #23]
										break;
 800b4ba:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 800b4bc:	68ba      	ldr	r2, [r7, #8]
 800b4be:	4613      	mov	r3, r2
 800b4c0:	00db      	lsls	r3, r3, #3
 800b4c2:	4413      	add	r3, r2
 800b4c4:	009b      	lsls	r3, r3, #2
 800b4c6:	461a      	mov	r2, r3
 800b4c8:	693b      	ldr	r3, [r7, #16]
 800b4ca:	4413      	add	r3, r2
 800b4cc:	685b      	ldr	r3, [r3, #4]
 800b4ce:	4619      	mov	r1, r3
 800b4d0:	6878      	ldr	r0, [r7, #4]
 800b4d2:	f7ff ff81 	bl	800b3d8 <prvWriteNameToBuffer>
 800b4d6:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber );
 800b4d8:	7df9      	ldrb	r1, [r7, #23]
 800b4da:	68ba      	ldr	r2, [r7, #8]
 800b4dc:	4613      	mov	r3, r2
 800b4de:	00db      	lsls	r3, r3, #3
 800b4e0:	4413      	add	r3, r2
 800b4e2:	009b      	lsls	r3, r3, #2
 800b4e4:	461a      	mov	r2, r3
 800b4e6:	693b      	ldr	r3, [r7, #16]
 800b4e8:	4413      	add	r3, r2
 800b4ea:	6918      	ldr	r0, [r3, #16]
 800b4ec:	68ba      	ldr	r2, [r7, #8]
 800b4ee:	4613      	mov	r3, r2
 800b4f0:	00db      	lsls	r3, r3, #3
 800b4f2:	4413      	add	r3, r2
 800b4f4:	009b      	lsls	r3, r3, #2
 800b4f6:	461a      	mov	r2, r3
 800b4f8:	693b      	ldr	r3, [r7, #16]
 800b4fa:	4413      	add	r3, r2
 800b4fc:	8c1b      	ldrh	r3, [r3, #32]
 800b4fe:	461c      	mov	r4, r3
 800b500:	68ba      	ldr	r2, [r7, #8]
 800b502:	4613      	mov	r3, r2
 800b504:	00db      	lsls	r3, r3, #3
 800b506:	4413      	add	r3, r2
 800b508:	009b      	lsls	r3, r3, #2
 800b50a:	461a      	mov	r2, r3
 800b50c:	693b      	ldr	r3, [r7, #16]
 800b50e:	4413      	add	r3, r2
 800b510:	689b      	ldr	r3, [r3, #8]
 800b512:	9301      	str	r3, [sp, #4]
 800b514:	9400      	str	r4, [sp, #0]
 800b516:	4603      	mov	r3, r0
 800b518:	460a      	mov	r2, r1
 800b51a:	490d      	ldr	r1, [pc, #52]	; (800b550 <vTaskList+0x12c>)
 800b51c:	6878      	ldr	r0, [r7, #4]
 800b51e:	f008 f889 	bl	8013634 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer );
 800b522:	6878      	ldr	r0, [r7, #4]
 800b524:	f7f4 fe84 	bl	8000230 <strlen>
 800b528:	4602      	mov	r2, r0
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	4413      	add	r3, r2
 800b52e:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 800b530:	68bb      	ldr	r3, [r7, #8]
 800b532:	3301      	adds	r3, #1
 800b534:	60bb      	str	r3, [r7, #8]
 800b536:	68ba      	ldr	r2, [r7, #8]
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	429a      	cmp	r2, r3
 800b53c:	d394      	bcc.n	800b468 <vTaskList+0x44>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 800b53e:	6938      	ldr	r0, [r7, #16]
 800b540:	f000 fb56 	bl	800bbf0 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b544:	bf00      	nop
 800b546:	371c      	adds	r7, #28
 800b548:	46bd      	mov	sp, r7
 800b54a:	bd90      	pop	{r4, r7, pc}
 800b54c:	20000644 	.word	0x20000644
 800b550:	080169d0 	.word	0x080169d0

0800b554 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 800b554:	b580      	push	{r7, lr}
 800b556:	b088      	sub	sp, #32
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = 0x00;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2200      	movs	r2, #0
 800b560:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800b562:	4b3a      	ldr	r3, [pc, #232]	; (800b64c <vTaskGetRunTimeStats+0xf8>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	617b      	str	r3, [r7, #20]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) );
 800b568:	4b38      	ldr	r3, [pc, #224]	; (800b64c <vTaskGetRunTimeStats+0xf8>)
 800b56a:	681a      	ldr	r2, [r3, #0]
 800b56c:	4613      	mov	r3, r2
 800b56e:	00db      	lsls	r3, r3, #3
 800b570:	4413      	add	r3, r2
 800b572:	009b      	lsls	r3, r3, #2
 800b574:	4618      	mov	r0, r3
 800b576:	f000 fa79 	bl	800ba6c <pvPortMalloc>
 800b57a:	61f8      	str	r0, [r7, #28]

		if( pxTaskStatusArray != NULL )
 800b57c:	69fb      	ldr	r3, [r7, #28]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d060      	beq.n	800b644 <vTaskGetRunTimeStats+0xf0>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 800b582:	697b      	ldr	r3, [r7, #20]
 800b584:	f107 020c 	add.w	r2, r7, #12
 800b588:	4619      	mov	r1, r3
 800b58a:	69f8      	ldr	r0, [r7, #28]
 800b58c:	f7ff fbb8 	bl	800ad00 <uxTaskGetSystemState>
 800b590:	4603      	mov	r3, r0
 800b592:	617b      	str	r3, [r7, #20]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	4a2e      	ldr	r2, [pc, #184]	; (800b650 <vTaskGetRunTimeStats+0xfc>)
 800b598:	fba2 2303 	umull	r2, r3, r2, r3
 800b59c:	095b      	lsrs	r3, r3, #5
 800b59e:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0 )
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d04b      	beq.n	800b63e <vTaskGetRunTimeStats+0xea>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	613b      	str	r3, [r7, #16]
 800b5aa:	e044      	b.n	800b636 <vTaskGetRunTimeStats+0xe2>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 800b5ac:	693a      	ldr	r2, [r7, #16]
 800b5ae:	4613      	mov	r3, r2
 800b5b0:	00db      	lsls	r3, r3, #3
 800b5b2:	4413      	add	r3, r2
 800b5b4:	009b      	lsls	r3, r3, #2
 800b5b6:	461a      	mov	r2, r3
 800b5b8:	69fb      	ldr	r3, [r7, #28]
 800b5ba:	4413      	add	r3, r2
 800b5bc:	699a      	ldr	r2, [r3, #24]
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5c4:	61bb      	str	r3, [r7, #24]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 800b5c6:	693a      	ldr	r2, [r7, #16]
 800b5c8:	4613      	mov	r3, r2
 800b5ca:	00db      	lsls	r3, r3, #3
 800b5cc:	4413      	add	r3, r2
 800b5ce:	009b      	lsls	r3, r3, #2
 800b5d0:	461a      	mov	r2, r3
 800b5d2:	69fb      	ldr	r3, [r7, #28]
 800b5d4:	4413      	add	r3, r2
 800b5d6:	685b      	ldr	r3, [r3, #4]
 800b5d8:	4619      	mov	r1, r3
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	f7ff fefc 	bl	800b3d8 <prvWriteNameToBuffer>
 800b5e0:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 800b5e2:	69bb      	ldr	r3, [r7, #24]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d00e      	beq.n	800b606 <vTaskGetRunTimeStats+0xb2>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage );
 800b5e8:	693a      	ldr	r2, [r7, #16]
 800b5ea:	4613      	mov	r3, r2
 800b5ec:	00db      	lsls	r3, r3, #3
 800b5ee:	4413      	add	r3, r2
 800b5f0:	009b      	lsls	r3, r3, #2
 800b5f2:	461a      	mov	r2, r3
 800b5f4:	69fb      	ldr	r3, [r7, #28]
 800b5f6:	4413      	add	r3, r2
 800b5f8:	699a      	ldr	r2, [r3, #24]
 800b5fa:	69bb      	ldr	r3, [r7, #24]
 800b5fc:	4915      	ldr	r1, [pc, #84]	; (800b654 <vTaskGetRunTimeStats+0x100>)
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f008 f818 	bl	8013634 <siprintf>
 800b604:	e00d      	b.n	800b622 <vTaskGetRunTimeStats+0xce>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter );
 800b606:	693a      	ldr	r2, [r7, #16]
 800b608:	4613      	mov	r3, r2
 800b60a:	00db      	lsls	r3, r3, #3
 800b60c:	4413      	add	r3, r2
 800b60e:	009b      	lsls	r3, r3, #2
 800b610:	461a      	mov	r2, r3
 800b612:	69fb      	ldr	r3, [r7, #28]
 800b614:	4413      	add	r3, r2
 800b616:	699b      	ldr	r3, [r3, #24]
 800b618:	461a      	mov	r2, r3
 800b61a:	490f      	ldr	r1, [pc, #60]	; (800b658 <vTaskGetRunTimeStats+0x104>)
 800b61c:	6878      	ldr	r0, [r7, #4]
 800b61e:	f008 f809 	bl	8013634 <siprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer );
 800b622:	6878      	ldr	r0, [r7, #4]
 800b624:	f7f4 fe04 	bl	8000230 <strlen>
 800b628:	4602      	mov	r2, r0
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	4413      	add	r3, r2
 800b62e:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 800b630:	693b      	ldr	r3, [r7, #16]
 800b632:	3301      	adds	r3, #1
 800b634:	613b      	str	r3, [r7, #16]
 800b636:	693a      	ldr	r2, [r7, #16]
 800b638:	697b      	ldr	r3, [r7, #20]
 800b63a:	429a      	cmp	r2, r3
 800b63c:	d3b6      	bcc.n	800b5ac <vTaskGetRunTimeStats+0x58>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 800b63e:	69f8      	ldr	r0, [r7, #28]
 800b640:	f000 fad6 	bl	800bbf0 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b644:	bf00      	nop
 800b646:	3720      	adds	r7, #32
 800b648:	46bd      	mov	sp, r7
 800b64a:	bd80      	pop	{r7, pc}
 800b64c:	20000644 	.word	0x20000644
 800b650:	51eb851f 	.word	0x51eb851f
 800b654:	080169e0 	.word	0x080169e0
 800b658:	080169ec 	.word	0x080169ec

0800b65c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b084      	sub	sp, #16
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
 800b664:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b666:	4b29      	ldr	r3, [pc, #164]	; (800b70c <prvAddCurrentTaskToDelayedList+0xb0>)
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b66c:	4b28      	ldr	r3, [pc, #160]	; (800b710 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	3304      	adds	r3, #4
 800b672:	4618      	mov	r0, r3
 800b674:	f7fe fff0 	bl	800a658 <uxListRemove>
 800b678:	4603      	mov	r3, r0
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d10b      	bne.n	800b696 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800b67e:	4b24      	ldr	r3, [pc, #144]	; (800b710 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b684:	2201      	movs	r2, #1
 800b686:	fa02 f303 	lsl.w	r3, r2, r3
 800b68a:	43da      	mvns	r2, r3
 800b68c:	4b21      	ldr	r3, [pc, #132]	; (800b714 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	4013      	ands	r3, r2
 800b692:	4a20      	ldr	r2, [pc, #128]	; (800b714 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b694:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b69c:	d10a      	bne.n	800b6b4 <prvAddCurrentTaskToDelayedList+0x58>
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d007      	beq.n	800b6b4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b6a4:	4b1a      	ldr	r3, [pc, #104]	; (800b710 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	3304      	adds	r3, #4
 800b6aa:	4619      	mov	r1, r3
 800b6ac:	481a      	ldr	r0, [pc, #104]	; (800b718 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b6ae:	f7fe ff78 	bl	800a5a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b6b2:	e026      	b.n	800b702 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b6b4:	68fa      	ldr	r2, [r7, #12]
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	4413      	add	r3, r2
 800b6ba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b6bc:	4b14      	ldr	r3, [pc, #80]	; (800b710 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	68ba      	ldr	r2, [r7, #8]
 800b6c2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b6c4:	68ba      	ldr	r2, [r7, #8]
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	d209      	bcs.n	800b6e0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b6cc:	4b13      	ldr	r3, [pc, #76]	; (800b71c <prvAddCurrentTaskToDelayedList+0xc0>)
 800b6ce:	681a      	ldr	r2, [r3, #0]
 800b6d0:	4b0f      	ldr	r3, [pc, #60]	; (800b710 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	3304      	adds	r3, #4
 800b6d6:	4619      	mov	r1, r3
 800b6d8:	4610      	mov	r0, r2
 800b6da:	f7fe ff85 	bl	800a5e8 <vListInsert>
}
 800b6de:	e010      	b.n	800b702 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b6e0:	4b0f      	ldr	r3, [pc, #60]	; (800b720 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b6e2:	681a      	ldr	r2, [r3, #0]
 800b6e4:	4b0a      	ldr	r3, [pc, #40]	; (800b710 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	3304      	adds	r3, #4
 800b6ea:	4619      	mov	r1, r3
 800b6ec:	4610      	mov	r0, r2
 800b6ee:	f7fe ff7b 	bl	800a5e8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b6f2:	4b0c      	ldr	r3, [pc, #48]	; (800b724 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	68ba      	ldr	r2, [r7, #8]
 800b6f8:	429a      	cmp	r2, r3
 800b6fa:	d202      	bcs.n	800b702 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b6fc:	4a09      	ldr	r2, [pc, #36]	; (800b724 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b6fe:	68bb      	ldr	r3, [r7, #8]
 800b700:	6013      	str	r3, [r2, #0]
}
 800b702:	bf00      	nop
 800b704:	3710      	adds	r7, #16
 800b706:	46bd      	mov	sp, r7
 800b708:	bd80      	pop	{r7, pc}
 800b70a:	bf00      	nop
 800b70c:	20000648 	.word	0x20000648
 800b710:	20000544 	.word	0x20000544
 800b714:	2000064c 	.word	0x2000064c
 800b718:	20000630 	.word	0x20000630
 800b71c:	20000600 	.word	0x20000600
 800b720:	200005fc 	.word	0x200005fc
 800b724:	20000664 	.word	0x20000664

0800b728 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b728:	b480      	push	{r7}
 800b72a:	b085      	sub	sp, #20
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	60f8      	str	r0, [r7, #12]
 800b730:	60b9      	str	r1, [r7, #8]
 800b732:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	3b04      	subs	r3, #4
 800b738:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b740:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	3b04      	subs	r3, #4
 800b746:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	f023 0201 	bic.w	r2, r3, #1
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	3b04      	subs	r3, #4
 800b756:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b758:	4a08      	ldr	r2, [pc, #32]	; (800b77c <pxPortInitialiseStack+0x54>)
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	3b14      	subs	r3, #20
 800b762:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b764:	687a      	ldr	r2, [r7, #4]
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	3b20      	subs	r3, #32
 800b76e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b770:	68fb      	ldr	r3, [r7, #12]
}
 800b772:	4618      	mov	r0, r3
 800b774:	3714      	adds	r7, #20
 800b776:	46bd      	mov	sp, r7
 800b778:	bc80      	pop	{r7}
 800b77a:	4770      	bx	lr
 800b77c:	0800b781 	.word	0x0800b781

0800b780 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b780:	b480      	push	{r7}
 800b782:	b085      	sub	sp, #20
 800b784:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800b786:	2300      	movs	r3, #0
 800b788:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b78a:	4b10      	ldr	r3, [pc, #64]	; (800b7cc <prvTaskExitError+0x4c>)
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b792:	d009      	beq.n	800b7a8 <prvTaskExitError+0x28>
 800b794:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b798:	f383 8811 	msr	BASEPRI, r3
 800b79c:	f3bf 8f6f 	isb	sy
 800b7a0:	f3bf 8f4f 	dsb	sy
 800b7a4:	60fb      	str	r3, [r7, #12]
 800b7a6:	e7fe      	b.n	800b7a6 <prvTaskExitError+0x26>
 800b7a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ac:	f383 8811 	msr	BASEPRI, r3
 800b7b0:	f3bf 8f6f 	isb	sy
 800b7b4:	f3bf 8f4f 	dsb	sy
 800b7b8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b7ba:	bf00      	nop
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d0fc      	beq.n	800b7bc <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b7c2:	bf00      	nop
 800b7c4:	3714      	adds	r7, #20
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bc80      	pop	{r7}
 800b7ca:	4770      	bx	lr
 800b7cc:	200000e0 	.word	0x200000e0

0800b7d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b7d0:	4b07      	ldr	r3, [pc, #28]	; (800b7f0 <pxCurrentTCBConst2>)
 800b7d2:	6819      	ldr	r1, [r3, #0]
 800b7d4:	6808      	ldr	r0, [r1, #0]
 800b7d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b7da:	f380 8809 	msr	PSP, r0
 800b7de:	f3bf 8f6f 	isb	sy
 800b7e2:	f04f 0000 	mov.w	r0, #0
 800b7e6:	f380 8811 	msr	BASEPRI, r0
 800b7ea:	f04e 0e0d 	orr.w	lr, lr, #13
 800b7ee:	4770      	bx	lr

0800b7f0 <pxCurrentTCBConst2>:
 800b7f0:	20000544 	.word	0x20000544
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b7f4:	bf00      	nop
 800b7f6:	bf00      	nop

0800b7f8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800b7f8:	4806      	ldr	r0, [pc, #24]	; (800b814 <prvPortStartFirstTask+0x1c>)
 800b7fa:	6800      	ldr	r0, [r0, #0]
 800b7fc:	6800      	ldr	r0, [r0, #0]
 800b7fe:	f380 8808 	msr	MSP, r0
 800b802:	b662      	cpsie	i
 800b804:	b661      	cpsie	f
 800b806:	f3bf 8f4f 	dsb	sy
 800b80a:	f3bf 8f6f 	isb	sy
 800b80e:	df00      	svc	0
 800b810:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b812:	bf00      	nop
 800b814:	e000ed08 	.word	0xe000ed08

0800b818 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b084      	sub	sp, #16
 800b81c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b81e:	4b31      	ldr	r3, [pc, #196]	; (800b8e4 <xPortStartScheduler+0xcc>)
 800b820:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	781b      	ldrb	r3, [r3, #0]
 800b826:	b2db      	uxtb	r3, r3
 800b828:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	22ff      	movs	r2, #255	; 0xff
 800b82e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	781b      	ldrb	r3, [r3, #0]
 800b834:	b2db      	uxtb	r3, r3
 800b836:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b838:	78fb      	ldrb	r3, [r7, #3]
 800b83a:	b2db      	uxtb	r3, r3
 800b83c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b840:	b2da      	uxtb	r2, r3
 800b842:	4b29      	ldr	r3, [pc, #164]	; (800b8e8 <xPortStartScheduler+0xd0>)
 800b844:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b846:	4b29      	ldr	r3, [pc, #164]	; (800b8ec <xPortStartScheduler+0xd4>)
 800b848:	2207      	movs	r2, #7
 800b84a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b84c:	e009      	b.n	800b862 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800b84e:	4b27      	ldr	r3, [pc, #156]	; (800b8ec <xPortStartScheduler+0xd4>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	3b01      	subs	r3, #1
 800b854:	4a25      	ldr	r2, [pc, #148]	; (800b8ec <xPortStartScheduler+0xd4>)
 800b856:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b858:	78fb      	ldrb	r3, [r7, #3]
 800b85a:	b2db      	uxtb	r3, r3
 800b85c:	005b      	lsls	r3, r3, #1
 800b85e:	b2db      	uxtb	r3, r3
 800b860:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b862:	78fb      	ldrb	r3, [r7, #3]
 800b864:	b2db      	uxtb	r3, r3
 800b866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b86a:	2b80      	cmp	r3, #128	; 0x80
 800b86c:	d0ef      	beq.n	800b84e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b86e:	4b1f      	ldr	r3, [pc, #124]	; (800b8ec <xPortStartScheduler+0xd4>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f1c3 0307 	rsb	r3, r3, #7
 800b876:	2b04      	cmp	r3, #4
 800b878:	d009      	beq.n	800b88e <xPortStartScheduler+0x76>
 800b87a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b87e:	f383 8811 	msr	BASEPRI, r3
 800b882:	f3bf 8f6f 	isb	sy
 800b886:	f3bf 8f4f 	dsb	sy
 800b88a:	60bb      	str	r3, [r7, #8]
 800b88c:	e7fe      	b.n	800b88c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b88e:	4b17      	ldr	r3, [pc, #92]	; (800b8ec <xPortStartScheduler+0xd4>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	021b      	lsls	r3, r3, #8
 800b894:	4a15      	ldr	r2, [pc, #84]	; (800b8ec <xPortStartScheduler+0xd4>)
 800b896:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b898:	4b14      	ldr	r3, [pc, #80]	; (800b8ec <xPortStartScheduler+0xd4>)
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b8a0:	4a12      	ldr	r2, [pc, #72]	; (800b8ec <xPortStartScheduler+0xd4>)
 800b8a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	b2da      	uxtb	r2, r3
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b8ac:	4b10      	ldr	r3, [pc, #64]	; (800b8f0 <xPortStartScheduler+0xd8>)
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	4a0f      	ldr	r2, [pc, #60]	; (800b8f0 <xPortStartScheduler+0xd8>)
 800b8b2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b8b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b8b8:	4b0d      	ldr	r3, [pc, #52]	; (800b8f0 <xPortStartScheduler+0xd8>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	4a0c      	ldr	r2, [pc, #48]	; (800b8f0 <xPortStartScheduler+0xd8>)
 800b8be:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b8c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b8c4:	f000 f8b0 	bl	800ba28 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b8c8:	4b0a      	ldr	r3, [pc, #40]	; (800b8f4 <xPortStartScheduler+0xdc>)
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b8ce:	f7ff ff93 	bl	800b7f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b8d2:	f7ff fb61 	bl	800af98 <vTaskSwitchContext>
	prvTaskExitError();
 800b8d6:	f7ff ff53 	bl	800b780 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b8da:	2300      	movs	r3, #0
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	3710      	adds	r7, #16
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	bd80      	pop	{r7, pc}
 800b8e4:	e000e400 	.word	0xe000e400
 800b8e8:	20000678 	.word	0x20000678
 800b8ec:	2000067c 	.word	0x2000067c
 800b8f0:	e000ed20 	.word	0xe000ed20
 800b8f4:	200000e0 	.word	0x200000e0

0800b8f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b083      	sub	sp, #12
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b902:	f383 8811 	msr	BASEPRI, r3
 800b906:	f3bf 8f6f 	isb	sy
 800b90a:	f3bf 8f4f 	dsb	sy
 800b90e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b910:	4b0e      	ldr	r3, [pc, #56]	; (800b94c <vPortEnterCritical+0x54>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	3301      	adds	r3, #1
 800b916:	4a0d      	ldr	r2, [pc, #52]	; (800b94c <vPortEnterCritical+0x54>)
 800b918:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b91a:	4b0c      	ldr	r3, [pc, #48]	; (800b94c <vPortEnterCritical+0x54>)
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	2b01      	cmp	r3, #1
 800b920:	d10e      	bne.n	800b940 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b922:	4b0b      	ldr	r3, [pc, #44]	; (800b950 <vPortEnterCritical+0x58>)
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	b2db      	uxtb	r3, r3
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d009      	beq.n	800b940 <vPortEnterCritical+0x48>
 800b92c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b930:	f383 8811 	msr	BASEPRI, r3
 800b934:	f3bf 8f6f 	isb	sy
 800b938:	f3bf 8f4f 	dsb	sy
 800b93c:	603b      	str	r3, [r7, #0]
 800b93e:	e7fe      	b.n	800b93e <vPortEnterCritical+0x46>
	}
}
 800b940:	bf00      	nop
 800b942:	370c      	adds	r7, #12
 800b944:	46bd      	mov	sp, r7
 800b946:	bc80      	pop	{r7}
 800b948:	4770      	bx	lr
 800b94a:	bf00      	nop
 800b94c:	200000e0 	.word	0x200000e0
 800b950:	e000ed04 	.word	0xe000ed04

0800b954 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b954:	b480      	push	{r7}
 800b956:	b083      	sub	sp, #12
 800b958:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b95a:	4b10      	ldr	r3, [pc, #64]	; (800b99c <vPortExitCritical+0x48>)
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d109      	bne.n	800b976 <vPortExitCritical+0x22>
 800b962:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b966:	f383 8811 	msr	BASEPRI, r3
 800b96a:	f3bf 8f6f 	isb	sy
 800b96e:	f3bf 8f4f 	dsb	sy
 800b972:	607b      	str	r3, [r7, #4]
 800b974:	e7fe      	b.n	800b974 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800b976:	4b09      	ldr	r3, [pc, #36]	; (800b99c <vPortExitCritical+0x48>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	3b01      	subs	r3, #1
 800b97c:	4a07      	ldr	r2, [pc, #28]	; (800b99c <vPortExitCritical+0x48>)
 800b97e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b980:	4b06      	ldr	r3, [pc, #24]	; (800b99c <vPortExitCritical+0x48>)
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d104      	bne.n	800b992 <vPortExitCritical+0x3e>
 800b988:	2300      	movs	r3, #0
 800b98a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800b992:	bf00      	nop
 800b994:	370c      	adds	r7, #12
 800b996:	46bd      	mov	sp, r7
 800b998:	bc80      	pop	{r7}
 800b99a:	4770      	bx	lr
 800b99c:	200000e0 	.word	0x200000e0

0800b9a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b9a0:	f3ef 8009 	mrs	r0, PSP
 800b9a4:	f3bf 8f6f 	isb	sy
 800b9a8:	4b0d      	ldr	r3, [pc, #52]	; (800b9e0 <pxCurrentTCBConst>)
 800b9aa:	681a      	ldr	r2, [r3, #0]
 800b9ac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b9b0:	6010      	str	r0, [r2, #0]
 800b9b2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800b9b6:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b9ba:	f380 8811 	msr	BASEPRI, r0
 800b9be:	f7ff faeb 	bl	800af98 <vTaskSwitchContext>
 800b9c2:	f04f 0000 	mov.w	r0, #0
 800b9c6:	f380 8811 	msr	BASEPRI, r0
 800b9ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b9ce:	6819      	ldr	r1, [r3, #0]
 800b9d0:	6808      	ldr	r0, [r1, #0]
 800b9d2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b9d6:	f380 8809 	msr	PSP, r0
 800b9da:	f3bf 8f6f 	isb	sy
 800b9de:	4770      	bx	lr

0800b9e0 <pxCurrentTCBConst>:
 800b9e0:	20000544 	.word	0x20000544
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b9e4:	bf00      	nop
 800b9e6:	bf00      	nop

0800b9e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b082      	sub	sp, #8
 800b9ec:	af00      	add	r7, sp, #0
	__asm volatile
 800b9ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9f2:	f383 8811 	msr	BASEPRI, r3
 800b9f6:	f3bf 8f6f 	isb	sy
 800b9fa:	f3bf 8f4f 	dsb	sy
 800b9fe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ba00:	f7ff fa0e 	bl	800ae20 <xTaskIncrementTick>
 800ba04:	4603      	mov	r3, r0
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d003      	beq.n	800ba12 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ba0a:	4b06      	ldr	r3, [pc, #24]	; (800ba24 <SysTick_Handler+0x3c>)
 800ba0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba10:	601a      	str	r2, [r3, #0]
 800ba12:	2300      	movs	r3, #0
 800ba14:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ba16:	683b      	ldr	r3, [r7, #0]
 800ba18:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800ba1c:	bf00      	nop
 800ba1e:	3708      	adds	r7, #8
 800ba20:	46bd      	mov	sp, r7
 800ba22:	bd80      	pop	{r7, pc}
 800ba24:	e000ed04 	.word	0xe000ed04

0800ba28 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ba28:	b480      	push	{r7}
 800ba2a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ba2c:	4b0a      	ldr	r3, [pc, #40]	; (800ba58 <vPortSetupTimerInterrupt+0x30>)
 800ba2e:	2200      	movs	r2, #0
 800ba30:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ba32:	4b0a      	ldr	r3, [pc, #40]	; (800ba5c <vPortSetupTimerInterrupt+0x34>)
 800ba34:	2200      	movs	r2, #0
 800ba36:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ba38:	4b09      	ldr	r3, [pc, #36]	; (800ba60 <vPortSetupTimerInterrupt+0x38>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	4a09      	ldr	r2, [pc, #36]	; (800ba64 <vPortSetupTimerInterrupt+0x3c>)
 800ba3e:	fba2 2303 	umull	r2, r3, r2, r3
 800ba42:	099b      	lsrs	r3, r3, #6
 800ba44:	4a08      	ldr	r2, [pc, #32]	; (800ba68 <vPortSetupTimerInterrupt+0x40>)
 800ba46:	3b01      	subs	r3, #1
 800ba48:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ba4a:	4b03      	ldr	r3, [pc, #12]	; (800ba58 <vPortSetupTimerInterrupt+0x30>)
 800ba4c:	2207      	movs	r2, #7
 800ba4e:	601a      	str	r2, [r3, #0]
}
 800ba50:	bf00      	nop
 800ba52:	46bd      	mov	sp, r7
 800ba54:	bc80      	pop	{r7}
 800ba56:	4770      	bx	lr
 800ba58:	e000e010 	.word	0xe000e010
 800ba5c:	e000e018 	.word	0xe000e018
 800ba60:	20000000 	.word	0x20000000
 800ba64:	10624dd3 	.word	0x10624dd3
 800ba68:	e000e014 	.word	0xe000e014

0800ba6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b08a      	sub	sp, #40	; 0x28
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ba74:	2300      	movs	r3, #0
 800ba76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ba78:	f7ff f898 	bl	800abac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ba7c:	4b57      	ldr	r3, [pc, #348]	; (800bbdc <pvPortMalloc+0x170>)
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d101      	bne.n	800ba88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ba84:	f000 f90c 	bl	800bca0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ba88:	4b55      	ldr	r3, [pc, #340]	; (800bbe0 <pvPortMalloc+0x174>)
 800ba8a:	681a      	ldr	r2, [r3, #0]
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	4013      	ands	r3, r2
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	f040 808c 	bne.w	800bbae <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d01c      	beq.n	800bad6 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800ba9c:	2208      	movs	r2, #8
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	4413      	add	r3, r2
 800baa2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f003 0307 	and.w	r3, r3, #7
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d013      	beq.n	800bad6 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	f023 0307 	bic.w	r3, r3, #7
 800bab4:	3308      	adds	r3, #8
 800bab6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f003 0307 	and.w	r3, r3, #7
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d009      	beq.n	800bad6 <pvPortMalloc+0x6a>
	__asm volatile
 800bac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bac6:	f383 8811 	msr	BASEPRI, r3
 800baca:	f3bf 8f6f 	isb	sy
 800bace:	f3bf 8f4f 	dsb	sy
 800bad2:	617b      	str	r3, [r7, #20]
 800bad4:	e7fe      	b.n	800bad4 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d068      	beq.n	800bbae <pvPortMalloc+0x142>
 800badc:	4b41      	ldr	r3, [pc, #260]	; (800bbe4 <pvPortMalloc+0x178>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	687a      	ldr	r2, [r7, #4]
 800bae2:	429a      	cmp	r2, r3
 800bae4:	d863      	bhi.n	800bbae <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bae6:	4b40      	ldr	r3, [pc, #256]	; (800bbe8 <pvPortMalloc+0x17c>)
 800bae8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800baea:	4b3f      	ldr	r3, [pc, #252]	; (800bbe8 <pvPortMalloc+0x17c>)
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800baf0:	e004      	b.n	800bafc <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800baf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baf4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800baf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bafc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bafe:	685b      	ldr	r3, [r3, #4]
 800bb00:	687a      	ldr	r2, [r7, #4]
 800bb02:	429a      	cmp	r2, r3
 800bb04:	d903      	bls.n	800bb0e <pvPortMalloc+0xa2>
 800bb06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d1f1      	bne.n	800baf2 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bb0e:	4b33      	ldr	r3, [pc, #204]	; (800bbdc <pvPortMalloc+0x170>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb14:	429a      	cmp	r2, r3
 800bb16:	d04a      	beq.n	800bbae <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bb18:	6a3b      	ldr	r3, [r7, #32]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	2208      	movs	r2, #8
 800bb1e:	4413      	add	r3, r2
 800bb20:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bb22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb24:	681a      	ldr	r2, [r3, #0]
 800bb26:	6a3b      	ldr	r3, [r7, #32]
 800bb28:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bb2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb2c:	685a      	ldr	r2, [r3, #4]
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	1ad2      	subs	r2, r2, r3
 800bb32:	2308      	movs	r3, #8
 800bb34:	005b      	lsls	r3, r3, #1
 800bb36:	429a      	cmp	r2, r3
 800bb38:	d91e      	bls.n	800bb78 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bb3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	4413      	add	r3, r2
 800bb40:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bb42:	69bb      	ldr	r3, [r7, #24]
 800bb44:	f003 0307 	and.w	r3, r3, #7
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d009      	beq.n	800bb60 <pvPortMalloc+0xf4>
 800bb4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb50:	f383 8811 	msr	BASEPRI, r3
 800bb54:	f3bf 8f6f 	isb	sy
 800bb58:	f3bf 8f4f 	dsb	sy
 800bb5c:	613b      	str	r3, [r7, #16]
 800bb5e:	e7fe      	b.n	800bb5e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bb60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb62:	685a      	ldr	r2, [r3, #4]
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	1ad2      	subs	r2, r2, r3
 800bb68:	69bb      	ldr	r3, [r7, #24]
 800bb6a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bb6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb6e:	687a      	ldr	r2, [r7, #4]
 800bb70:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800bb72:	69b8      	ldr	r0, [r7, #24]
 800bb74:	f000 f8f6 	bl	800bd64 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bb78:	4b1a      	ldr	r3, [pc, #104]	; (800bbe4 <pvPortMalloc+0x178>)
 800bb7a:	681a      	ldr	r2, [r3, #0]
 800bb7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb7e:	685b      	ldr	r3, [r3, #4]
 800bb80:	1ad3      	subs	r3, r2, r3
 800bb82:	4a18      	ldr	r2, [pc, #96]	; (800bbe4 <pvPortMalloc+0x178>)
 800bb84:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bb86:	4b17      	ldr	r3, [pc, #92]	; (800bbe4 <pvPortMalloc+0x178>)
 800bb88:	681a      	ldr	r2, [r3, #0]
 800bb8a:	4b18      	ldr	r3, [pc, #96]	; (800bbec <pvPortMalloc+0x180>)
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	429a      	cmp	r2, r3
 800bb90:	d203      	bcs.n	800bb9a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bb92:	4b14      	ldr	r3, [pc, #80]	; (800bbe4 <pvPortMalloc+0x178>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	4a15      	ldr	r2, [pc, #84]	; (800bbec <pvPortMalloc+0x180>)
 800bb98:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bb9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb9c:	685a      	ldr	r2, [r3, #4]
 800bb9e:	4b10      	ldr	r3, [pc, #64]	; (800bbe0 <pvPortMalloc+0x174>)
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	431a      	orrs	r2, r3
 800bba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bba6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbaa:	2200      	movs	r2, #0
 800bbac:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bbae:	f7ff f80b 	bl	800abc8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bbb2:	69fb      	ldr	r3, [r7, #28]
 800bbb4:	f003 0307 	and.w	r3, r3, #7
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d009      	beq.n	800bbd0 <pvPortMalloc+0x164>
 800bbbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbc0:	f383 8811 	msr	BASEPRI, r3
 800bbc4:	f3bf 8f6f 	isb	sy
 800bbc8:	f3bf 8f4f 	dsb	sy
 800bbcc:	60fb      	str	r3, [r7, #12]
 800bbce:	e7fe      	b.n	800bbce <pvPortMalloc+0x162>
	return pvReturn;
 800bbd0:	69fb      	ldr	r3, [r7, #28]
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3728      	adds	r7, #40	; 0x28
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}
 800bbda:	bf00      	nop
 800bbdc:	20004a48 	.word	0x20004a48
 800bbe0:	20004a54 	.word	0x20004a54
 800bbe4:	20004a4c 	.word	0x20004a4c
 800bbe8:	20004a40 	.word	0x20004a40
 800bbec:	20004a50 	.word	0x20004a50

0800bbf0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b086      	sub	sp, #24
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d046      	beq.n	800bc90 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bc02:	2308      	movs	r3, #8
 800bc04:	425b      	negs	r3, r3
 800bc06:	697a      	ldr	r2, [r7, #20]
 800bc08:	4413      	add	r3, r2
 800bc0a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bc10:	693b      	ldr	r3, [r7, #16]
 800bc12:	685a      	ldr	r2, [r3, #4]
 800bc14:	4b20      	ldr	r3, [pc, #128]	; (800bc98 <vPortFree+0xa8>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	4013      	ands	r3, r2
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d109      	bne.n	800bc32 <vPortFree+0x42>
 800bc1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc22:	f383 8811 	msr	BASEPRI, r3
 800bc26:	f3bf 8f6f 	isb	sy
 800bc2a:	f3bf 8f4f 	dsb	sy
 800bc2e:	60fb      	str	r3, [r7, #12]
 800bc30:	e7fe      	b.n	800bc30 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bc32:	693b      	ldr	r3, [r7, #16]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d009      	beq.n	800bc4e <vPortFree+0x5e>
 800bc3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc3e:	f383 8811 	msr	BASEPRI, r3
 800bc42:	f3bf 8f6f 	isb	sy
 800bc46:	f3bf 8f4f 	dsb	sy
 800bc4a:	60bb      	str	r3, [r7, #8]
 800bc4c:	e7fe      	b.n	800bc4c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bc4e:	693b      	ldr	r3, [r7, #16]
 800bc50:	685a      	ldr	r2, [r3, #4]
 800bc52:	4b11      	ldr	r3, [pc, #68]	; (800bc98 <vPortFree+0xa8>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	4013      	ands	r3, r2
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d019      	beq.n	800bc90 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bc5c:	693b      	ldr	r3, [r7, #16]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d115      	bne.n	800bc90 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bc64:	693b      	ldr	r3, [r7, #16]
 800bc66:	685a      	ldr	r2, [r3, #4]
 800bc68:	4b0b      	ldr	r3, [pc, #44]	; (800bc98 <vPortFree+0xa8>)
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	43db      	mvns	r3, r3
 800bc6e:	401a      	ands	r2, r3
 800bc70:	693b      	ldr	r3, [r7, #16]
 800bc72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bc74:	f7fe ff9a 	bl	800abac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bc78:	693b      	ldr	r3, [r7, #16]
 800bc7a:	685a      	ldr	r2, [r3, #4]
 800bc7c:	4b07      	ldr	r3, [pc, #28]	; (800bc9c <vPortFree+0xac>)
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	4413      	add	r3, r2
 800bc82:	4a06      	ldr	r2, [pc, #24]	; (800bc9c <vPortFree+0xac>)
 800bc84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bc86:	6938      	ldr	r0, [r7, #16]
 800bc88:	f000 f86c 	bl	800bd64 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800bc8c:	f7fe ff9c 	bl	800abc8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bc90:	bf00      	nop
 800bc92:	3718      	adds	r7, #24
 800bc94:	46bd      	mov	sp, r7
 800bc96:	bd80      	pop	{r7, pc}
 800bc98:	20004a54 	.word	0x20004a54
 800bc9c:	20004a4c 	.word	0x20004a4c

0800bca0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bca0:	b480      	push	{r7}
 800bca2:	b085      	sub	sp, #20
 800bca4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bca6:	f244 33c0 	movw	r3, #17344	; 0x43c0
 800bcaa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bcac:	4b27      	ldr	r3, [pc, #156]	; (800bd4c <prvHeapInit+0xac>)
 800bcae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	f003 0307 	and.w	r3, r3, #7
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d00c      	beq.n	800bcd4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	3307      	adds	r3, #7
 800bcbe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	f023 0307 	bic.w	r3, r3, #7
 800bcc6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bcc8:	68ba      	ldr	r2, [r7, #8]
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	1ad3      	subs	r3, r2, r3
 800bcce:	4a1f      	ldr	r2, [pc, #124]	; (800bd4c <prvHeapInit+0xac>)
 800bcd0:	4413      	add	r3, r2
 800bcd2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bcd8:	4a1d      	ldr	r2, [pc, #116]	; (800bd50 <prvHeapInit+0xb0>)
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bcde:	4b1c      	ldr	r3, [pc, #112]	; (800bd50 <prvHeapInit+0xb0>)
 800bce0:	2200      	movs	r2, #0
 800bce2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	68ba      	ldr	r2, [r7, #8]
 800bce8:	4413      	add	r3, r2
 800bcea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bcec:	2208      	movs	r2, #8
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	1a9b      	subs	r3, r3, r2
 800bcf2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	f023 0307 	bic.w	r3, r3, #7
 800bcfa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	4a15      	ldr	r2, [pc, #84]	; (800bd54 <prvHeapInit+0xb4>)
 800bd00:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bd02:	4b14      	ldr	r3, [pc, #80]	; (800bd54 <prvHeapInit+0xb4>)
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	2200      	movs	r2, #0
 800bd08:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bd0a:	4b12      	ldr	r3, [pc, #72]	; (800bd54 <prvHeapInit+0xb4>)
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	2200      	movs	r2, #0
 800bd10:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	68fa      	ldr	r2, [r7, #12]
 800bd1a:	1ad2      	subs	r2, r2, r3
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bd20:	4b0c      	ldr	r3, [pc, #48]	; (800bd54 <prvHeapInit+0xb4>)
 800bd22:	681a      	ldr	r2, [r3, #0]
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	685b      	ldr	r3, [r3, #4]
 800bd2c:	4a0a      	ldr	r2, [pc, #40]	; (800bd58 <prvHeapInit+0xb8>)
 800bd2e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	685b      	ldr	r3, [r3, #4]
 800bd34:	4a09      	ldr	r2, [pc, #36]	; (800bd5c <prvHeapInit+0xbc>)
 800bd36:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bd38:	4b09      	ldr	r3, [pc, #36]	; (800bd60 <prvHeapInit+0xc0>)
 800bd3a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bd3e:	601a      	str	r2, [r3, #0]
}
 800bd40:	bf00      	nop
 800bd42:	3714      	adds	r7, #20
 800bd44:	46bd      	mov	sp, r7
 800bd46:	bc80      	pop	{r7}
 800bd48:	4770      	bx	lr
 800bd4a:	bf00      	nop
 800bd4c:	20000680 	.word	0x20000680
 800bd50:	20004a40 	.word	0x20004a40
 800bd54:	20004a48 	.word	0x20004a48
 800bd58:	20004a50 	.word	0x20004a50
 800bd5c:	20004a4c 	.word	0x20004a4c
 800bd60:	20004a54 	.word	0x20004a54

0800bd64 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bd64:	b480      	push	{r7}
 800bd66:	b085      	sub	sp, #20
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bd6c:	4b27      	ldr	r3, [pc, #156]	; (800be0c <prvInsertBlockIntoFreeList+0xa8>)
 800bd6e:	60fb      	str	r3, [r7, #12]
 800bd70:	e002      	b.n	800bd78 <prvInsertBlockIntoFreeList+0x14>
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	60fb      	str	r3, [r7, #12]
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	687a      	ldr	r2, [r7, #4]
 800bd7e:	429a      	cmp	r2, r3
 800bd80:	d8f7      	bhi.n	800bd72 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	685b      	ldr	r3, [r3, #4]
 800bd8a:	68ba      	ldr	r2, [r7, #8]
 800bd8c:	4413      	add	r3, r2
 800bd8e:	687a      	ldr	r2, [r7, #4]
 800bd90:	429a      	cmp	r2, r3
 800bd92:	d108      	bne.n	800bda6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	685a      	ldr	r2, [r3, #4]
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	685b      	ldr	r3, [r3, #4]
 800bd9c:	441a      	add	r2, r3
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	685b      	ldr	r3, [r3, #4]
 800bdae:	68ba      	ldr	r2, [r7, #8]
 800bdb0:	441a      	add	r2, r3
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	429a      	cmp	r2, r3
 800bdb8:	d118      	bne.n	800bdec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	681a      	ldr	r2, [r3, #0]
 800bdbe:	4b14      	ldr	r3, [pc, #80]	; (800be10 <prvInsertBlockIntoFreeList+0xac>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	429a      	cmp	r2, r3
 800bdc4:	d00d      	beq.n	800bde2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	685a      	ldr	r2, [r3, #4]
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	685b      	ldr	r3, [r3, #4]
 800bdd0:	441a      	add	r2, r3
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	681a      	ldr	r2, [r3, #0]
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	601a      	str	r2, [r3, #0]
 800bde0:	e008      	b.n	800bdf4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bde2:	4b0b      	ldr	r3, [pc, #44]	; (800be10 <prvInsertBlockIntoFreeList+0xac>)
 800bde4:	681a      	ldr	r2, [r3, #0]
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	601a      	str	r2, [r3, #0]
 800bdea:	e003      	b.n	800bdf4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	681a      	ldr	r2, [r3, #0]
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bdf4:	68fa      	ldr	r2, [r7, #12]
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	429a      	cmp	r2, r3
 800bdfa:	d002      	beq.n	800be02 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	687a      	ldr	r2, [r7, #4]
 800be00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800be02:	bf00      	nop
 800be04:	3714      	adds	r7, #20
 800be06:	46bd      	mov	sp, r7
 800be08:	bc80      	pop	{r7}
 800be0a:	4770      	bx	lr
 800be0c:	20004a40 	.word	0x20004a40
 800be10:	20004a48 	.word	0x20004a48

0800be14 <AD1938_IO_Init>:
**  Created on	: 20190401
**  Description	:
**  Return		: 
********************************************************************************/
void AD1938_IO_Init(void)
{///===
 800be14:	b480      	push	{r7}
 800be16:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AD1938_RESET_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AD1978_RESET_CTL, GPIO_PinOutput);
}
 800be18:	bf00      	nop
 800be1a:	46bd      	mov	sp, r7
 800be1c:	bc80      	pop	{r7}
 800be1e:	4770      	bx	lr

0800be20 <AmpMute>:
	Amp8541_DLL_Loader,
	Amp8541_DLL_Loader,
	Amp8541_DLL_Loader
};
void AmpMute(SCH_BOOL OnOff)
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b082      	sub	sp, #8
 800be24:	af00      	add	r7, sp, #0
 800be26:	4603      	mov	r3, r0
 800be28:	71fb      	strb	r3, [r7, #7]
	if(App_Amp.AmpState==AMP_NORMAL)
 800be2a:	4b08      	ldr	r3, [pc, #32]	; (800be4c <AmpMute+0x2c>)
 800be2c:	781b      	ldrb	r3, [r3, #0]
 800be2e:	2b03      	cmp	r3, #3
 800be30:	d108      	bne.n	800be44 <AmpMute+0x24>
	{
		if(App_Amp.pAmpMute)
 800be32:	4b06      	ldr	r3, [pc, #24]	; (800be4c <AmpMute+0x2c>)
 800be34:	68db      	ldr	r3, [r3, #12]
 800be36:	2b00      	cmp	r3, #0
 800be38:	d004      	beq.n	800be44 <AmpMute+0x24>
			App_Amp.pAmpMute(OnOff);
 800be3a:	4b04      	ldr	r3, [pc, #16]	; (800be4c <AmpMute+0x2c>)
 800be3c:	68db      	ldr	r3, [r3, #12]
 800be3e:	79fa      	ldrb	r2, [r7, #7]
 800be40:	4610      	mov	r0, r2
 800be42:	4798      	blx	r3
	}
}
 800be44:	bf00      	nop
 800be46:	3708      	adds	r7, #8
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}
 800be4c:	20005038 	.word	0x20005038

0800be50 <TASK_Amp_Pro>:
**  Created on    : 
**  Description   : 16MS
**  Return        : 
********************************************************************************/
void TASK_Amp_Pro(void)
{
 800be50:	b480      	push	{r7}
 800be52:	af00      	add	r7, sp, #0
		case AMP_CLOSE:
			break;
		default:break;
	}
#endif
}
 800be54:	bf00      	nop
 800be56:	46bd      	mov	sp, r7
 800be58:	bc80      	pop	{r7}
 800be5a:	4770      	bx	lr

0800be5c <M2B_TxService>:
**  Created on	: 20190402
**  Description	:
**  Return		: 
********************************************************************************/
void M2B_TxService(void)
{
 800be5c:	b590      	push	{r4, r7, lr}
 800be5e:	b089      	sub	sp, #36	; 0x24
 800be60:	af00      	add	r7, sp, #0
	MESSAGE pMsg;
	SCH_U8 *pData=&BtTx_Data;
 800be62:	4b9f      	ldr	r3, [pc, #636]	; (800c0e0 <M2B_TxService+0x284>)
 800be64:	617b      	str	r3, [r7, #20]
	SCH_U8 length_data = 0;
 800be66:	2300      	movs	r3, #0
 800be68:	77fb      	strb	r3, [r7, #31]
	SCH_U8 sub_id,index,i;
	if(FALSE==GetMessage(BT_MODULE,&pMsg))
 800be6a:	1d3b      	adds	r3, r7, #4
 800be6c:	4619      	mov	r1, r3
 800be6e:	2003      	movs	r0, #3
 800be70:	f006 fe12 	bl	8012a98 <GetMessage>
 800be74:	4603      	mov	r3, r0
 800be76:	2b00      	cmp	r3, #0
 800be78:	f000 8794 	beq.w	800cda4 <M2B_TxService+0xf48>
		return;
	sub_id=LSB(pMsg.prm);
 800be7c:	88fb      	ldrh	r3, [r7, #6]
 800be7e:	74fb      	strb	r3, [r7, #19]
	index =MSB(pMsg.prm);
 800be80:	88fb      	ldrh	r3, [r7, #6]
 800be82:	0a1b      	lsrs	r3, r3, #8
 800be84:	b29b      	uxth	r3, r3
 800be86:	74bb      	strb	r3, [r7, #18]
	switch(pMsg.ID)
 800be88:	793b      	ldrb	r3, [r7, #4]
 800be8a:	3b01      	subs	r3, #1
 800be8c:	2b0a      	cmp	r3, #10
 800be8e:	f200 86fe 	bhi.w	800cc8e <M2B_TxService+0xe32>
 800be92:	a201      	add	r2, pc, #4	; (adr r2, 800be98 <M2B_TxService+0x3c>)
 800be94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be98:	0800bf1f 	.word	0x0800bf1f
 800be9c:	0800cc8f 	.word	0x0800cc8f
 800bea0:	0800cc8f 	.word	0x0800cc8f
 800bea4:	0800cc8f 	.word	0x0800cc8f
 800bea8:	0800cc8f 	.word	0x0800cc8f
 800beac:	0800cc8f 	.word	0x0800cc8f
 800beb0:	0800cc8f 	.word	0x0800cc8f
 800beb4:	0800bec5 	.word	0x0800bec5
 800beb8:	0800cc8f 	.word	0x0800cc8f
 800bebc:	0800bf41 	.word	0x0800bf41
 800bec0:	0800cb0f 	.word	0x0800cb0f
	{
		case M2A_IAP_CMD:
			switch(sub_id)
 800bec4:	7cfb      	ldrb	r3, [r7, #19]
 800bec6:	2b02      	cmp	r3, #2
 800bec8:	d026      	beq.n	800bf18 <M2B_TxService+0xbc>
 800beca:	2b03      	cmp	r3, #3
 800becc:	d013      	beq.n	800bef6 <M2B_TxService+0x9a>
 800bece:	2b01      	cmp	r3, #1
 800bed0:	d000      	beq.n	800bed4 <M2B_TxService+0x78>
					break;
				case M2A_IAP_REQ_RESET:
					pData[length_data++]=0x00;
					pData[length_data++]=0x00;
					break;
				default:break;
 800bed2:	e022      	b.n	800bf1a <M2B_TxService+0xbe>
					pData[length_data++]=0x00;
 800bed4:	7ffb      	ldrb	r3, [r7, #31]
 800bed6:	1c5a      	adds	r2, r3, #1
 800bed8:	77fa      	strb	r2, [r7, #31]
 800beda:	461a      	mov	r2, r3
 800bedc:	697b      	ldr	r3, [r7, #20]
 800bede:	4413      	add	r3, r2
 800bee0:	2200      	movs	r2, #0
 800bee2:	701a      	strb	r2, [r3, #0]
					pData[length_data++]=0x00;
 800bee4:	7ffb      	ldrb	r3, [r7, #31]
 800bee6:	1c5a      	adds	r2, r3, #1
 800bee8:	77fa      	strb	r2, [r7, #31]
 800beea:	461a      	mov	r2, r3
 800beec:	697b      	ldr	r3, [r7, #20]
 800beee:	4413      	add	r3, r2
 800bef0:	2200      	movs	r2, #0
 800bef2:	701a      	strb	r2, [r3, #0]
					break;
 800bef4:	e011      	b.n	800bf1a <M2B_TxService+0xbe>
					pData[length_data++]=0x00;
 800bef6:	7ffb      	ldrb	r3, [r7, #31]
 800bef8:	1c5a      	adds	r2, r3, #1
 800befa:	77fa      	strb	r2, [r7, #31]
 800befc:	461a      	mov	r2, r3
 800befe:	697b      	ldr	r3, [r7, #20]
 800bf00:	4413      	add	r3, r2
 800bf02:	2200      	movs	r2, #0
 800bf04:	701a      	strb	r2, [r3, #0]
					pData[length_data++]=0x00;
 800bf06:	7ffb      	ldrb	r3, [r7, #31]
 800bf08:	1c5a      	adds	r2, r3, #1
 800bf0a:	77fa      	strb	r2, [r7, #31]
 800bf0c:	461a      	mov	r2, r3
 800bf0e:	697b      	ldr	r3, [r7, #20]
 800bf10:	4413      	add	r3, r2
 800bf12:	2200      	movs	r2, #0
 800bf14:	701a      	strb	r2, [r3, #0]
					break;
 800bf16:	e000      	b.n	800bf1a <M2B_TxService+0xbe>
					break;
 800bf18:	bf00      	nop
			}
			break;
 800bf1a:	f000 beb9 	b.w	800cc90 <M2B_TxService+0xe34>



	
		case M2A_SYS_CMD:
			switch(sub_id)
 800bf1e:	7cfb      	ldrb	r3, [r7, #19]
 800bf20:	2b03      	cmp	r3, #3
 800bf22:	d001      	beq.n	800bf28 <M2B_TxService+0xcc>
				case M2A_MCU_VER:
					length_data=sizeof(MCU_VERSION);
					sch_memcpy(pData,MCU_VERSION,length_data);
					break;
			}
			break;
 800bf24:	f000 beb4 	b.w	800cc90 <M2B_TxService+0xe34>
					length_data=sizeof(MCU_VERSION);
 800bf28:	230a      	movs	r3, #10
 800bf2a:	77fb      	strb	r3, [r7, #31]
					sch_memcpy(pData,MCU_VERSION,length_data);
 800bf2c:	7ffb      	ldrb	r3, [r7, #31]
 800bf2e:	b29b      	uxth	r3, r3
 800bf30:	461a      	mov	r2, r3
 800bf32:	496c      	ldr	r1, [pc, #432]	; (800c0e4 <M2B_TxService+0x288>)
 800bf34:	6978      	ldr	r0, [r7, #20]
 800bf36:	f006 fd4e 	bl	80129d6 <sch_memcpy>
					break;
 800bf3a:	bf00      	nop
			break;
 800bf3c:	f000 bea8 	b.w	800cc90 <M2B_TxService+0xe34>
		case M2B_DSP_DATA:///
			switch(sub_id)
 800bf40:	7cfb      	ldrb	r3, [r7, #19]
 800bf42:	2b15      	cmp	r3, #21
 800bf44:	f200 85db 	bhi.w	800cafe <M2B_TxService+0xca2>
 800bf48:	a201      	add	r2, pc, #4	; (adr r2, 800bf50 <M2B_TxService+0xf4>)
 800bf4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf4e:	bf00      	nop
 800bf50:	0800bfa9 	.word	0x0800bfa9
 800bf54:	0800bfef 	.word	0x0800bfef
 800bf58:	0800c011 	.word	0x0800c011
 800bf5c:	0800c0ed 	.word	0x0800c0ed
 800bf60:	0800c2c9 	.word	0x0800c2c9
 800bf64:	0800c54f 	.word	0x0800c54f
 800bf68:	0800c5a1 	.word	0x0800c5a1
 800bf6c:	0800c62b 	.word	0x0800c62b
 800bf70:	0800c655 	.word	0x0800c655
 800bf74:	0800c67f 	.word	0x0800c67f
 800bf78:	0800c6e5 	.word	0x0800c6e5
 800bf7c:	0800c71f 	.word	0x0800c71f
 800bf80:	0800c743 	.word	0x0800c743
 800bf84:	0800c7d5 	.word	0x0800c7d5
 800bf88:	0800c811 	.word	0x0800c811
 800bf8c:	0800caff 	.word	0x0800caff
 800bf90:	0800caff 	.word	0x0800caff
 800bf94:	0800caff 	.word	0x0800caff
 800bf98:	0800c04b 	.word	0x0800c04b
 800bf9c:	0800c085 	.word	0x0800c085
 800bfa0:	0800c859 	.word	0x0800c859
 800bfa4:	0800ca0f 	.word	0x0800ca0f
			{
				case 0x00:
					pData[length_data++] = index;
 800bfa8:	7ffb      	ldrb	r3, [r7, #31]
 800bfaa:	1c5a      	adds	r2, r3, #1
 800bfac:	77fa      	strb	r2, [r7, #31]
 800bfae:	461a      	mov	r2, r3
 800bfb0:	697b      	ldr	r3, [r7, #20]
 800bfb2:	4413      	add	r3, r2
 800bfb4:	7cba      	ldrb	r2, [r7, #18]
 800bfb6:	701a      	strb	r2, [r3, #0]
					if(App_Dsp.DspNum == 0xff) 
 800bfb8:	4b4b      	ldr	r3, [pc, #300]	; (800c0e8 <M2B_TxService+0x28c>)
 800bfba:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800bfbe:	2bff      	cmp	r3, #255	; 0xff
 800bfc0:	d109      	bne.n	800bfd6 <M2B_TxService+0x17a>
						pData[length_data++] = 0;
 800bfc2:	7ffb      	ldrb	r3, [r7, #31]
 800bfc4:	1c5a      	adds	r2, r3, #1
 800bfc6:	77fa      	strb	r2, [r7, #31]
 800bfc8:	461a      	mov	r2, r3
 800bfca:	697b      	ldr	r3, [r7, #20]
 800bfcc:	4413      	add	r3, r2
 800bfce:	2200      	movs	r2, #0
 800bfd0:	701a      	strb	r2, [r3, #0]
					else
						pData[length_data++] = App_Dsp.DspNum;
					break;
 800bfd2:	f000 bd9b 	b.w	800cb0c <M2B_TxService+0xcb0>
						pData[length_data++] = App_Dsp.DspNum;
 800bfd6:	7ffb      	ldrb	r3, [r7, #31]
 800bfd8:	1c5a      	adds	r2, r3, #1
 800bfda:	77fa      	strb	r2, [r7, #31]
 800bfdc:	461a      	mov	r2, r3
 800bfde:	697b      	ldr	r3, [r7, #20]
 800bfe0:	4413      	add	r3, r2
 800bfe2:	4a41      	ldr	r2, [pc, #260]	; (800c0e8 <M2B_TxService+0x28c>)
 800bfe4:	f892 2df1 	ldrb.w	r2, [r2, #3569]	; 0xdf1
 800bfe8:	701a      	strb	r2, [r3, #0]
					break;
 800bfea:	f000 bd8f 	b.w	800cb0c <M2B_TxService+0xcb0>
				case 0x01:///DSP
					pData[length_data++] = (App_Dsp.DspPwrState == DSP_NORMAL) ? 1 : 0;
 800bfee:	4b3e      	ldr	r3, [pc, #248]	; (800c0e8 <M2B_TxService+0x28c>)
 800bff0:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800bff4:	2b03      	cmp	r3, #3
 800bff6:	bf0c      	ite	eq
 800bff8:	2301      	moveq	r3, #1
 800bffa:	2300      	movne	r3, #0
 800bffc:	b2da      	uxtb	r2, r3
 800bffe:	7ffb      	ldrb	r3, [r7, #31]
 800c000:	1c59      	adds	r1, r3, #1
 800c002:	77f9      	strb	r1, [r7, #31]
 800c004:	4619      	mov	r1, r3
 800c006:	697b      	ldr	r3, [r7, #20]
 800c008:	440b      	add	r3, r1
 800c00a:	701a      	strb	r2, [r3, #0]
					break;
 800c00c:	f000 bd7e 	b.w	800cb0c <M2B_TxService+0xcb0>
				case 0x02:///
					pData[length_data++] = index;
 800c010:	7ffb      	ldrb	r3, [r7, #31]
 800c012:	1c5a      	adds	r2, r3, #1
 800c014:	77fa      	strb	r2, [r7, #31]
 800c016:	461a      	mov	r2, r3
 800c018:	697b      	ldr	r3, [r7, #20]
 800c01a:	4413      	add	r3, r2
 800c01c:	7cba      	ldrb	r2, [r7, #18]
 800c01e:	701a      	strb	r2, [r3, #0]
					sch_memcpy(pData+1,App_Dsp.Dsp_Data.MixData[index],DSP_INPUT_CNT+1);
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	1c58      	adds	r0, r3, #1
 800c024:	7cba      	ldrb	r2, [r7, #18]
 800c026:	4613      	mov	r3, r2
 800c028:	009b      	lsls	r3, r3, #2
 800c02a:	4413      	add	r3, r2
 800c02c:	005b      	lsls	r3, r3, #1
 800c02e:	4413      	add	r3, r2
 800c030:	3348      	adds	r3, #72	; 0x48
 800c032:	4a2d      	ldr	r2, [pc, #180]	; (800c0e8 <M2B_TxService+0x28c>)
 800c034:	4413      	add	r3, r2
 800c036:	3304      	adds	r3, #4
 800c038:	220b      	movs	r2, #11
 800c03a:	4619      	mov	r1, r3
 800c03c:	f006 fccb 	bl	80129d6 <sch_memcpy>
					length_data += (DSP_INPUT_CNT+1);	
 800c040:	7ffb      	ldrb	r3, [r7, #31]
 800c042:	330b      	adds	r3, #11
 800c044:	77fb      	strb	r3, [r7, #31]
					break;
 800c046:	f000 bd61 	b.w	800cb0c <M2B_TxService+0xcb0>
					
				case 0x12:///1
					pData[length_data++] = index;
 800c04a:	7ffb      	ldrb	r3, [r7, #31]
 800c04c:	1c5a      	adds	r2, r3, #1
 800c04e:	77fa      	strb	r2, [r7, #31]
 800c050:	461a      	mov	r2, r3
 800c052:	697b      	ldr	r3, [r7, #20]
 800c054:	4413      	add	r3, r2
 800c056:	7cba      	ldrb	r2, [r7, #18]
 800c058:	701a      	strb	r2, [r3, #0]
					sch_memcpy(pData+1,App_Dsp.Dsp_Data.MixData[index],DSP_INPUT_CNT/2+1);
 800c05a:	697b      	ldr	r3, [r7, #20]
 800c05c:	1c58      	adds	r0, r3, #1
 800c05e:	7cba      	ldrb	r2, [r7, #18]
 800c060:	4613      	mov	r3, r2
 800c062:	009b      	lsls	r3, r3, #2
 800c064:	4413      	add	r3, r2
 800c066:	005b      	lsls	r3, r3, #1
 800c068:	4413      	add	r3, r2
 800c06a:	3348      	adds	r3, #72	; 0x48
 800c06c:	4a1e      	ldr	r2, [pc, #120]	; (800c0e8 <M2B_TxService+0x28c>)
 800c06e:	4413      	add	r3, r2
 800c070:	3304      	adds	r3, #4
 800c072:	2206      	movs	r2, #6
 800c074:	4619      	mov	r1, r3
 800c076:	f006 fcae 	bl	80129d6 <sch_memcpy>
					length_data += (DSP_INPUT_CNT/2+1);	
 800c07a:	7ffb      	ldrb	r3, [r7, #31]
 800c07c:	3306      	adds	r3, #6
 800c07e:	77fb      	strb	r3, [r7, #31]
					break;
 800c080:	f000 bd44 	b.w	800cb0c <M2B_TxService+0xcb0>
					
				case 0x13:///2
					pData[length_data++] = index;
 800c084:	7ffb      	ldrb	r3, [r7, #31]
 800c086:	1c5a      	adds	r2, r3, #1
 800c088:	77fa      	strb	r2, [r7, #31]
 800c08a:	461a      	mov	r2, r3
 800c08c:	697b      	ldr	r3, [r7, #20]
 800c08e:	4413      	add	r3, r2
 800c090:	7cba      	ldrb	r2, [r7, #18]
 800c092:	701a      	strb	r2, [r3, #0]
					sch_memcpy(pData+1,App_Dsp.Dsp_Data.MixData[index],1);
 800c094:	697b      	ldr	r3, [r7, #20]
 800c096:	1c58      	adds	r0, r3, #1
 800c098:	7cba      	ldrb	r2, [r7, #18]
 800c09a:	4613      	mov	r3, r2
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	4413      	add	r3, r2
 800c0a0:	005b      	lsls	r3, r3, #1
 800c0a2:	4413      	add	r3, r2
 800c0a4:	3348      	adds	r3, #72	; 0x48
 800c0a6:	4a10      	ldr	r2, [pc, #64]	; (800c0e8 <M2B_TxService+0x28c>)
 800c0a8:	4413      	add	r3, r2
 800c0aa:	3304      	adds	r3, #4
 800c0ac:	2201      	movs	r2, #1
 800c0ae:	4619      	mov	r1, r3
 800c0b0:	f006 fc91 	bl	80129d6 <sch_memcpy>
					sch_memcpy(pData+2,&App_Dsp.Dsp_Data.MixData[index][6],DSP_INPUT_CNT/2);
 800c0b4:	697b      	ldr	r3, [r7, #20]
 800c0b6:	1c98      	adds	r0, r3, #2
 800c0b8:	7cba      	ldrb	r2, [r7, #18]
 800c0ba:	4613      	mov	r3, r2
 800c0bc:	009b      	lsls	r3, r3, #2
 800c0be:	4413      	add	r3, r2
 800c0c0:	005b      	lsls	r3, r3, #1
 800c0c2:	4413      	add	r3, r2
 800c0c4:	334e      	adds	r3, #78	; 0x4e
 800c0c6:	4a08      	ldr	r2, [pc, #32]	; (800c0e8 <M2B_TxService+0x28c>)
 800c0c8:	4413      	add	r3, r2
 800c0ca:	3304      	adds	r3, #4
 800c0cc:	2205      	movs	r2, #5
 800c0ce:	4619      	mov	r1, r3
 800c0d0:	f006 fc81 	bl	80129d6 <sch_memcpy>
					length_data += (DSP_INPUT_CNT/2+1);	
 800c0d4:	7ffb      	ldrb	r3, [r7, #31]
 800c0d6:	3306      	adds	r3, #6
 800c0d8:	77fb      	strb	r3, [r7, #31]
					break;
 800c0da:	f000 bd17 	b.w	800cb0c <M2B_TxService+0xcb0>
 800c0de:	bf00      	nop
 800c0e0:	200051e8 	.word	0x200051e8
 800c0e4:	08016a14 	.word	0x08016a14
 800c0e8:	2000525c 	.word	0x2000525c

					
				case 0x03:///General 2nd-Order Filters
					pData[length_data++] = index;
 800c0ec:	7ffb      	ldrb	r3, [r7, #31]
 800c0ee:	1c5a      	adds	r2, r3, #1
 800c0f0:	77fa      	strb	r2, [r7, #31]
 800c0f2:	461a      	mov	r2, r3
 800c0f4:	697b      	ldr	r3, [r7, #20]
 800c0f6:	4413      	add	r3, r2
 800c0f8:	7cba      	ldrb	r2, [r7, #18]
 800c0fa:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 Channel = index/HPLP_FILTER_CNT;
 800c0fc:	7cbb      	ldrb	r3, [r7, #18]
 800c0fe:	085b      	lsrs	r3, r3, #1
 800c100:	72fb      	strb	r3, [r7, #11]
						Filter_HPLP HPLP = (Filter_HPLP)(index%HPLP_FILTER_CNT);
 800c102:	7cbb      	ldrb	r3, [r7, #18]
 800c104:	f003 0301 	and.w	r3, r3, #1
 800c108:	72bb      	strb	r3, [r7, #10]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Other.byte;
 800c10a:	7af9      	ldrb	r1, [r7, #11]
 800c10c:	7abb      	ldrb	r3, [r7, #10]
 800c10e:	7ffa      	ldrb	r2, [r7, #31]
 800c110:	1c50      	adds	r0, r2, #1
 800c112:	77f8      	strb	r0, [r7, #31]
 800c114:	4610      	mov	r0, r2
 800c116:	697a      	ldr	r2, [r7, #20]
 800c118:	4410      	add	r0, r2
 800c11a:	4c6a      	ldr	r4, [pc, #424]	; (800c2c4 <M2B_TxService+0x468>)
 800c11c:	461a      	mov	r2, r3
 800c11e:	0052      	lsls	r2, r2, #1
 800c120:	441a      	add	r2, r3
 800c122:	0093      	lsls	r3, r2, #2
 800c124:	461a      	mov	r2, r3
 800c126:	460b      	mov	r3, r1
 800c128:	005b      	lsls	r3, r3, #1
 800c12a:	440b      	add	r3, r1
 800c12c:	00db      	lsls	r3, r3, #3
 800c12e:	4413      	add	r3, r2
 800c130:	4423      	add	r3, r4
 800c132:	33b0      	adds	r3, #176	; 0xb0
 800c134:	781b      	ldrb	r3, [r3, #0]
 800c136:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].MODE0;
 800c138:	7af9      	ldrb	r1, [r7, #11]
 800c13a:	7abb      	ldrb	r3, [r7, #10]
 800c13c:	7ffa      	ldrb	r2, [r7, #31]
 800c13e:	1c50      	adds	r0, r2, #1
 800c140:	77f8      	strb	r0, [r7, #31]
 800c142:	4610      	mov	r0, r2
 800c144:	697a      	ldr	r2, [r7, #20]
 800c146:	4410      	add	r0, r2
 800c148:	4c5e      	ldr	r4, [pc, #376]	; (800c2c4 <M2B_TxService+0x468>)
 800c14a:	461a      	mov	r2, r3
 800c14c:	0052      	lsls	r2, r2, #1
 800c14e:	441a      	add	r2, r3
 800c150:	0093      	lsls	r3, r2, #2
 800c152:	461a      	mov	r2, r3
 800c154:	460b      	mov	r3, r1
 800c156:	005b      	lsls	r3, r3, #1
 800c158:	440b      	add	r3, r1
 800c15a:	00db      	lsls	r3, r3, #3
 800c15c:	4413      	add	r3, r2
 800c15e:	4423      	add	r3, r4
 800c160:	33b1      	adds	r3, #177	; 0xb1
 800c162:	781b      	ldrb	r3, [r3, #0]
 800c164:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].MODE1;
 800c166:	7af9      	ldrb	r1, [r7, #11]
 800c168:	7abb      	ldrb	r3, [r7, #10]
 800c16a:	7ffa      	ldrb	r2, [r7, #31]
 800c16c:	1c50      	adds	r0, r2, #1
 800c16e:	77f8      	strb	r0, [r7, #31]
 800c170:	4610      	mov	r0, r2
 800c172:	697a      	ldr	r2, [r7, #20]
 800c174:	4410      	add	r0, r2
 800c176:	4c53      	ldr	r4, [pc, #332]	; (800c2c4 <M2B_TxService+0x468>)
 800c178:	461a      	mov	r2, r3
 800c17a:	0052      	lsls	r2, r2, #1
 800c17c:	441a      	add	r2, r3
 800c17e:	0093      	lsls	r3, r2, #2
 800c180:	461a      	mov	r2, r3
 800c182:	460b      	mov	r3, r1
 800c184:	005b      	lsls	r3, r3, #1
 800c186:	440b      	add	r3, r1
 800c188:	00db      	lsls	r3, r3, #3
 800c18a:	4413      	add	r3, r2
 800c18c:	4423      	add	r3, r4
 800c18e:	33b2      	adds	r3, #178	; 0xb2
 800c190:	781b      	ldrb	r3, [r3, #0]
 800c192:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Freq>>24;
 800c194:	7af9      	ldrb	r1, [r7, #11]
 800c196:	7abb      	ldrb	r3, [r7, #10]
 800c198:	484a      	ldr	r0, [pc, #296]	; (800c2c4 <M2B_TxService+0x468>)
 800c19a:	461a      	mov	r2, r3
 800c19c:	0052      	lsls	r2, r2, #1
 800c19e:	441a      	add	r2, r3
 800c1a0:	0093      	lsls	r3, r2, #2
 800c1a2:	461a      	mov	r2, r3
 800c1a4:	460b      	mov	r3, r1
 800c1a6:	005b      	lsls	r3, r3, #1
 800c1a8:	440b      	add	r3, r1
 800c1aa:	00db      	lsls	r3, r3, #3
 800c1ac:	4413      	add	r3, r2
 800c1ae:	4403      	add	r3, r0
 800c1b0:	33b4      	adds	r3, #180	; 0xb4
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	0e1a      	lsrs	r2, r3, #24
 800c1b6:	7ffb      	ldrb	r3, [r7, #31]
 800c1b8:	1c59      	adds	r1, r3, #1
 800c1ba:	77f9      	strb	r1, [r7, #31]
 800c1bc:	4619      	mov	r1, r3
 800c1be:	697b      	ldr	r3, [r7, #20]
 800c1c0:	440b      	add	r3, r1
 800c1c2:	b2d2      	uxtb	r2, r2
 800c1c4:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Freq>>16;
 800c1c6:	7af9      	ldrb	r1, [r7, #11]
 800c1c8:	7abb      	ldrb	r3, [r7, #10]
 800c1ca:	483e      	ldr	r0, [pc, #248]	; (800c2c4 <M2B_TxService+0x468>)
 800c1cc:	461a      	mov	r2, r3
 800c1ce:	0052      	lsls	r2, r2, #1
 800c1d0:	441a      	add	r2, r3
 800c1d2:	0093      	lsls	r3, r2, #2
 800c1d4:	461a      	mov	r2, r3
 800c1d6:	460b      	mov	r3, r1
 800c1d8:	005b      	lsls	r3, r3, #1
 800c1da:	440b      	add	r3, r1
 800c1dc:	00db      	lsls	r3, r3, #3
 800c1de:	4413      	add	r3, r2
 800c1e0:	4403      	add	r3, r0
 800c1e2:	33b4      	adds	r3, #180	; 0xb4
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	0c1a      	lsrs	r2, r3, #16
 800c1e8:	7ffb      	ldrb	r3, [r7, #31]
 800c1ea:	1c59      	adds	r1, r3, #1
 800c1ec:	77f9      	strb	r1, [r7, #31]
 800c1ee:	4619      	mov	r1, r3
 800c1f0:	697b      	ldr	r3, [r7, #20]
 800c1f2:	440b      	add	r3, r1
 800c1f4:	b2d2      	uxtb	r2, r2
 800c1f6:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Freq>>8;
 800c1f8:	7af9      	ldrb	r1, [r7, #11]
 800c1fa:	7abb      	ldrb	r3, [r7, #10]
 800c1fc:	4831      	ldr	r0, [pc, #196]	; (800c2c4 <M2B_TxService+0x468>)
 800c1fe:	461a      	mov	r2, r3
 800c200:	0052      	lsls	r2, r2, #1
 800c202:	441a      	add	r2, r3
 800c204:	0093      	lsls	r3, r2, #2
 800c206:	461a      	mov	r2, r3
 800c208:	460b      	mov	r3, r1
 800c20a:	005b      	lsls	r3, r3, #1
 800c20c:	440b      	add	r3, r1
 800c20e:	00db      	lsls	r3, r3, #3
 800c210:	4413      	add	r3, r2
 800c212:	4403      	add	r3, r0
 800c214:	33b4      	adds	r3, #180	; 0xb4
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	0a1a      	lsrs	r2, r3, #8
 800c21a:	7ffb      	ldrb	r3, [r7, #31]
 800c21c:	1c59      	adds	r1, r3, #1
 800c21e:	77f9      	strb	r1, [r7, #31]
 800c220:	4619      	mov	r1, r3
 800c222:	697b      	ldr	r3, [r7, #20]
 800c224:	440b      	add	r3, r1
 800c226:	b2d2      	uxtb	r2, r2
 800c228:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Freq;
 800c22a:	7af9      	ldrb	r1, [r7, #11]
 800c22c:	7abb      	ldrb	r3, [r7, #10]
 800c22e:	4825      	ldr	r0, [pc, #148]	; (800c2c4 <M2B_TxService+0x468>)
 800c230:	461a      	mov	r2, r3
 800c232:	0052      	lsls	r2, r2, #1
 800c234:	441a      	add	r2, r3
 800c236:	0093      	lsls	r3, r2, #2
 800c238:	461a      	mov	r2, r3
 800c23a:	460b      	mov	r3, r1
 800c23c:	005b      	lsls	r3, r3, #1
 800c23e:	440b      	add	r3, r1
 800c240:	00db      	lsls	r3, r3, #3
 800c242:	4413      	add	r3, r2
 800c244:	4403      	add	r3, r0
 800c246:	33b4      	adds	r3, #180	; 0xb4
 800c248:	681a      	ldr	r2, [r3, #0]
 800c24a:	7ffb      	ldrb	r3, [r7, #31]
 800c24c:	1c59      	adds	r1, r3, #1
 800c24e:	77f9      	strb	r1, [r7, #31]
 800c250:	4619      	mov	r1, r3
 800c252:	697b      	ldr	r3, [r7, #20]
 800c254:	440b      	add	r3, r1
 800c256:	b2d2      	uxtb	r2, r2
 800c258:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Gain>>8;
 800c25a:	7af9      	ldrb	r1, [r7, #11]
 800c25c:	7abb      	ldrb	r3, [r7, #10]
 800c25e:	4819      	ldr	r0, [pc, #100]	; (800c2c4 <M2B_TxService+0x468>)
 800c260:	461a      	mov	r2, r3
 800c262:	0052      	lsls	r2, r2, #1
 800c264:	441a      	add	r2, r3
 800c266:	0093      	lsls	r3, r2, #2
 800c268:	461a      	mov	r2, r3
 800c26a:	460b      	mov	r3, r1
 800c26c:	005b      	lsls	r3, r3, #1
 800c26e:	440b      	add	r3, r1
 800c270:	00db      	lsls	r3, r3, #3
 800c272:	4413      	add	r3, r2
 800c274:	4403      	add	r3, r0
 800c276:	33b8      	adds	r3, #184	; 0xb8
 800c278:	881b      	ldrh	r3, [r3, #0]
 800c27a:	0a1b      	lsrs	r3, r3, #8
 800c27c:	b29a      	uxth	r2, r3
 800c27e:	7ffb      	ldrb	r3, [r7, #31]
 800c280:	1c59      	adds	r1, r3, #1
 800c282:	77f9      	strb	r1, [r7, #31]
 800c284:	4619      	mov	r1, r3
 800c286:	697b      	ldr	r3, [r7, #20]
 800c288:	440b      	add	r3, r1
 800c28a:	b2d2      	uxtb	r2, r2
 800c28c:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Gain;
 800c28e:	7af9      	ldrb	r1, [r7, #11]
 800c290:	7abb      	ldrb	r3, [r7, #10]
 800c292:	480c      	ldr	r0, [pc, #48]	; (800c2c4 <M2B_TxService+0x468>)
 800c294:	461a      	mov	r2, r3
 800c296:	0052      	lsls	r2, r2, #1
 800c298:	441a      	add	r2, r3
 800c29a:	0093      	lsls	r3, r2, #2
 800c29c:	461a      	mov	r2, r3
 800c29e:	460b      	mov	r3, r1
 800c2a0:	005b      	lsls	r3, r3, #1
 800c2a2:	440b      	add	r3, r1
 800c2a4:	00db      	lsls	r3, r3, #3
 800c2a6:	4413      	add	r3, r2
 800c2a8:	4403      	add	r3, r0
 800c2aa:	33b8      	adds	r3, #184	; 0xb8
 800c2ac:	881a      	ldrh	r2, [r3, #0]
 800c2ae:	7ffb      	ldrb	r3, [r7, #31]
 800c2b0:	1c59      	adds	r1, r3, #1
 800c2b2:	77f9      	strb	r1, [r7, #31]
 800c2b4:	4619      	mov	r1, r3
 800c2b6:	697b      	ldr	r3, [r7, #20]
 800c2b8:	440b      	add	r3, r1
 800c2ba:	b2d2      	uxtb	r2, r2
 800c2bc:	701a      	strb	r2, [r3, #0]
					}
					break;
 800c2be:	f000 bc25 	b.w	800cb0c <M2B_TxService+0xcb0>
 800c2c2:	bf00      	nop
 800c2c4:	2000525c 	.word	0x2000525c
				case 0x04:///EQ
					pData[length_data++] = index;
 800c2c8:	7ffb      	ldrb	r3, [r7, #31]
 800c2ca:	1c5a      	adds	r2, r3, #1
 800c2cc:	77fa      	strb	r2, [r7, #31]
 800c2ce:	461a      	mov	r2, r3
 800c2d0:	697b      	ldr	r3, [r7, #20]
 800c2d2:	4413      	add	r3, r2
 800c2d4:	7cba      	ldrb	r2, [r7, #18]
 800c2d6:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 Channel = index/EQ_NUM_CNT;
 800c2d8:	7cbb      	ldrb	r3, [r7, #18]
 800c2da:	095b      	lsrs	r3, r3, #5
 800c2dc:	737b      	strb	r3, [r7, #13]
						EQ_NUM_T EQ_NUM = (EQ_NUM_T)(index%EQ_NUM_CNT);
 800c2de:	7cbb      	ldrb	r3, [r7, #18]
 800c2e0:	f003 031f 	and.w	r3, r3, #31
 800c2e4:	733b      	strb	r3, [r7, #12]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Other.byte;
 800c2e6:	7b79      	ldrb	r1, [r7, #13]
 800c2e8:	7b3b      	ldrb	r3, [r7, #12]
 800c2ea:	7ffa      	ldrb	r2, [r7, #31]
 800c2ec:	1c50      	adds	r0, r2, #1
 800c2ee:	77f8      	strb	r0, [r7, #31]
 800c2f0:	4610      	mov	r0, r2
 800c2f2:	697a      	ldr	r2, [r7, #20]
 800c2f4:	4410      	add	r0, r2
 800c2f6:	4ca9      	ldr	r4, [pc, #676]	; (800c59c <M2B_TxService+0x740>)
 800c2f8:	461a      	mov	r2, r3
 800c2fa:	0052      	lsls	r2, r2, #1
 800c2fc:	441a      	add	r2, r3
 800c2fe:	0093      	lsls	r3, r2, #2
 800c300:	461a      	mov	r2, r3
 800c302:	460b      	mov	r3, r1
 800c304:	005b      	lsls	r3, r3, #1
 800c306:	440b      	add	r3, r1
 800c308:	01db      	lsls	r3, r3, #7
 800c30a:	4413      	add	r3, r2
 800c30c:	4423      	add	r3, r4
 800c30e:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800c312:	781b      	ldrb	r3, [r3, #0]
 800c314:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].MODE0;
 800c316:	7b79      	ldrb	r1, [r7, #13]
 800c318:	7b3b      	ldrb	r3, [r7, #12]
 800c31a:	7ffa      	ldrb	r2, [r7, #31]
 800c31c:	1c50      	adds	r0, r2, #1
 800c31e:	77f8      	strb	r0, [r7, #31]
 800c320:	4610      	mov	r0, r2
 800c322:	697a      	ldr	r2, [r7, #20]
 800c324:	4410      	add	r0, r2
 800c326:	4c9d      	ldr	r4, [pc, #628]	; (800c59c <M2B_TxService+0x740>)
 800c328:	461a      	mov	r2, r3
 800c32a:	0052      	lsls	r2, r2, #1
 800c32c:	441a      	add	r2, r3
 800c32e:	0093      	lsls	r3, r2, #2
 800c330:	461a      	mov	r2, r3
 800c332:	460b      	mov	r3, r1
 800c334:	005b      	lsls	r3, r3, #1
 800c336:	440b      	add	r3, r1
 800c338:	01db      	lsls	r3, r3, #7
 800c33a:	4413      	add	r3, r2
 800c33c:	4423      	add	r3, r4
 800c33e:	f203 1371 	addw	r3, r3, #369	; 0x171
 800c342:	781b      	ldrb	r3, [r3, #0]
 800c344:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Boost>>8;
 800c346:	7b79      	ldrb	r1, [r7, #13]
 800c348:	7b3b      	ldrb	r3, [r7, #12]
 800c34a:	4894      	ldr	r0, [pc, #592]	; (800c59c <M2B_TxService+0x740>)
 800c34c:	461a      	mov	r2, r3
 800c34e:	0052      	lsls	r2, r2, #1
 800c350:	441a      	add	r2, r3
 800c352:	0093      	lsls	r3, r2, #2
 800c354:	461a      	mov	r2, r3
 800c356:	460b      	mov	r3, r1
 800c358:	005b      	lsls	r3, r3, #1
 800c35a:	440b      	add	r3, r1
 800c35c:	01db      	lsls	r3, r3, #7
 800c35e:	4413      	add	r3, r2
 800c360:	4403      	add	r3, r0
 800c362:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800c366:	881b      	ldrh	r3, [r3, #0]
 800c368:	0a1b      	lsrs	r3, r3, #8
 800c36a:	b29a      	uxth	r2, r3
 800c36c:	7ffb      	ldrb	r3, [r7, #31]
 800c36e:	1c59      	adds	r1, r3, #1
 800c370:	77f9      	strb	r1, [r7, #31]
 800c372:	4619      	mov	r1, r3
 800c374:	697b      	ldr	r3, [r7, #20]
 800c376:	440b      	add	r3, r1
 800c378:	b2d2      	uxtb	r2, r2
 800c37a:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Boost;
 800c37c:	7b79      	ldrb	r1, [r7, #13]
 800c37e:	7b3b      	ldrb	r3, [r7, #12]
 800c380:	4886      	ldr	r0, [pc, #536]	; (800c59c <M2B_TxService+0x740>)
 800c382:	461a      	mov	r2, r3
 800c384:	0052      	lsls	r2, r2, #1
 800c386:	441a      	add	r2, r3
 800c388:	0093      	lsls	r3, r2, #2
 800c38a:	461a      	mov	r2, r3
 800c38c:	460b      	mov	r3, r1
 800c38e:	005b      	lsls	r3, r3, #1
 800c390:	440b      	add	r3, r1
 800c392:	01db      	lsls	r3, r3, #7
 800c394:	4413      	add	r3, r2
 800c396:	4403      	add	r3, r0
 800c398:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800c39c:	881a      	ldrh	r2, [r3, #0]
 800c39e:	7ffb      	ldrb	r3, [r7, #31]
 800c3a0:	1c59      	adds	r1, r3, #1
 800c3a2:	77f9      	strb	r1, [r7, #31]
 800c3a4:	4619      	mov	r1, r3
 800c3a6:	697b      	ldr	r3, [r7, #20]
 800c3a8:	440b      	add	r3, r1
 800c3aa:	b2d2      	uxtb	r2, r2
 800c3ac:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>24;
 800c3ae:	7b79      	ldrb	r1, [r7, #13]
 800c3b0:	7b3b      	ldrb	r3, [r7, #12]
 800c3b2:	487a      	ldr	r0, [pc, #488]	; (800c59c <M2B_TxService+0x740>)
 800c3b4:	461a      	mov	r2, r3
 800c3b6:	0052      	lsls	r2, r2, #1
 800c3b8:	441a      	add	r2, r3
 800c3ba:	0093      	lsls	r3, r2, #2
 800c3bc:	461a      	mov	r2, r3
 800c3be:	460b      	mov	r3, r1
 800c3c0:	005b      	lsls	r3, r3, #1
 800c3c2:	440b      	add	r3, r1
 800c3c4:	01db      	lsls	r3, r3, #7
 800c3c6:	4413      	add	r3, r2
 800c3c8:	4403      	add	r3, r0
 800c3ca:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	0e1a      	lsrs	r2, r3, #24
 800c3d2:	7ffb      	ldrb	r3, [r7, #31]
 800c3d4:	1c59      	adds	r1, r3, #1
 800c3d6:	77f9      	strb	r1, [r7, #31]
 800c3d8:	4619      	mov	r1, r3
 800c3da:	697b      	ldr	r3, [r7, #20]
 800c3dc:	440b      	add	r3, r1
 800c3de:	b2d2      	uxtb	r2, r2
 800c3e0:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>16;
 800c3e2:	7b79      	ldrb	r1, [r7, #13]
 800c3e4:	7b3b      	ldrb	r3, [r7, #12]
 800c3e6:	486d      	ldr	r0, [pc, #436]	; (800c59c <M2B_TxService+0x740>)
 800c3e8:	461a      	mov	r2, r3
 800c3ea:	0052      	lsls	r2, r2, #1
 800c3ec:	441a      	add	r2, r3
 800c3ee:	0093      	lsls	r3, r2, #2
 800c3f0:	461a      	mov	r2, r3
 800c3f2:	460b      	mov	r3, r1
 800c3f4:	005b      	lsls	r3, r3, #1
 800c3f6:	440b      	add	r3, r1
 800c3f8:	01db      	lsls	r3, r3, #7
 800c3fa:	4413      	add	r3, r2
 800c3fc:	4403      	add	r3, r0
 800c3fe:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	0c1a      	lsrs	r2, r3, #16
 800c406:	7ffb      	ldrb	r3, [r7, #31]
 800c408:	1c59      	adds	r1, r3, #1
 800c40a:	77f9      	strb	r1, [r7, #31]
 800c40c:	4619      	mov	r1, r3
 800c40e:	697b      	ldr	r3, [r7, #20]
 800c410:	440b      	add	r3, r1
 800c412:	b2d2      	uxtb	r2, r2
 800c414:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>8;
 800c416:	7b79      	ldrb	r1, [r7, #13]
 800c418:	7b3b      	ldrb	r3, [r7, #12]
 800c41a:	4860      	ldr	r0, [pc, #384]	; (800c59c <M2B_TxService+0x740>)
 800c41c:	461a      	mov	r2, r3
 800c41e:	0052      	lsls	r2, r2, #1
 800c420:	441a      	add	r2, r3
 800c422:	0093      	lsls	r3, r2, #2
 800c424:	461a      	mov	r2, r3
 800c426:	460b      	mov	r3, r1
 800c428:	005b      	lsls	r3, r3, #1
 800c42a:	440b      	add	r3, r1
 800c42c:	01db      	lsls	r3, r3, #7
 800c42e:	4413      	add	r3, r2
 800c430:	4403      	add	r3, r0
 800c432:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	0a1a      	lsrs	r2, r3, #8
 800c43a:	7ffb      	ldrb	r3, [r7, #31]
 800c43c:	1c59      	adds	r1, r3, #1
 800c43e:	77f9      	strb	r1, [r7, #31]
 800c440:	4619      	mov	r1, r3
 800c442:	697b      	ldr	r3, [r7, #20]
 800c444:	440b      	add	r3, r1
 800c446:	b2d2      	uxtb	r2, r2
 800c448:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq;
 800c44a:	7b79      	ldrb	r1, [r7, #13]
 800c44c:	7b3b      	ldrb	r3, [r7, #12]
 800c44e:	4853      	ldr	r0, [pc, #332]	; (800c59c <M2B_TxService+0x740>)
 800c450:	461a      	mov	r2, r3
 800c452:	0052      	lsls	r2, r2, #1
 800c454:	441a      	add	r2, r3
 800c456:	0093      	lsls	r3, r2, #2
 800c458:	461a      	mov	r2, r3
 800c45a:	460b      	mov	r3, r1
 800c45c:	005b      	lsls	r3, r3, #1
 800c45e:	440b      	add	r3, r1
 800c460:	01db      	lsls	r3, r3, #7
 800c462:	4413      	add	r3, r2
 800c464:	4403      	add	r3, r0
 800c466:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800c46a:	681a      	ldr	r2, [r3, #0]
 800c46c:	7ffb      	ldrb	r3, [r7, #31]
 800c46e:	1c59      	adds	r1, r3, #1
 800c470:	77f9      	strb	r1, [r7, #31]
 800c472:	4619      	mov	r1, r3
 800c474:	697b      	ldr	r3, [r7, #20]
 800c476:	440b      	add	r3, r1
 800c478:	b2d2      	uxtb	r2, r2
 800c47a:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Gain>>8;
 800c47c:	7b79      	ldrb	r1, [r7, #13]
 800c47e:	7b3b      	ldrb	r3, [r7, #12]
 800c480:	4846      	ldr	r0, [pc, #280]	; (800c59c <M2B_TxService+0x740>)
 800c482:	461a      	mov	r2, r3
 800c484:	0052      	lsls	r2, r2, #1
 800c486:	441a      	add	r2, r3
 800c488:	0093      	lsls	r3, r2, #2
 800c48a:	461a      	mov	r2, r3
 800c48c:	460b      	mov	r3, r1
 800c48e:	005b      	lsls	r3, r3, #1
 800c490:	440b      	add	r3, r1
 800c492:	01db      	lsls	r3, r3, #7
 800c494:	4413      	add	r3, r2
 800c496:	4403      	add	r3, r0
 800c498:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800c49c:	881b      	ldrh	r3, [r3, #0]
 800c49e:	0a1b      	lsrs	r3, r3, #8
 800c4a0:	b29a      	uxth	r2, r3
 800c4a2:	7ffb      	ldrb	r3, [r7, #31]
 800c4a4:	1c59      	adds	r1, r3, #1
 800c4a6:	77f9      	strb	r1, [r7, #31]
 800c4a8:	4619      	mov	r1, r3
 800c4aa:	697b      	ldr	r3, [r7, #20]
 800c4ac:	440b      	add	r3, r1
 800c4ae:	b2d2      	uxtb	r2, r2
 800c4b0:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Gain;
 800c4b2:	7b79      	ldrb	r1, [r7, #13]
 800c4b4:	7b3b      	ldrb	r3, [r7, #12]
 800c4b6:	4839      	ldr	r0, [pc, #228]	; (800c59c <M2B_TxService+0x740>)
 800c4b8:	461a      	mov	r2, r3
 800c4ba:	0052      	lsls	r2, r2, #1
 800c4bc:	441a      	add	r2, r3
 800c4be:	0093      	lsls	r3, r2, #2
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	460b      	mov	r3, r1
 800c4c4:	005b      	lsls	r3, r3, #1
 800c4c6:	440b      	add	r3, r1
 800c4c8:	01db      	lsls	r3, r3, #7
 800c4ca:	4413      	add	r3, r2
 800c4cc:	4403      	add	r3, r0
 800c4ce:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800c4d2:	881a      	ldrh	r2, [r3, #0]
 800c4d4:	7ffb      	ldrb	r3, [r7, #31]
 800c4d6:	1c59      	adds	r1, r3, #1
 800c4d8:	77f9      	strb	r1, [r7, #31]
 800c4da:	4619      	mov	r1, r3
 800c4dc:	697b      	ldr	r3, [r7, #20]
 800c4de:	440b      	add	r3, r1
 800c4e0:	b2d2      	uxtb	r2, r2
 800c4e2:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Q_Factor>>8;
 800c4e4:	7b79      	ldrb	r1, [r7, #13]
 800c4e6:	7b3b      	ldrb	r3, [r7, #12]
 800c4e8:	482c      	ldr	r0, [pc, #176]	; (800c59c <M2B_TxService+0x740>)
 800c4ea:	461a      	mov	r2, r3
 800c4ec:	0052      	lsls	r2, r2, #1
 800c4ee:	441a      	add	r2, r3
 800c4f0:	0093      	lsls	r3, r2, #2
 800c4f2:	461a      	mov	r2, r3
 800c4f4:	460b      	mov	r3, r1
 800c4f6:	005b      	lsls	r3, r3, #1
 800c4f8:	440b      	add	r3, r1
 800c4fa:	01db      	lsls	r3, r3, #7
 800c4fc:	4413      	add	r3, r2
 800c4fe:	4403      	add	r3, r0
 800c500:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800c504:	881b      	ldrh	r3, [r3, #0]
 800c506:	0a1b      	lsrs	r3, r3, #8
 800c508:	b29a      	uxth	r2, r3
 800c50a:	7ffb      	ldrb	r3, [r7, #31]
 800c50c:	1c59      	adds	r1, r3, #1
 800c50e:	77f9      	strb	r1, [r7, #31]
 800c510:	4619      	mov	r1, r3
 800c512:	697b      	ldr	r3, [r7, #20]
 800c514:	440b      	add	r3, r1
 800c516:	b2d2      	uxtb	r2, r2
 800c518:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Q_Factor;
 800c51a:	7b79      	ldrb	r1, [r7, #13]
 800c51c:	7b3b      	ldrb	r3, [r7, #12]
 800c51e:	481f      	ldr	r0, [pc, #124]	; (800c59c <M2B_TxService+0x740>)
 800c520:	461a      	mov	r2, r3
 800c522:	0052      	lsls	r2, r2, #1
 800c524:	441a      	add	r2, r3
 800c526:	0093      	lsls	r3, r2, #2
 800c528:	461a      	mov	r2, r3
 800c52a:	460b      	mov	r3, r1
 800c52c:	005b      	lsls	r3, r3, #1
 800c52e:	440b      	add	r3, r1
 800c530:	01db      	lsls	r3, r3, #7
 800c532:	4413      	add	r3, r2
 800c534:	4403      	add	r3, r0
 800c536:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800c53a:	881a      	ldrh	r2, [r3, #0]
 800c53c:	7ffb      	ldrb	r3, [r7, #31]
 800c53e:	1c59      	adds	r1, r3, #1
 800c540:	77f9      	strb	r1, [r7, #31]
 800c542:	4619      	mov	r1, r3
 800c544:	697b      	ldr	r3, [r7, #20]
 800c546:	440b      	add	r3, r1
 800c548:	b2d2      	uxtb	r2, r2
 800c54a:	701a      	strb	r2, [r3, #0]
					}
					break;
 800c54c:	e2de      	b.n	800cb0c <M2B_TxService+0xcb0>
				case 0x05:///Delay
					pData[length_data++] = index;
 800c54e:	7ffb      	ldrb	r3, [r7, #31]
 800c550:	1c5a      	adds	r2, r3, #1
 800c552:	77fa      	strb	r2, [r7, #31]
 800c554:	461a      	mov	r2, r3
 800c556:	697b      	ldr	r3, [r7, #20]
 800c558:	4413      	add	r3, r2
 800c55a:	7cba      	ldrb	r2, [r7, #18]
 800c55c:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.DelayData[index]>>8;
 800c55e:	7cbb      	ldrb	r3, [r7, #18]
 800c560:	4a0e      	ldr	r2, [pc, #56]	; (800c59c <M2B_TxService+0x740>)
 800c562:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800c566:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c56a:	0a1b      	lsrs	r3, r3, #8
 800c56c:	b29a      	uxth	r2, r3
 800c56e:	7ffb      	ldrb	r3, [r7, #31]
 800c570:	1c59      	adds	r1, r3, #1
 800c572:	77f9      	strb	r1, [r7, #31]
 800c574:	4619      	mov	r1, r3
 800c576:	697b      	ldr	r3, [r7, #20]
 800c578:	440b      	add	r3, r1
 800c57a:	b2d2      	uxtb	r2, r2
 800c57c:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.DelayData[index];
 800c57e:	7cbb      	ldrb	r3, [r7, #18]
 800c580:	4a06      	ldr	r2, [pc, #24]	; (800c59c <M2B_TxService+0x740>)
 800c582:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800c586:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800c58a:	7ffb      	ldrb	r3, [r7, #31]
 800c58c:	1c59      	adds	r1, r3, #1
 800c58e:	77f9      	strb	r1, [r7, #31]
 800c590:	4619      	mov	r1, r3
 800c592:	697b      	ldr	r3, [r7, #20]
 800c594:	440b      	add	r3, r1
 800c596:	b2d2      	uxtb	r2, r2
 800c598:	701a      	strb	r2, [r3, #0]
					break;
 800c59a:	e2b7      	b.n	800cb0c <M2B_TxService+0xcb0>
 800c59c:	2000525c 	.word	0x2000525c
				case 0x06:///Single
					pData[length_data++] = index;
 800c5a0:	7ffb      	ldrb	r3, [r7, #31]
 800c5a2:	1c5a      	adds	r2, r3, #1
 800c5a4:	77fa      	strb	r2, [r7, #31]
 800c5a6:	461a      	mov	r2, r3
 800c5a8:	697b      	ldr	r3, [r7, #20]
 800c5aa:	4413      	add	r3, r2
 800c5ac:	7cba      	ldrb	r2, [r7, #18]
 800c5ae:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.SingleData[index]>>8;
 800c5b0:	7cbb      	ldrb	r3, [r7, #18]
 800c5b2:	4aa0      	ldr	r2, [pc, #640]	; (800c834 <M2B_TxService+0x9d8>)
 800c5b4:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800c5b8:	005b      	lsls	r3, r3, #1
 800c5ba:	4413      	add	r3, r2
 800c5bc:	885b      	ldrh	r3, [r3, #2]
 800c5be:	0a1b      	lsrs	r3, r3, #8
 800c5c0:	b29a      	uxth	r2, r3
 800c5c2:	7ffb      	ldrb	r3, [r7, #31]
 800c5c4:	1c59      	adds	r1, r3, #1
 800c5c6:	77f9      	strb	r1, [r7, #31]
 800c5c8:	4619      	mov	r1, r3
 800c5ca:	697b      	ldr	r3, [r7, #20]
 800c5cc:	440b      	add	r3, r1
 800c5ce:	b2d2      	uxtb	r2, r2
 800c5d0:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.SingleData[index];
 800c5d2:	7cbb      	ldrb	r3, [r7, #18]
 800c5d4:	4a97      	ldr	r2, [pc, #604]	; (800c834 <M2B_TxService+0x9d8>)
 800c5d6:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800c5da:	005b      	lsls	r3, r3, #1
 800c5dc:	4413      	add	r3, r2
 800c5de:	885a      	ldrh	r2, [r3, #2]
 800c5e0:	7ffb      	ldrb	r3, [r7, #31]
 800c5e2:	1c59      	adds	r1, r3, #1
 800c5e4:	77f9      	strb	r1, [r7, #31]
 800c5e6:	4619      	mov	r1, r3
 800c5e8:	697b      	ldr	r3, [r7, #20]
 800c5ea:	440b      	add	r3, r1
 800c5ec:	b2d2      	uxtb	r2, r2
 800c5ee:	701a      	strb	r2, [r3, #0]
					if(index == DSP_CHANNEL_ALL_NONE)
 800c5f0:	7cbb      	ldrb	r3, [r7, #18]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	f040 8285 	bne.w	800cb02 <M2B_TxService+0xca6>
					{
						pData[length_data++] = App_Dsp.Dsp_Data.SingleMaxData>>8;
 800c5f8:	4b8e      	ldr	r3, [pc, #568]	; (800c834 <M2B_TxService+0x9d8>)
 800c5fa:	f8b3 3d96 	ldrh.w	r3, [r3, #3478]	; 0xd96
 800c5fe:	0a1b      	lsrs	r3, r3, #8
 800c600:	b29a      	uxth	r2, r3
 800c602:	7ffb      	ldrb	r3, [r7, #31]
 800c604:	1c59      	adds	r1, r3, #1
 800c606:	77f9      	strb	r1, [r7, #31]
 800c608:	4619      	mov	r1, r3
 800c60a:	697b      	ldr	r3, [r7, #20]
 800c60c:	440b      	add	r3, r1
 800c60e:	b2d2      	uxtb	r2, r2
 800c610:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.SingleMaxData;
 800c612:	4b88      	ldr	r3, [pc, #544]	; (800c834 <M2B_TxService+0x9d8>)
 800c614:	f8b3 2d96 	ldrh.w	r2, [r3, #3478]	; 0xd96
 800c618:	7ffb      	ldrb	r3, [r7, #31]
 800c61a:	1c59      	adds	r1, r3, #1
 800c61c:	77f9      	strb	r1, [r7, #31]
 800c61e:	4619      	mov	r1, r3
 800c620:	697b      	ldr	r3, [r7, #20]
 800c622:	440b      	add	r3, r1
 800c624:	b2d2      	uxtb	r2, r2
 800c626:	701a      	strb	r2, [r3, #0]
					}
					break;
 800c628:	e26b      	b.n	800cb02 <M2B_TxService+0xca6>
				case 0x07:///output
					pData[length_data++] = index;
 800c62a:	7ffb      	ldrb	r3, [r7, #31]
 800c62c:	1c5a      	adds	r2, r3, #1
 800c62e:	77fa      	strb	r2, [r7, #31]
 800c630:	461a      	mov	r2, r3
 800c632:	697b      	ldr	r3, [r7, #20]
 800c634:	4413      	add	r3, r2
 800c636:	7cba      	ldrb	r2, [r7, #18]
 800c638:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.OutPutChl[index];
 800c63a:	7cba      	ldrb	r2, [r7, #18]
 800c63c:	7ffb      	ldrb	r3, [r7, #31]
 800c63e:	1c59      	adds	r1, r3, #1
 800c640:	77f9      	strb	r1, [r7, #31]
 800c642:	4619      	mov	r1, r3
 800c644:	697b      	ldr	r3, [r7, #20]
 800c646:	440b      	add	r3, r1
 800c648:	497a      	ldr	r1, [pc, #488]	; (800c834 <M2B_TxService+0x9d8>)
 800c64a:	440a      	add	r2, r1
 800c64c:	f892 2da1 	ldrb.w	r2, [r2, #3489]	; 0xda1
 800c650:	701a      	strb	r2, [r3, #0]
					break;
 800c652:	e25b      	b.n	800cb0c <M2B_TxService+0xcb0>
				case 0x08:///Mute
					pData[length_data++] = index;
 800c654:	7ffb      	ldrb	r3, [r7, #31]
 800c656:	1c5a      	adds	r2, r3, #1
 800c658:	77fa      	strb	r2, [r7, #31]
 800c65a:	461a      	mov	r2, r3
 800c65c:	697b      	ldr	r3, [r7, #20]
 800c65e:	4413      	add	r3, r2
 800c660:	7cba      	ldrb	r2, [r7, #18]
 800c662:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.Mute[index];
 800c664:	7cba      	ldrb	r2, [r7, #18]
 800c666:	7ffb      	ldrb	r3, [r7, #31]
 800c668:	1c59      	adds	r1, r3, #1
 800c66a:	77f9      	strb	r1, [r7, #31]
 800c66c:	4619      	mov	r1, r3
 800c66e:	697b      	ldr	r3, [r7, #20]
 800c670:	440b      	add	r3, r1
 800c672:	4970      	ldr	r1, [pc, #448]	; (800c834 <M2B_TxService+0x9d8>)
 800c674:	440a      	add	r2, r1
 800c676:	f892 2d98 	ldrb.w	r2, [r2, #3480]	; 0xd98
 800c67a:	701a      	strb	r2, [r3, #0]
					break;
 800c67c:	e246      	b.n	800cb0c <M2B_TxService+0xcb0>
				case 0x09:///ReName
					pData[length_data++] = index;
 800c67e:	7ffb      	ldrb	r3, [r7, #31]
 800c680:	1c5a      	adds	r2, r3, #1
 800c682:	77fa      	strb	r2, [r7, #31]
 800c684:	461a      	mov	r2, r3
 800c686:	697b      	ldr	r3, [r7, #20]
 800c688:	4413      	add	r3, r2
 800c68a:	7cba      	ldrb	r2, [r7, #18]
 800c68c:	701a      	strb	r2, [r3, #0]
					if(index <= DSP_CHANNEL_CNT)
 800c68e:	7cbb      	ldrb	r3, [r7, #18]
 800c690:	2b08      	cmp	r3, #8
 800c692:	d80b      	bhi.n	800c6ac <M2B_TxService+0x850>
					{
						sch_memcpy(pData+1,App_Dsp.Dsp_Data.ReName[index],DSP_NAME_SIZE);
 800c694:	697b      	ldr	r3, [r7, #20]
 800c696:	1c58      	adds	r0, r3, #1
 800c698:	7cbb      	ldrb	r3, [r7, #18]
 800c69a:	00db      	lsls	r3, r3, #3
 800c69c:	4a65      	ldr	r2, [pc, #404]	; (800c834 <M2B_TxService+0x9d8>)
 800c69e:	4413      	add	r3, r2
 800c6a0:	3304      	adds	r3, #4
 800c6a2:	2208      	movs	r2, #8
 800c6a4:	4619      	mov	r1, r3
 800c6a6:	f006 f996 	bl	80129d6 <sch_memcpy>
 800c6aa:	e017      	b.n	800c6dc <M2B_TxService+0x880>
					}
					else if(index >= 0x81 && index <= 0x88)
 800c6ac:	7cbb      	ldrb	r3, [r7, #18]
 800c6ae:	2b80      	cmp	r3, #128	; 0x80
 800c6b0:	d914      	bls.n	800c6dc <M2B_TxService+0x880>
 800c6b2:	7cbb      	ldrb	r3, [r7, #18]
 800c6b4:	2b88      	cmp	r3, #136	; 0x88
 800c6b6:	d811      	bhi.n	800c6dc <M2B_TxService+0x880>
					{
						index = index&0x7F;
 800c6b8:	7cbb      	ldrb	r3, [r7, #18]
 800c6ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c6be:	74bb      	strb	r3, [r7, #18]
						sch_memcpy(pData+1,App_Dsp.Dsp_ModeName.Name[index-1],DSP_NAME_SIZE);
 800c6c0:	697b      	ldr	r3, [r7, #20]
 800c6c2:	1c58      	adds	r0, r3, #1
 800c6c4:	7cbb      	ldrb	r3, [r7, #18]
 800c6c6:	3b01      	subs	r3, #1
 800c6c8:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800c6cc:	00db      	lsls	r3, r3, #3
 800c6ce:	4a59      	ldr	r2, [pc, #356]	; (800c834 <M2B_TxService+0x9d8>)
 800c6d0:	4413      	add	r3, r2
 800c6d2:	3308      	adds	r3, #8
 800c6d4:	2208      	movs	r2, #8
 800c6d6:	4619      	mov	r1, r3
 800c6d8:	f006 f97d 	bl	80129d6 <sch_memcpy>
					}
					length_data += DSP_NAME_SIZE;
 800c6dc:	7ffb      	ldrb	r3, [r7, #31]
 800c6de:	3308      	adds	r3, #8
 800c6e0:	77fb      	strb	r3, [r7, #31]
					break;
 800c6e2:	e213      	b.n	800cb0c <M2B_TxService+0xcb0>
				case 0x0A:
					pData[length_data++] = App_Dsp.DspUniteChannel0;
 800c6e4:	7ffb      	ldrb	r3, [r7, #31]
 800c6e6:	1c5a      	adds	r2, r3, #1
 800c6e8:	77fa      	strb	r2, [r7, #31]
 800c6ea:	461a      	mov	r2, r3
 800c6ec:	697b      	ldr	r3, [r7, #20]
 800c6ee:	4413      	add	r3, r2
 800c6f0:	4a50      	ldr	r2, [pc, #320]	; (800c834 <M2B_TxService+0x9d8>)
 800c6f2:	f892 2e04 	ldrb.w	r2, [r2, #3588]	; 0xe04
 800c6f6:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUniteChannel1;
 800c6f8:	7ffb      	ldrb	r3, [r7, #31]
 800c6fa:	1c5a      	adds	r2, r3, #1
 800c6fc:	77fa      	strb	r2, [r7, #31]
 800c6fe:	461a      	mov	r2, r3
 800c700:	697b      	ldr	r3, [r7, #20]
 800c702:	4413      	add	r3, r2
 800c704:	4a4b      	ldr	r2, [pc, #300]	; (800c834 <M2B_TxService+0x9d8>)
 800c706:	f892 2e05 	ldrb.w	r2, [r2, #3589]	; 0xe05
 800c70a:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = index;
 800c70c:	7ffb      	ldrb	r3, [r7, #31]
 800c70e:	1c5a      	adds	r2, r3, #1
 800c710:	77fa      	strb	r2, [r7, #31]
 800c712:	461a      	mov	r2, r3
 800c714:	697b      	ldr	r3, [r7, #20]
 800c716:	4413      	add	r3, r2
 800c718:	7cba      	ldrb	r2, [r7, #18]
 800c71a:	701a      	strb	r2, [r3, #0]
					break;
 800c71c:	e1f6      	b.n	800cb0c <M2B_TxService+0xcb0>
				case 0x0B:
					pData[length_data++] = set_query_password;
 800c71e:	7ffb      	ldrb	r3, [r7, #31]
 800c720:	1c5a      	adds	r2, r3, #1
 800c722:	77fa      	strb	r2, [r7, #31]
 800c724:	461a      	mov	r2, r3
 800c726:	697b      	ldr	r3, [r7, #20]
 800c728:	4413      	add	r3, r2
 800c72a:	4a43      	ldr	r2, [pc, #268]	; (800c838 <M2B_TxService+0x9dc>)
 800c72c:	7812      	ldrb	r2, [r2, #0]
 800c72e:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = index;
 800c730:	7ffb      	ldrb	r3, [r7, #31]
 800c732:	1c5a      	adds	r2, r3, #1
 800c734:	77fa      	strb	r2, [r7, #31]
 800c736:	461a      	mov	r2, r3
 800c738:	697b      	ldr	r3, [r7, #20]
 800c73a:	4413      	add	r3, r2
 800c73c:	7cba      	ldrb	r2, [r7, #18]
 800c73e:	701a      	strb	r2, [r3, #0]
					break;
 800c740:	e1e4      	b.n	800cb0c <M2B_TxService+0xcb0>
				case 0x0C:
					pData[length_data++] = index;
 800c742:	7ffb      	ldrb	r3, [r7, #31]
 800c744:	1c5a      	adds	r2, r3, #1
 800c746:	77fa      	strb	r2, [r7, #31]
 800c748:	461a      	mov	r2, r3
 800c74a:	697b      	ldr	r3, [r7, #20]
 800c74c:	4413      	add	r3, r2
 800c74e:	7cba      	ldrb	r2, [r7, #18]
 800c750:	701a      	strb	r2, [r3, #0]
					if(index == 0x01)
 800c752:	7cbb      	ldrb	r3, [r7, #18]
 800c754:	2b01      	cmp	r3, #1
 800c756:	d12e      	bne.n	800c7b6 <M2B_TxService+0x95a>
					{
						BT_Addr[12] = 0;
 800c758:	4b38      	ldr	r3, [pc, #224]	; (800c83c <M2B_TxService+0x9e0>)
 800c75a:	2200      	movs	r2, #0
 800c75c:	731a      	strb	r2, [r3, #12]
						if(BtSPPCONFlag || BtGATTCONFlag || BtPHFCONFlag) 
 800c75e:	4b38      	ldr	r3, [pc, #224]	; (800c840 <M2B_TxService+0x9e4>)
 800c760:	781b      	ldrb	r3, [r3, #0]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d107      	bne.n	800c776 <M2B_TxService+0x91a>
 800c766:	4b37      	ldr	r3, [pc, #220]	; (800c844 <M2B_TxService+0x9e8>)
 800c768:	781b      	ldrb	r3, [r3, #0]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d103      	bne.n	800c776 <M2B_TxService+0x91a>
 800c76e:	4b36      	ldr	r3, [pc, #216]	; (800c848 <M2B_TxService+0x9ec>)
 800c770:	781b      	ldrb	r3, [r3, #0]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d014      	beq.n	800c7a0 <M2B_TxService+0x944>
						{
							if(BtPHFCONFlag)BT_Addr[12] = 1;/*phone connect*/
 800c776:	4b34      	ldr	r3, [pc, #208]	; (800c848 <M2B_TxService+0x9ec>)
 800c778:	781b      	ldrb	r3, [r3, #0]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d002      	beq.n	800c784 <M2B_TxService+0x928>
 800c77e:	4b2f      	ldr	r3, [pc, #188]	; (800c83c <M2B_TxService+0x9e0>)
 800c780:	2201      	movs	r2, #1
 800c782:	731a      	strb	r2, [r3, #12]
							if(BtSPPCONFlag)BT_Addr[12] = 2;/*spp connect*/
 800c784:	4b2e      	ldr	r3, [pc, #184]	; (800c840 <M2B_TxService+0x9e4>)
 800c786:	781b      	ldrb	r3, [r3, #0]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d002      	beq.n	800c792 <M2B_TxService+0x936>
 800c78c:	4b2b      	ldr	r3, [pc, #172]	; (800c83c <M2B_TxService+0x9e0>)
 800c78e:	2202      	movs	r2, #2
 800c790:	731a      	strb	r2, [r3, #12]
							if(BtGATTCONFlag)BT_Addr[12] = 3;/*ble connect*/
 800c792:	4b2c      	ldr	r3, [pc, #176]	; (800c844 <M2B_TxService+0x9e8>)
 800c794:	781b      	ldrb	r3, [r3, #0]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d002      	beq.n	800c7a0 <M2B_TxService+0x944>
 800c79a:	4b28      	ldr	r3, [pc, #160]	; (800c83c <M2B_TxService+0x9e0>)
 800c79c:	2203      	movs	r2, #3
 800c79e:	731a      	strb	r2, [r3, #12]
						}

						sch_memcpy(pData+1,BT_Addr,sizeof(BT_Addr));
 800c7a0:	697b      	ldr	r3, [r7, #20]
 800c7a2:	3301      	adds	r3, #1
 800c7a4:	220d      	movs	r2, #13
 800c7a6:	4925      	ldr	r1, [pc, #148]	; (800c83c <M2B_TxService+0x9e0>)
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	f006 f914 	bl	80129d6 <sch_memcpy>
						
							
						length_data += sizeof(BT_Addr);
 800c7ae:	7ffb      	ldrb	r3, [r7, #31]
 800c7b0:	330d      	adds	r3, #13
 800c7b2:	77fb      	strb	r3, [r7, #31]
					else if(index == 0x02)
					{
						sch_memcpy(pData+1,BLE_GVER,sizeof(BLE_GVER));
						length_data += sizeof(BLE_GVER);
					}
					break;
 800c7b4:	e1a7      	b.n	800cb06 <M2B_TxService+0xcaa>
					else if(index == 0x02)
 800c7b6:	7cbb      	ldrb	r3, [r7, #18]
 800c7b8:	2b02      	cmp	r3, #2
 800c7ba:	f040 81a4 	bne.w	800cb06 <M2B_TxService+0xcaa>
						sch_memcpy(pData+1,BLE_GVER,sizeof(BLE_GVER));
 800c7be:	697b      	ldr	r3, [r7, #20]
 800c7c0:	3301      	adds	r3, #1
 800c7c2:	221e      	movs	r2, #30
 800c7c4:	4921      	ldr	r1, [pc, #132]	; (800c84c <M2B_TxService+0x9f0>)
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	f006 f905 	bl	80129d6 <sch_memcpy>
						length_data += sizeof(BLE_GVER);
 800c7cc:	7ffb      	ldrb	r3, [r7, #31]
 800c7ce:	331e      	adds	r3, #30
 800c7d0:	77fb      	strb	r3, [r7, #31]
					break;
 800c7d2:	e198      	b.n	800cb06 <M2B_TxService+0xcaa>
				case 0x0D:///
					pData[length_data++] = index;
 800c7d4:	7ffb      	ldrb	r3, [r7, #31]
 800c7d6:	1c5a      	adds	r2, r3, #1
 800c7d8:	77fa      	strb	r2, [r7, #31]
 800c7da:	461a      	mov	r2, r3
 800c7dc:	697b      	ldr	r3, [r7, #20]
 800c7de:	4413      	add	r3, r2
 800c7e0:	7cba      	ldrb	r2, [r7, #18]
 800c7e2:	701a      	strb	r2, [r3, #0]
					if(index == 0x01)
 800c7e4:	7cbb      	ldrb	r3, [r7, #18]
 800c7e6:	2b01      	cmp	r3, #1
 800c7e8:	f040 818f 	bne.w	800cb0a <M2B_TxService+0xcae>
					{
						pData[length_data++] = VolData;
 800c7ec:	7ffb      	ldrb	r3, [r7, #31]
 800c7ee:	1c5a      	adds	r2, r3, #1
 800c7f0:	77fa      	strb	r2, [r7, #31]
 800c7f2:	461a      	mov	r2, r3
 800c7f4:	697b      	ldr	r3, [r7, #20]
 800c7f6:	4413      	add	r3, r2
 800c7f8:	4a15      	ldr	r2, [pc, #84]	; (800c850 <M2B_TxService+0x9f4>)
 800c7fa:	7812      	ldrb	r2, [r2, #0]
 800c7fc:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = DSP_VOL_MAX;
 800c7fe:	7ffb      	ldrb	r3, [r7, #31]
 800c800:	1c5a      	adds	r2, r3, #1
 800c802:	77fa      	strb	r2, [r7, #31]
 800c804:	461a      	mov	r2, r3
 800c806:	697b      	ldr	r3, [r7, #20]
 800c808:	4413      	add	r3, r2
 800c80a:	2228      	movs	r2, #40	; 0x28
 800c80c:	701a      	strb	r2, [r3, #0]
					}
					break;
 800c80e:	e17c      	b.n	800cb0a <M2B_TxService+0xcae>
				case 0x0E:
					pData[length_data++] = Get_DSP_OFF_Flag ? 0x01 : 0x02;
 800c810:	4b10      	ldr	r3, [pc, #64]	; (800c854 <M2B_TxService+0x9f8>)
 800c812:	799b      	ldrb	r3, [r3, #6]
 800c814:	f003 0308 	and.w	r3, r3, #8
 800c818:	b2db      	uxtb	r3, r3
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d001      	beq.n	800c822 <M2B_TxService+0x9c6>
 800c81e:	2201      	movs	r2, #1
 800c820:	e000      	b.n	800c824 <M2B_TxService+0x9c8>
 800c822:	2202      	movs	r2, #2
 800c824:	7ffb      	ldrb	r3, [r7, #31]
 800c826:	1c59      	adds	r1, r3, #1
 800c828:	77f9      	strb	r1, [r7, #31]
 800c82a:	4619      	mov	r1, r3
 800c82c:	697b      	ldr	r3, [r7, #20]
 800c82e:	440b      	add	r3, r1
 800c830:	701a      	strb	r2, [r3, #0]
					break;
 800c832:	e16b      	b.n	800cb0c <M2B_TxService+0xcb0>
 800c834:	2000525c 	.word	0x2000525c
 800c838:	2000525b 	.word	0x2000525b
 800c83c:	20005090 	.word	0x20005090
 800c840:	2000509f 	.word	0x2000509f
 800c844:	2000508c 	.word	0x2000508c
 800c848:	2000509e 	.word	0x2000509e
 800c84c:	2000504c 	.word	0x2000504c
 800c850:	200000f0 	.word	0x200000f0
 800c854:	200067e0 	.word	0x200067e0

				case 0x14:///EQ_1 first 8byte
					pData[length_data++] = index;
 800c858:	7ffb      	ldrb	r3, [r7, #31]
 800c85a:	1c5a      	adds	r2, r3, #1
 800c85c:	77fa      	strb	r2, [r7, #31]
 800c85e:	461a      	mov	r2, r3
 800c860:	697b      	ldr	r3, [r7, #20]
 800c862:	4413      	add	r3, r2
 800c864:	7cba      	ldrb	r2, [r7, #18]
 800c866:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 Channel = index/EQ_NUM_CNT;
 800c868:	7cbb      	ldrb	r3, [r7, #18]
 800c86a:	095b      	lsrs	r3, r3, #5
 800c86c:	73fb      	strb	r3, [r7, #15]
						EQ_NUM_T EQ_NUM = (EQ_NUM_T)(index%EQ_NUM_CNT);
 800c86e:	7cbb      	ldrb	r3, [r7, #18]
 800c870:	f003 031f 	and.w	r3, r3, #31
 800c874:	73bb      	strb	r3, [r7, #14]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Other.byte;
 800c876:	7bf9      	ldrb	r1, [r7, #15]
 800c878:	7bbb      	ldrb	r3, [r7, #14]
 800c87a:	7ffa      	ldrb	r2, [r7, #31]
 800c87c:	1c50      	adds	r0, r2, #1
 800c87e:	77f8      	strb	r0, [r7, #31]
 800c880:	4610      	mov	r0, r2
 800c882:	697a      	ldr	r2, [r7, #20]
 800c884:	4410      	add	r0, r2
 800c886:	4cbb      	ldr	r4, [pc, #748]	; (800cb74 <M2B_TxService+0xd18>)
 800c888:	461a      	mov	r2, r3
 800c88a:	0052      	lsls	r2, r2, #1
 800c88c:	441a      	add	r2, r3
 800c88e:	0093      	lsls	r3, r2, #2
 800c890:	461a      	mov	r2, r3
 800c892:	460b      	mov	r3, r1
 800c894:	005b      	lsls	r3, r3, #1
 800c896:	440b      	add	r3, r1
 800c898:	01db      	lsls	r3, r3, #7
 800c89a:	4413      	add	r3, r2
 800c89c:	4423      	add	r3, r4
 800c89e:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800c8a2:	781b      	ldrb	r3, [r3, #0]
 800c8a4:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].MODE0;
 800c8a6:	7bf9      	ldrb	r1, [r7, #15]
 800c8a8:	7bbb      	ldrb	r3, [r7, #14]
 800c8aa:	7ffa      	ldrb	r2, [r7, #31]
 800c8ac:	1c50      	adds	r0, r2, #1
 800c8ae:	77f8      	strb	r0, [r7, #31]
 800c8b0:	4610      	mov	r0, r2
 800c8b2:	697a      	ldr	r2, [r7, #20]
 800c8b4:	4410      	add	r0, r2
 800c8b6:	4caf      	ldr	r4, [pc, #700]	; (800cb74 <M2B_TxService+0xd18>)
 800c8b8:	461a      	mov	r2, r3
 800c8ba:	0052      	lsls	r2, r2, #1
 800c8bc:	441a      	add	r2, r3
 800c8be:	0093      	lsls	r3, r2, #2
 800c8c0:	461a      	mov	r2, r3
 800c8c2:	460b      	mov	r3, r1
 800c8c4:	005b      	lsls	r3, r3, #1
 800c8c6:	440b      	add	r3, r1
 800c8c8:	01db      	lsls	r3, r3, #7
 800c8ca:	4413      	add	r3, r2
 800c8cc:	4423      	add	r3, r4
 800c8ce:	f203 1371 	addw	r3, r3, #369	; 0x171
 800c8d2:	781b      	ldrb	r3, [r3, #0]
 800c8d4:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Boost>>8;
 800c8d6:	7bf9      	ldrb	r1, [r7, #15]
 800c8d8:	7bbb      	ldrb	r3, [r7, #14]
 800c8da:	48a6      	ldr	r0, [pc, #664]	; (800cb74 <M2B_TxService+0xd18>)
 800c8dc:	461a      	mov	r2, r3
 800c8de:	0052      	lsls	r2, r2, #1
 800c8e0:	441a      	add	r2, r3
 800c8e2:	0093      	lsls	r3, r2, #2
 800c8e4:	461a      	mov	r2, r3
 800c8e6:	460b      	mov	r3, r1
 800c8e8:	005b      	lsls	r3, r3, #1
 800c8ea:	440b      	add	r3, r1
 800c8ec:	01db      	lsls	r3, r3, #7
 800c8ee:	4413      	add	r3, r2
 800c8f0:	4403      	add	r3, r0
 800c8f2:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800c8f6:	881b      	ldrh	r3, [r3, #0]
 800c8f8:	0a1b      	lsrs	r3, r3, #8
 800c8fa:	b29a      	uxth	r2, r3
 800c8fc:	7ffb      	ldrb	r3, [r7, #31]
 800c8fe:	1c59      	adds	r1, r3, #1
 800c900:	77f9      	strb	r1, [r7, #31]
 800c902:	4619      	mov	r1, r3
 800c904:	697b      	ldr	r3, [r7, #20]
 800c906:	440b      	add	r3, r1
 800c908:	b2d2      	uxtb	r2, r2
 800c90a:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Boost;
 800c90c:	7bf9      	ldrb	r1, [r7, #15]
 800c90e:	7bbb      	ldrb	r3, [r7, #14]
 800c910:	4898      	ldr	r0, [pc, #608]	; (800cb74 <M2B_TxService+0xd18>)
 800c912:	461a      	mov	r2, r3
 800c914:	0052      	lsls	r2, r2, #1
 800c916:	441a      	add	r2, r3
 800c918:	0093      	lsls	r3, r2, #2
 800c91a:	461a      	mov	r2, r3
 800c91c:	460b      	mov	r3, r1
 800c91e:	005b      	lsls	r3, r3, #1
 800c920:	440b      	add	r3, r1
 800c922:	01db      	lsls	r3, r3, #7
 800c924:	4413      	add	r3, r2
 800c926:	4403      	add	r3, r0
 800c928:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800c92c:	881a      	ldrh	r2, [r3, #0]
 800c92e:	7ffb      	ldrb	r3, [r7, #31]
 800c930:	1c59      	adds	r1, r3, #1
 800c932:	77f9      	strb	r1, [r7, #31]
 800c934:	4619      	mov	r1, r3
 800c936:	697b      	ldr	r3, [r7, #20]
 800c938:	440b      	add	r3, r1
 800c93a:	b2d2      	uxtb	r2, r2
 800c93c:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>24;
 800c93e:	7bf9      	ldrb	r1, [r7, #15]
 800c940:	7bbb      	ldrb	r3, [r7, #14]
 800c942:	488c      	ldr	r0, [pc, #560]	; (800cb74 <M2B_TxService+0xd18>)
 800c944:	461a      	mov	r2, r3
 800c946:	0052      	lsls	r2, r2, #1
 800c948:	441a      	add	r2, r3
 800c94a:	0093      	lsls	r3, r2, #2
 800c94c:	461a      	mov	r2, r3
 800c94e:	460b      	mov	r3, r1
 800c950:	005b      	lsls	r3, r3, #1
 800c952:	440b      	add	r3, r1
 800c954:	01db      	lsls	r3, r3, #7
 800c956:	4413      	add	r3, r2
 800c958:	4403      	add	r3, r0
 800c95a:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	0e1a      	lsrs	r2, r3, #24
 800c962:	7ffb      	ldrb	r3, [r7, #31]
 800c964:	1c59      	adds	r1, r3, #1
 800c966:	77f9      	strb	r1, [r7, #31]
 800c968:	4619      	mov	r1, r3
 800c96a:	697b      	ldr	r3, [r7, #20]
 800c96c:	440b      	add	r3, r1
 800c96e:	b2d2      	uxtb	r2, r2
 800c970:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>16;
 800c972:	7bf9      	ldrb	r1, [r7, #15]
 800c974:	7bbb      	ldrb	r3, [r7, #14]
 800c976:	487f      	ldr	r0, [pc, #508]	; (800cb74 <M2B_TxService+0xd18>)
 800c978:	461a      	mov	r2, r3
 800c97a:	0052      	lsls	r2, r2, #1
 800c97c:	441a      	add	r2, r3
 800c97e:	0093      	lsls	r3, r2, #2
 800c980:	461a      	mov	r2, r3
 800c982:	460b      	mov	r3, r1
 800c984:	005b      	lsls	r3, r3, #1
 800c986:	440b      	add	r3, r1
 800c988:	01db      	lsls	r3, r3, #7
 800c98a:	4413      	add	r3, r2
 800c98c:	4403      	add	r3, r0
 800c98e:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	0c1a      	lsrs	r2, r3, #16
 800c996:	7ffb      	ldrb	r3, [r7, #31]
 800c998:	1c59      	adds	r1, r3, #1
 800c99a:	77f9      	strb	r1, [r7, #31]
 800c99c:	4619      	mov	r1, r3
 800c99e:	697b      	ldr	r3, [r7, #20]
 800c9a0:	440b      	add	r3, r1
 800c9a2:	b2d2      	uxtb	r2, r2
 800c9a4:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>8;
 800c9a6:	7bf9      	ldrb	r1, [r7, #15]
 800c9a8:	7bbb      	ldrb	r3, [r7, #14]
 800c9aa:	4872      	ldr	r0, [pc, #456]	; (800cb74 <M2B_TxService+0xd18>)
 800c9ac:	461a      	mov	r2, r3
 800c9ae:	0052      	lsls	r2, r2, #1
 800c9b0:	441a      	add	r2, r3
 800c9b2:	0093      	lsls	r3, r2, #2
 800c9b4:	461a      	mov	r2, r3
 800c9b6:	460b      	mov	r3, r1
 800c9b8:	005b      	lsls	r3, r3, #1
 800c9ba:	440b      	add	r3, r1
 800c9bc:	01db      	lsls	r3, r3, #7
 800c9be:	4413      	add	r3, r2
 800c9c0:	4403      	add	r3, r0
 800c9c2:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	0a1a      	lsrs	r2, r3, #8
 800c9ca:	7ffb      	ldrb	r3, [r7, #31]
 800c9cc:	1c59      	adds	r1, r3, #1
 800c9ce:	77f9      	strb	r1, [r7, #31]
 800c9d0:	4619      	mov	r1, r3
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	440b      	add	r3, r1
 800c9d6:	b2d2      	uxtb	r2, r2
 800c9d8:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq;
 800c9da:	7bf9      	ldrb	r1, [r7, #15]
 800c9dc:	7bbb      	ldrb	r3, [r7, #14]
 800c9de:	4865      	ldr	r0, [pc, #404]	; (800cb74 <M2B_TxService+0xd18>)
 800c9e0:	461a      	mov	r2, r3
 800c9e2:	0052      	lsls	r2, r2, #1
 800c9e4:	441a      	add	r2, r3
 800c9e6:	0093      	lsls	r3, r2, #2
 800c9e8:	461a      	mov	r2, r3
 800c9ea:	460b      	mov	r3, r1
 800c9ec:	005b      	lsls	r3, r3, #1
 800c9ee:	440b      	add	r3, r1
 800c9f0:	01db      	lsls	r3, r3, #7
 800c9f2:	4413      	add	r3, r2
 800c9f4:	4403      	add	r3, r0
 800c9f6:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800c9fa:	681a      	ldr	r2, [r3, #0]
 800c9fc:	7ffb      	ldrb	r3, [r7, #31]
 800c9fe:	1c59      	adds	r1, r3, #1
 800ca00:	77f9      	strb	r1, [r7, #31]
 800ca02:	4619      	mov	r1, r3
 800ca04:	697b      	ldr	r3, [r7, #20]
 800ca06:	440b      	add	r3, r1
 800ca08:	b2d2      	uxtb	r2, r2
 800ca0a:	701a      	strb	r2, [r3, #0]
					}
					break;
 800ca0c:	e07e      	b.n	800cb0c <M2B_TxService+0xcb0>
				case 0x15:///EQ_2 last 4byte
					pData[length_data++] = index;
 800ca0e:	7ffb      	ldrb	r3, [r7, #31]
 800ca10:	1c5a      	adds	r2, r3, #1
 800ca12:	77fa      	strb	r2, [r7, #31]
 800ca14:	461a      	mov	r2, r3
 800ca16:	697b      	ldr	r3, [r7, #20]
 800ca18:	4413      	add	r3, r2
 800ca1a:	7cba      	ldrb	r2, [r7, #18]
 800ca1c:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 Channel = index/EQ_NUM_CNT;
 800ca1e:	7cbb      	ldrb	r3, [r7, #18]
 800ca20:	095b      	lsrs	r3, r3, #5
 800ca22:	747b      	strb	r3, [r7, #17]
						EQ_NUM_T EQ_NUM = (EQ_NUM_T)(index%EQ_NUM_CNT);
 800ca24:	7cbb      	ldrb	r3, [r7, #18]
 800ca26:	f003 031f 	and.w	r3, r3, #31
 800ca2a:	743b      	strb	r3, [r7, #16]

						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Gain>>8;
 800ca2c:	7c79      	ldrb	r1, [r7, #17]
 800ca2e:	7c3b      	ldrb	r3, [r7, #16]
 800ca30:	4850      	ldr	r0, [pc, #320]	; (800cb74 <M2B_TxService+0xd18>)
 800ca32:	461a      	mov	r2, r3
 800ca34:	0052      	lsls	r2, r2, #1
 800ca36:	441a      	add	r2, r3
 800ca38:	0093      	lsls	r3, r2, #2
 800ca3a:	461a      	mov	r2, r3
 800ca3c:	460b      	mov	r3, r1
 800ca3e:	005b      	lsls	r3, r3, #1
 800ca40:	440b      	add	r3, r1
 800ca42:	01db      	lsls	r3, r3, #7
 800ca44:	4413      	add	r3, r2
 800ca46:	4403      	add	r3, r0
 800ca48:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800ca4c:	881b      	ldrh	r3, [r3, #0]
 800ca4e:	0a1b      	lsrs	r3, r3, #8
 800ca50:	b29a      	uxth	r2, r3
 800ca52:	7ffb      	ldrb	r3, [r7, #31]
 800ca54:	1c59      	adds	r1, r3, #1
 800ca56:	77f9      	strb	r1, [r7, #31]
 800ca58:	4619      	mov	r1, r3
 800ca5a:	697b      	ldr	r3, [r7, #20]
 800ca5c:	440b      	add	r3, r1
 800ca5e:	b2d2      	uxtb	r2, r2
 800ca60:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Gain;
 800ca62:	7c79      	ldrb	r1, [r7, #17]
 800ca64:	7c3b      	ldrb	r3, [r7, #16]
 800ca66:	4843      	ldr	r0, [pc, #268]	; (800cb74 <M2B_TxService+0xd18>)
 800ca68:	461a      	mov	r2, r3
 800ca6a:	0052      	lsls	r2, r2, #1
 800ca6c:	441a      	add	r2, r3
 800ca6e:	0093      	lsls	r3, r2, #2
 800ca70:	461a      	mov	r2, r3
 800ca72:	460b      	mov	r3, r1
 800ca74:	005b      	lsls	r3, r3, #1
 800ca76:	440b      	add	r3, r1
 800ca78:	01db      	lsls	r3, r3, #7
 800ca7a:	4413      	add	r3, r2
 800ca7c:	4403      	add	r3, r0
 800ca7e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800ca82:	881a      	ldrh	r2, [r3, #0]
 800ca84:	7ffb      	ldrb	r3, [r7, #31]
 800ca86:	1c59      	adds	r1, r3, #1
 800ca88:	77f9      	strb	r1, [r7, #31]
 800ca8a:	4619      	mov	r1, r3
 800ca8c:	697b      	ldr	r3, [r7, #20]
 800ca8e:	440b      	add	r3, r1
 800ca90:	b2d2      	uxtb	r2, r2
 800ca92:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Q_Factor>>8;
 800ca94:	7c79      	ldrb	r1, [r7, #17]
 800ca96:	7c3b      	ldrb	r3, [r7, #16]
 800ca98:	4836      	ldr	r0, [pc, #216]	; (800cb74 <M2B_TxService+0xd18>)
 800ca9a:	461a      	mov	r2, r3
 800ca9c:	0052      	lsls	r2, r2, #1
 800ca9e:	441a      	add	r2, r3
 800caa0:	0093      	lsls	r3, r2, #2
 800caa2:	461a      	mov	r2, r3
 800caa4:	460b      	mov	r3, r1
 800caa6:	005b      	lsls	r3, r3, #1
 800caa8:	440b      	add	r3, r1
 800caaa:	01db      	lsls	r3, r3, #7
 800caac:	4413      	add	r3, r2
 800caae:	4403      	add	r3, r0
 800cab0:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800cab4:	881b      	ldrh	r3, [r3, #0]
 800cab6:	0a1b      	lsrs	r3, r3, #8
 800cab8:	b29a      	uxth	r2, r3
 800caba:	7ffb      	ldrb	r3, [r7, #31]
 800cabc:	1c59      	adds	r1, r3, #1
 800cabe:	77f9      	strb	r1, [r7, #31]
 800cac0:	4619      	mov	r1, r3
 800cac2:	697b      	ldr	r3, [r7, #20]
 800cac4:	440b      	add	r3, r1
 800cac6:	b2d2      	uxtb	r2, r2
 800cac8:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Q_Factor;
 800caca:	7c79      	ldrb	r1, [r7, #17]
 800cacc:	7c3b      	ldrb	r3, [r7, #16]
 800cace:	4829      	ldr	r0, [pc, #164]	; (800cb74 <M2B_TxService+0xd18>)
 800cad0:	461a      	mov	r2, r3
 800cad2:	0052      	lsls	r2, r2, #1
 800cad4:	441a      	add	r2, r3
 800cad6:	0093      	lsls	r3, r2, #2
 800cad8:	461a      	mov	r2, r3
 800cada:	460b      	mov	r3, r1
 800cadc:	005b      	lsls	r3, r3, #1
 800cade:	440b      	add	r3, r1
 800cae0:	01db      	lsls	r3, r3, #7
 800cae2:	4413      	add	r3, r2
 800cae4:	4403      	add	r3, r0
 800cae6:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800caea:	881a      	ldrh	r2, [r3, #0]
 800caec:	7ffb      	ldrb	r3, [r7, #31]
 800caee:	1c59      	adds	r1, r3, #1
 800caf0:	77f9      	strb	r1, [r7, #31]
 800caf2:	4619      	mov	r1, r3
 800caf4:	697b      	ldr	r3, [r7, #20]
 800caf6:	440b      	add	r3, r1
 800caf8:	b2d2      	uxtb	r2, r2
 800cafa:	701a      	strb	r2, [r3, #0]
					}
					break;
 800cafc:	e006      	b.n	800cb0c <M2B_TxService+0xcb0>
						
				default:break;
 800cafe:	bf00      	nop
 800cb00:	e0c6      	b.n	800cc90 <M2B_TxService+0xe34>
					break;
 800cb02:	bf00      	nop
 800cb04:	e0c4      	b.n	800cc90 <M2B_TxService+0xe34>
					break;
 800cb06:	bf00      	nop
 800cb08:	e0c2      	b.n	800cc90 <M2B_TxService+0xe34>
					break;
 800cb0a:	bf00      	nop
			}
			break;
 800cb0c:	e0c0      	b.n	800cc90 <M2B_TxService+0xe34>
		case M2B_DSP_UPDATA:///
			switch(sub_id)
 800cb0e:	7cfb      	ldrb	r3, [r7, #19]
 800cb10:	2b04      	cmp	r3, #4
 800cb12:	f200 80ba 	bhi.w	800cc8a <M2B_TxService+0xe2e>
 800cb16:	a201      	add	r2, pc, #4	; (adr r2, 800cb1c <M2B_TxService+0xcc0>)
 800cb18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb1c:	0800cb31 	.word	0x0800cb31
 800cb20:	0800cb79 	.word	0x0800cb79
 800cb24:	0800cbe9 	.word	0x0800cbe9
 800cb28:	0800cc53 	.word	0x0800cc53
 800cb2c:	0800cc65 	.word	0x0800cc65
			{
				case 0x00:
					pData[length_data++] = index;
 800cb30:	7ffb      	ldrb	r3, [r7, #31]
 800cb32:	1c5a      	adds	r2, r3, #1
 800cb34:	77fa      	strb	r2, [r7, #31]
 800cb36:	461a      	mov	r2, r3
 800cb38:	697b      	ldr	r3, [r7, #20]
 800cb3a:	4413      	add	r3, r2
 800cb3c:	7cba      	ldrb	r2, [r7, #18]
 800cb3e:	701a      	strb	r2, [r3, #0]
					if(index==0x82)///FLASH
 800cb40:	7cbb      	ldrb	r3, [r7, #18]
 800cb42:	2b82      	cmp	r3, #130	; 0x82
 800cb44:	d10a      	bne.n	800cb5c <M2B_TxService+0xd00>
						pData[length_data++] = App_Dsp.DspNum;
 800cb46:	7ffb      	ldrb	r3, [r7, #31]
 800cb48:	1c5a      	adds	r2, r3, #1
 800cb4a:	77fa      	strb	r2, [r7, #31]
 800cb4c:	461a      	mov	r2, r3
 800cb4e:	697b      	ldr	r3, [r7, #20]
 800cb50:	4413      	add	r3, r2
 800cb52:	4a08      	ldr	r2, [pc, #32]	; (800cb74 <M2B_TxService+0xd18>)
 800cb54:	f892 2df1 	ldrb.w	r2, [r2, #3569]	; 0xdf1
 800cb58:	701a      	strb	r2, [r3, #0]
					else
						pData[length_data++] = App_Dsp.DspUpdataNum;
					break;
 800cb5a:	e097      	b.n	800cc8c <M2B_TxService+0xe30>
						pData[length_data++] = App_Dsp.DspUpdataNum;
 800cb5c:	7ffb      	ldrb	r3, [r7, #31]
 800cb5e:	1c5a      	adds	r2, r3, #1
 800cb60:	77fa      	strb	r2, [r7, #31]
 800cb62:	461a      	mov	r2, r3
 800cb64:	697b      	ldr	r3, [r7, #20]
 800cb66:	4413      	add	r3, r2
 800cb68:	4a02      	ldr	r2, [pc, #8]	; (800cb74 <M2B_TxService+0xd18>)
 800cb6a:	f892 2df7 	ldrb.w	r2, [r2, #3575]	; 0xdf7
 800cb6e:	701a      	strb	r2, [r3, #0]
					break;
 800cb70:	e08c      	b.n	800cc8c <M2B_TxService+0xe30>
 800cb72:	bf00      	nop
 800cb74:	2000525c 	.word	0x2000525c
				case 0x01:///
					pData[length_data++] = index;
 800cb78:	7ffb      	ldrb	r3, [r7, #31]
 800cb7a:	1c5a      	adds	r2, r3, #1
 800cb7c:	77fa      	strb	r2, [r7, #31]
 800cb7e:	461a      	mov	r2, r3
 800cb80:	697b      	ldr	r3, [r7, #20]
 800cb82:	4413      	add	r3, r2
 800cb84:	7cba      	ldrb	r2, [r7, #18]
 800cb86:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataLen>>24;
 800cb88:	4b88      	ldr	r3, [pc, #544]	; (800cdac <M2B_TxService+0xf50>)
 800cb8a:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800cb8e:	0e1a      	lsrs	r2, r3, #24
 800cb90:	7ffb      	ldrb	r3, [r7, #31]
 800cb92:	1c59      	adds	r1, r3, #1
 800cb94:	77f9      	strb	r1, [r7, #31]
 800cb96:	4619      	mov	r1, r3
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	440b      	add	r3, r1
 800cb9c:	b2d2      	uxtb	r2, r2
 800cb9e:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataLen>>16;
 800cba0:	4b82      	ldr	r3, [pc, #520]	; (800cdac <M2B_TxService+0xf50>)
 800cba2:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800cba6:	0c1a      	lsrs	r2, r3, #16
 800cba8:	7ffb      	ldrb	r3, [r7, #31]
 800cbaa:	1c59      	adds	r1, r3, #1
 800cbac:	77f9      	strb	r1, [r7, #31]
 800cbae:	4619      	mov	r1, r3
 800cbb0:	697b      	ldr	r3, [r7, #20]
 800cbb2:	440b      	add	r3, r1
 800cbb4:	b2d2      	uxtb	r2, r2
 800cbb6:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataLen>>8;
 800cbb8:	4b7c      	ldr	r3, [pc, #496]	; (800cdac <M2B_TxService+0xf50>)
 800cbba:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800cbbe:	0a1a      	lsrs	r2, r3, #8
 800cbc0:	7ffb      	ldrb	r3, [r7, #31]
 800cbc2:	1c59      	adds	r1, r3, #1
 800cbc4:	77f9      	strb	r1, [r7, #31]
 800cbc6:	4619      	mov	r1, r3
 800cbc8:	697b      	ldr	r3, [r7, #20]
 800cbca:	440b      	add	r3, r1
 800cbcc:	b2d2      	uxtb	r2, r2
 800cbce:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataLen;
 800cbd0:	4b76      	ldr	r3, [pc, #472]	; (800cdac <M2B_TxService+0xf50>)
 800cbd2:	f8d3 2dfc 	ldr.w	r2, [r3, #3580]	; 0xdfc
 800cbd6:	7ffb      	ldrb	r3, [r7, #31]
 800cbd8:	1c59      	adds	r1, r3, #1
 800cbda:	77f9      	strb	r1, [r7, #31]
 800cbdc:	4619      	mov	r1, r3
 800cbde:	697b      	ldr	r3, [r7, #20]
 800cbe0:	440b      	add	r3, r1
 800cbe2:	b2d2      	uxtb	r2, r2
 800cbe4:	701a      	strb	r2, [r3, #0]
					break;
 800cbe6:	e051      	b.n	800cc8c <M2B_TxService+0xe30>
				case 0x02:///
					pData[length_data++] = index;
 800cbe8:	7ffb      	ldrb	r3, [r7, #31]
 800cbea:	1c5a      	adds	r2, r3, #1
 800cbec:	77fa      	strb	r2, [r7, #31]
 800cbee:	461a      	mov	r2, r3
 800cbf0:	697b      	ldr	r3, [r7, #20]
 800cbf2:	4413      	add	r3, r2
 800cbf4:	7cba      	ldrb	r2, [r7, #18]
 800cbf6:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataSn;
 800cbf8:	7ffb      	ldrb	r3, [r7, #31]
 800cbfa:	1c5a      	adds	r2, r3, #1
 800cbfc:	77fa      	strb	r2, [r7, #31]
 800cbfe:	461a      	mov	r2, r3
 800cc00:	697b      	ldr	r3, [r7, #20]
 800cc02:	4413      	add	r3, r2
 800cc04:	4a69      	ldr	r2, [pc, #420]	; (800cdac <M2B_TxService+0xf50>)
 800cc06:	f892 2df8 	ldrb.w	r2, [r2, #3576]	; 0xdf8
 800cc0a:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 i;
						SCH_U8 *UpData = (SCH_U8 *)(&App_Dsp.Dsp_Data);
 800cc0c:	4b67      	ldr	r3, [pc, #412]	; (800cdac <M2B_TxService+0xf50>)
 800cc0e:	61bb      	str	r3, [r7, #24]
						UpData += (64*App_Dsp.DspUpdataSn);
 800cc10:	4b66      	ldr	r3, [pc, #408]	; (800cdac <M2B_TxService+0xf50>)
 800cc12:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 800cc16:	019b      	lsls	r3, r3, #6
 800cc18:	461a      	mov	r2, r3
 800cc1a:	69bb      	ldr	r3, [r7, #24]
 800cc1c:	4413      	add	r3, r2
 800cc1e:	61bb      	str	r3, [r7, #24]
						///length_data += App_Dsp.DspUpdataCnt;
						///sch_memcpy(pData+2,UpData,App_Dsp.DspUpdataCnt);
						for(i=0;i<App_Dsp.DspUpdataCnt;i++)
 800cc20:	2300      	movs	r3, #0
 800cc22:	777b      	strb	r3, [r7, #29]
 800cc24:	e00e      	b.n	800cc44 <M2B_TxService+0xde8>
						{
							pData[length_data++] = *UpData;
 800cc26:	7ffb      	ldrb	r3, [r7, #31]
 800cc28:	1c5a      	adds	r2, r3, #1
 800cc2a:	77fa      	strb	r2, [r7, #31]
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	697b      	ldr	r3, [r7, #20]
 800cc30:	4413      	add	r3, r2
 800cc32:	69ba      	ldr	r2, [r7, #24]
 800cc34:	7812      	ldrb	r2, [r2, #0]
 800cc36:	701a      	strb	r2, [r3, #0]
							UpData++;
 800cc38:	69bb      	ldr	r3, [r7, #24]
 800cc3a:	3301      	adds	r3, #1
 800cc3c:	61bb      	str	r3, [r7, #24]
						for(i=0;i<App_Dsp.DspUpdataCnt;i++)
 800cc3e:	7f7b      	ldrb	r3, [r7, #29]
 800cc40:	3301      	adds	r3, #1
 800cc42:	777b      	strb	r3, [r7, #29]
 800cc44:	4b59      	ldr	r3, [pc, #356]	; (800cdac <M2B_TxService+0xf50>)
 800cc46:	f893 3df9 	ldrb.w	r3, [r3, #3577]	; 0xdf9
 800cc4a:	7f7a      	ldrb	r2, [r7, #29]
 800cc4c:	429a      	cmp	r2, r3
 800cc4e:	d3ea      	bcc.n	800cc26 <M2B_TxService+0xdca>
						}
					}
					break;
 800cc50:	e01c      	b.n	800cc8c <M2B_TxService+0xe30>
				case 0x03:///
					pData[length_data++] = index;
 800cc52:	7ffb      	ldrb	r3, [r7, #31]
 800cc54:	1c5a      	adds	r2, r3, #1
 800cc56:	77fa      	strb	r2, [r7, #31]
 800cc58:	461a      	mov	r2, r3
 800cc5a:	697b      	ldr	r3, [r7, #20]
 800cc5c:	4413      	add	r3, r2
 800cc5e:	7cba      	ldrb	r2, [r7, #18]
 800cc60:	701a      	strb	r2, [r3, #0]
					break;
 800cc62:	e013      	b.n	800cc8c <M2B_TxService+0xe30>
				case 0x04:///
					pData[length_data++] = index;
 800cc64:	7ffb      	ldrb	r3, [r7, #31]
 800cc66:	1c5a      	adds	r2, r3, #1
 800cc68:	77fa      	strb	r2, [r7, #31]
 800cc6a:	461a      	mov	r2, r3
 800cc6c:	697b      	ldr	r3, [r7, #20]
 800cc6e:	4413      	add	r3, r2
 800cc70:	7cba      	ldrb	r2, [r7, #18]
 800cc72:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataSn;
 800cc74:	7ffb      	ldrb	r3, [r7, #31]
 800cc76:	1c5a      	adds	r2, r3, #1
 800cc78:	77fa      	strb	r2, [r7, #31]
 800cc7a:	461a      	mov	r2, r3
 800cc7c:	697b      	ldr	r3, [r7, #20]
 800cc7e:	4413      	add	r3, r2
 800cc80:	4a4a      	ldr	r2, [pc, #296]	; (800cdac <M2B_TxService+0xf50>)
 800cc82:	f892 2df8 	ldrb.w	r2, [r2, #3576]	; 0xdf8
 800cc86:	701a      	strb	r2, [r3, #0]
					break;
 800cc88:	e000      	b.n	800cc8c <M2B_TxService+0xe30>
				default:break;
 800cc8a:	bf00      	nop
			}
			break;
 800cc8c:	e000      	b.n	800cc90 <M2B_TxService+0xe34>
		default:break;
 800cc8e:	bf00      	nop
	}
	
	BtTxModuel.TxData[0] = 'A';
 800cc90:	4b47      	ldr	r3, [pc, #284]	; (800cdb0 <M2B_TxService+0xf54>)
 800cc92:	2241      	movs	r2, #65	; 0x41
 800cc94:	701a      	strb	r2, [r3, #0]
	BtTxModuel.TxData[1] = 'T';
 800cc96:	4b46      	ldr	r3, [pc, #280]	; (800cdb0 <M2B_TxService+0xf54>)
 800cc98:	2254      	movs	r2, #84	; 0x54
 800cc9a:	705a      	strb	r2, [r3, #1]
	BtTxModuel.TxData[2] = '>';
 800cc9c:	4b44      	ldr	r3, [pc, #272]	; (800cdb0 <M2B_TxService+0xf54>)
 800cc9e:	223e      	movs	r2, #62	; 0x3e
 800cca0:	709a      	strb	r2, [r3, #2]
	BtTxModuel.TxData[3] = 0x01;/*DATA TYPE:0X0102 SPP0x0101 BLE*/
 800cca2:	4b43      	ldr	r3, [pc, #268]	; (800cdb0 <M2B_TxService+0xf54>)
 800cca4:	2201      	movs	r2, #1
 800cca6:	70da      	strb	r2, [r3, #3]
	
	if(BtGATTCONFlag)
 800cca8:	4b42      	ldr	r3, [pc, #264]	; (800cdb4 <M2B_TxService+0xf58>)
 800ccaa:	781b      	ldrb	r3, [r3, #0]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d003      	beq.n	800ccb8 <M2B_TxService+0xe5c>
		BtTxModuel.TxData[4] = 0x01;
 800ccb0:	4b3f      	ldr	r3, [pc, #252]	; (800cdb0 <M2B_TxService+0xf54>)
 800ccb2:	2201      	movs	r2, #1
 800ccb4:	711a      	strb	r2, [r3, #4]
 800ccb6:	e00a      	b.n	800ccce <M2B_TxService+0xe72>
	else if(BtSPPCONFlag)
 800ccb8:	4b3f      	ldr	r3, [pc, #252]	; (800cdb8 <M2B_TxService+0xf5c>)
 800ccba:	781b      	ldrb	r3, [r3, #0]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d003      	beq.n	800ccc8 <M2B_TxService+0xe6c>
		BtTxModuel.TxData[4] = 0x02;
 800ccc0:	4b3b      	ldr	r3, [pc, #236]	; (800cdb0 <M2B_TxService+0xf54>)
 800ccc2:	2202      	movs	r2, #2
 800ccc4:	711a      	strb	r2, [r3, #4]
 800ccc6:	e002      	b.n	800ccce <M2B_TxService+0xe72>
	else
	{
		BtTxModuel.TxData[4] = 0x02;
 800ccc8:	4b39      	ldr	r3, [pc, #228]	; (800cdb0 <M2B_TxService+0xf54>)
 800ccca:	2202      	movs	r2, #2
 800cccc:	711a      	strb	r2, [r3, #4]
		//printf("\n\n--DATA TYPE ERR--\n\n");
	}
	BtTxModuel.TxData[5] = 0x00;/*length H:0x800x0d*/
 800ccce:	4b38      	ldr	r3, [pc, #224]	; (800cdb0 <M2B_TxService+0xf54>)
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	715a      	strb	r2, [r3, #5]
	BtTxModuel.TxData[6] = length_data+7+3;/*length L*/
 800ccd4:	7ffb      	ldrb	r3, [r7, #31]
 800ccd6:	330a      	adds	r3, #10
 800ccd8:	b2da      	uxtb	r2, r3
 800ccda:	4b35      	ldr	r3, [pc, #212]	; (800cdb0 <M2B_TxService+0xf54>)
 800ccdc:	719a      	strb	r2, [r3, #6]
	BtTxModuel.TxData[7] = 0x80;
 800ccde:	4b34      	ldr	r3, [pc, #208]	; (800cdb0 <M2B_TxService+0xf54>)
 800cce0:	2280      	movs	r2, #128	; 0x80
 800cce2:	71da      	strb	r2, [r3, #7]
	BtTxModuel.TxData[8] = 0x00;
 800cce4:	4b32      	ldr	r3, [pc, #200]	; (800cdb0 <M2B_TxService+0xf54>)
 800cce6:	2200      	movs	r2, #0
 800cce8:	721a      	strb	r2, [r3, #8]
	BtTxModuel.TxData[9] = 0x0d;/*\r*/
 800ccea:	4b31      	ldr	r3, [pc, #196]	; (800cdb0 <M2B_TxService+0xf54>)
 800ccec:	220d      	movs	r2, #13
 800ccee:	725a      	strb	r2, [r3, #9]

	BtTx_Head1 = HEAD_ADDRESS_MCU;
 800ccf0:	4b2f      	ldr	r3, [pc, #188]	; (800cdb0 <M2B_TxService+0xf54>)
 800ccf2:	2255      	movs	r2, #85	; 0x55
 800ccf4:	729a      	strb	r2, [r3, #10]
	BtTx_Head2 = HEAD_ADDRESS_BT;
 800ccf6:	4b2e      	ldr	r3, [pc, #184]	; (800cdb0 <M2B_TxService+0xf54>)
 800ccf8:	22aa      	movs	r2, #170	; 0xaa
 800ccfa:	72da      	strb	r2, [r3, #11]
	BtTx_Length = length_data+7;//+1+10;
 800ccfc:	7ffb      	ldrb	r3, [r7, #31]
 800ccfe:	3307      	adds	r3, #7
 800cd00:	b2da      	uxtb	r2, r3
 800cd02:	4b2b      	ldr	r3, [pc, #172]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd04:	731a      	strb	r2, [r3, #12]
	BtTx_Sequence++;
 800cd06:	4b2a      	ldr	r3, [pc, #168]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd08:	7b5b      	ldrb	r3, [r3, #13]
 800cd0a:	3301      	adds	r3, #1
 800cd0c:	b2da      	uxtb	r2, r3
 800cd0e:	4b28      	ldr	r3, [pc, #160]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd10:	735a      	strb	r2, [r3, #13]
	BtTx_GroupID = pMsg.ID;
 800cd12:	793a      	ldrb	r2, [r7, #4]
 800cd14:	4b26      	ldr	r3, [pc, #152]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd16:	739a      	strb	r2, [r3, #14]
	BtTx_SubID = sub_id;
 800cd18:	4a25      	ldr	r2, [pc, #148]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd1a:	7cfb      	ldrb	r3, [r7, #19]
 800cd1c:	73d3      	strb	r3, [r2, #15]
	BtTxModuel.TxData_Parity = GetCheckData_Xor(&BtTx_Head1,BtTx_Length-1);
 800cd1e:	4b24      	ldr	r3, [pc, #144]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd20:	7b1b      	ldrb	r3, [r3, #12]
 800cd22:	3b01      	subs	r3, #1
 800cd24:	b2db      	uxtb	r3, r3
 800cd26:	4619      	mov	r1, r3
 800cd28:	4824      	ldr	r0, [pc, #144]	; (800cdbc <M2B_TxService+0xf60>)
 800cd2a:	f005 fe72 	bl	8012a12 <GetCheckData_Xor>
 800cd2e:	4603      	mov	r3, r0
 800cd30:	461a      	mov	r2, r3
 800cd32:	4b1f      	ldr	r3, [pc, #124]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd34:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	BtTxModuel.TxData[BtTx_Length+10-1] = BtTxModuel.TxData_Parity;
 800cd38:	4b1d      	ldr	r3, [pc, #116]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd3a:	7b1b      	ldrb	r3, [r3, #12]
 800cd3c:	3309      	adds	r3, #9
 800cd3e:	4a1c      	ldr	r2, [pc, #112]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd40:	f892 1065 	ldrb.w	r1, [r2, #101]	; 0x65
 800cd44:	4a1a      	ldr	r2, [pc, #104]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd46:	54d1      	strb	r1, [r2, r3]
	BtTxModuel.TxData[BtTx_Length+10] = 0x0d;/*\r*/
 800cd48:	4b19      	ldr	r3, [pc, #100]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd4a:	7b1b      	ldrb	r3, [r3, #12]
 800cd4c:	330a      	adds	r3, #10
 800cd4e:	4a18      	ldr	r2, [pc, #96]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd50:	210d      	movs	r1, #13
 800cd52:	54d1      	strb	r1, [r2, r3]
	UartTxData(Uart_CONNECT, BtTxModuel.TxData, BtTx_Length+1+10);
 800cd54:	4b1a      	ldr	r3, [pc, #104]	; (800cdc0 <M2B_TxService+0xf64>)
 800cd56:	7818      	ldrb	r0, [r3, #0]
 800cd58:	4b15      	ldr	r3, [pc, #84]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd5a:	7b1b      	ldrb	r3, [r3, #12]
 800cd5c:	b29b      	uxth	r3, r3
 800cd5e:	330b      	adds	r3, #11
 800cd60:	b29b      	uxth	r3, r3
 800cd62:	461a      	mov	r2, r3
 800cd64:	4912      	ldr	r1, [pc, #72]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd66:	f005 fd30 	bl	80127ca <UartTxData>
	
	Printf("Tx data : ");
	for(i = 0;i<BtTx_Length+1+10;i++)
 800cd6a:	2300      	movs	r3, #0
 800cd6c:	77bb      	strb	r3, [r7, #30]
 800cd6e:	e002      	b.n	800cd76 <M2B_TxService+0xf1a>
 800cd70:	7fbb      	ldrb	r3, [r7, #30]
 800cd72:	3301      	adds	r3, #1
 800cd74:	77bb      	strb	r3, [r7, #30]
 800cd76:	7fba      	ldrb	r2, [r7, #30]
 800cd78:	4b0d      	ldr	r3, [pc, #52]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd7a:	7b1b      	ldrb	r3, [r3, #12]
 800cd7c:	330b      	adds	r3, #11
 800cd7e:	429a      	cmp	r2, r3
 800cd80:	dbf6      	blt.n	800cd70 <M2B_TxService+0xf14>
	Printf(" %x",BtTxModuel.TxData[i]);
	
	BtTxModuel.Check_Ack=1;
 800cd82:	4b0b      	ldr	r3, [pc, #44]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd84:	2201      	movs	r2, #1
 800cd86:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
	BtTxModuel.Check_ResendCounte=0;
 800cd8a:	4b09      	ldr	r3, [pc, #36]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
	BtTxModuel.Check_ResendTimer=0;
 800cd92:	4b07      	ldr	r3, [pc, #28]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd94:	2200      	movs	r2, #0
 800cd96:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
	BtTxModuel.Check_Busy=1;
 800cd9a:	4b05      	ldr	r3, [pc, #20]	; (800cdb0 <M2B_TxService+0xf54>)
 800cd9c:	2201      	movs	r2, #1
 800cd9e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 800cda2:	e000      	b.n	800cda6 <M2B_TxService+0xf4a>
		return;
 800cda4:	bf00      	nop
}
 800cda6:	3724      	adds	r7, #36	; 0x24
 800cda8:	46bd      	mov	sp, r7
 800cdaa:	bd90      	pop	{r4, r7, pc}
 800cdac:	2000525c 	.word	0x2000525c
 800cdb0:	200051d8 	.word	0x200051d8
 800cdb4:	2000508c 	.word	0x2000508c
 800cdb8:	2000509f 	.word	0x2000509f
 800cdbc:	200051e2 	.word	0x200051e2
 800cdc0:	20004a58 	.word	0x20004a58

0800cdc4 <TASK_Bt_Pro>:
**  Created on	: 20190402
**  Description	:
**  Return		: 
********************************************************************************/
void TASK_Bt_Pro(void)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	af00      	add	r7, sp, #0
#if 1
	if(/*Get_OsStartOk==OFF||*/Get_SysPower_Flag==OFF)  
 800cdc8:	4b31      	ldr	r3, [pc, #196]	; (800ce90 <TASK_Bt_Pro+0xcc>)
 800cdca:	795b      	ldrb	r3, [r3, #5]
 800cdcc:	f003 0308 	and.w	r3, r3, #8
 800cdd0:	b2db      	uxtb	r3, r3
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d059      	beq.n	800ce8a <TASK_Bt_Pro+0xc6>
	{
		return;
	}
	if(BtTxModuel.Check_Ack)
 800cdd6:	4b2f      	ldr	r3, [pc, #188]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800cdd8:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d04c      	beq.n	800ce7a <TASK_Bt_Pro+0xb6>
	{
		BtTxModuel.Check_ResendTimer++;
 800cde0:	4b2c      	ldr	r3, [pc, #176]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800cde2:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 800cde6:	3301      	adds	r3, #1
 800cde8:	b2da      	uxtb	r2, r3
 800cdea:	4b2a      	ldr	r3, [pc, #168]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800cdec:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
		if(((BtTxModuel.Check_ResendTimer==T200MS_8)&&(Uart_CONNECT == SCH_Uart_PC))
 800cdf0:	4b28      	ldr	r3, [pc, #160]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800cdf2:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 800cdf6:	2b19      	cmp	r3, #25
 800cdf8:	d103      	bne.n	800ce02 <TASK_Bt_Pro+0x3e>
 800cdfa:	4b27      	ldr	r3, [pc, #156]	; (800ce98 <TASK_Bt_Pro+0xd4>)
 800cdfc:	781b      	ldrb	r3, [r3, #0]
 800cdfe:	2b01      	cmp	r3, #1
 800ce00:	d011      	beq.n	800ce26 <TASK_Bt_Pro+0x62>
			||((BtTxModuel.Check_ResendTimer==T200MS_8)&&(Uart_CONNECT == SCH_Uart_PC1))
 800ce02:	4b24      	ldr	r3, [pc, #144]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800ce04:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 800ce08:	2b19      	cmp	r3, #25
 800ce0a:	d103      	bne.n	800ce14 <TASK_Bt_Pro+0x50>
 800ce0c:	4b22      	ldr	r3, [pc, #136]	; (800ce98 <TASK_Bt_Pro+0xd4>)
 800ce0e:	781b      	ldrb	r3, [r3, #0]
 800ce10:	2b02      	cmp	r3, #2
 800ce12:	d008      	beq.n	800ce26 <TASK_Bt_Pro+0x62>
			||((BtTxModuel.Check_ResendTimer==T2S_8)&&(Uart_CONNECT == SCH_Uart_BT)))
 800ce14:	4b1f      	ldr	r3, [pc, #124]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800ce16:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 800ce1a:	2bfa      	cmp	r3, #250	; 0xfa
 800ce1c:	d136      	bne.n	800ce8c <TASK_Bt_Pro+0xc8>
 800ce1e:	4b1e      	ldr	r3, [pc, #120]	; (800ce98 <TASK_Bt_Pro+0xd4>)
 800ce20:	781b      	ldrb	r3, [r3, #0]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d132      	bne.n	800ce8c <TASK_Bt_Pro+0xc8>
		{  	
			BtTxModuel.Check_ResendTimer=0;
 800ce26:	4b1b      	ldr	r3, [pc, #108]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800ce28:	2200      	movs	r2, #0
 800ce2a:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
			if(++BtTxModuel.Check_ResendCounte<3)
 800ce2e:	4b19      	ldr	r3, [pc, #100]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800ce30:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 800ce34:	3301      	adds	r3, #1
 800ce36:	b2da      	uxtb	r2, r3
 800ce38:	4b16      	ldr	r3, [pc, #88]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800ce3a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
 800ce3e:	4b15      	ldr	r3, [pc, #84]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800ce40:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 800ce44:	2b02      	cmp	r3, #2
 800ce46:	d80b      	bhi.n	800ce60 <TASK_Bt_Pro+0x9c>
			{
				 UartTxData(Uart_CONNECT, BtTxModuel.TxData, BtTx_Length+11);
 800ce48:	4b13      	ldr	r3, [pc, #76]	; (800ce98 <TASK_Bt_Pro+0xd4>)
 800ce4a:	7818      	ldrb	r0, [r3, #0]
 800ce4c:	4b11      	ldr	r3, [pc, #68]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800ce4e:	7b1b      	ldrb	r3, [r3, #12]
 800ce50:	b29b      	uxth	r3, r3
 800ce52:	330b      	adds	r3, #11
 800ce54:	b29b      	uxth	r3, r3
 800ce56:	461a      	mov	r2, r3
 800ce58:	490e      	ldr	r1, [pc, #56]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800ce5a:	f005 fcb6 	bl	80127ca <UartTxData>
 800ce5e:	e015      	b.n	800ce8c <TASK_Bt_Pro+0xc8>
			}
			else
			{
				BtTxModuel.Check_ResendCounte=0;
 800ce60:	4b0c      	ldr	r3, [pc, #48]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800ce62:	2200      	movs	r2, #0
 800ce64:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
				BtTxModuel.Check_Busy=0;
 800ce68:	4b0a      	ldr	r3, [pc, #40]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				BtTxModuel.Check_Ack=0;
 800ce70:	4b08      	ldr	r3, [pc, #32]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800ce72:	2200      	movs	r2, #0
 800ce74:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 800ce78:	e008      	b.n	800ce8c <TASK_Bt_Pro+0xc8>
			}
		}
	}
	else if(!BtTxModuel.Check_Busy)
 800ce7a:	4b06      	ldr	r3, [pc, #24]	; (800ce94 <TASK_Bt_Pro+0xd0>)
 800ce7c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d103      	bne.n	800ce8c <TASK_Bt_Pro+0xc8>
	{
		M2B_TxService();
 800ce84:	f7fe ffea 	bl	800be5c <M2B_TxService>
 800ce88:	e000      	b.n	800ce8c <TASK_Bt_Pro+0xc8>
		return;
 800ce8a:	bf00      	nop
	}
 #endif
}
 800ce8c:	bd80      	pop	{r7, pc}
 800ce8e:	bf00      	nop
 800ce90:	200067e0 	.word	0x200067e0
 800ce94:	200051d8 	.word	0x200051d8
 800ce98:	20004a58 	.word	0x20004a58

0800ce9c <Get_Uart_Choose>:
Uart_T Uart_CONNECT = SCH_Uart_BT;
Uart_T Uart_OTHER   = SCH_Uart_PC;
Uart_T Uart_OTHER1  = SCH_Uart_PC1;
///===================================================================================
SCH_BOOL Get_Uart_Choose(SCH_U32 DATA)
{
 800ce9c:	b580      	push	{r7, lr}
 800ce9e:	b084      	sub	sp, #16
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	6078      	str	r0, [r7, #4]
	SCH_U32 UART_Data;
	Flash_Quick_RD(FLASH_DATA_UART, &UART_Data);
 800cea4:	f107 030c 	add.w	r3, r7, #12
 800cea8:	4619      	mov	r1, r3
 800ceaa:	2001      	movs	r0, #1
 800ceac:	f005 fa52 	bl	8012354 <Flash_Quick_RD>
	return (UART_Data == DATA) ? TRUE : FALSE;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	687a      	ldr	r2, [r7, #4]
 800ceb4:	429a      	cmp	r2, r3
 800ceb6:	bf0c      	ite	eq
 800ceb8:	2301      	moveq	r3, #1
 800ceba:	2300      	movne	r3, #0
 800cebc:	b2db      	uxtb	r3, r3
}
 800cebe:	4618      	mov	r0, r3
 800cec0:	3710      	adds	r7, #16
 800cec2:	46bd      	mov	sp, r7
 800cec4:	bd80      	pop	{r7, pc}
	...

0800cec8 <Check_Uart>:
void Set_Uart_Choose(SCH_U32 DATA)
{
	Flash_Quick_WR(FLASH_DATA_UART, DATA);
}
void Check_Uart(void)
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	af00      	add	r7, sp, #0
	if(Get_Uart_Choose(UART_CHOOSE_PC))
 800cecc:	4810      	ldr	r0, [pc, #64]	; (800cf10 <Check_Uart+0x48>)
 800cece:	f7ff ffe5 	bl	800ce9c <Get_Uart_Choose>
 800ced2:	4603      	mov	r3, r0
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d009      	beq.n	800ceec <Check_Uart+0x24>
	{
		Uart_CONNECT = SCH_Uart_PC;
 800ced8:	4b0e      	ldr	r3, [pc, #56]	; (800cf14 <Check_Uart+0x4c>)
 800ceda:	2201      	movs	r2, #1
 800cedc:	701a      	strb	r2, [r3, #0]
		Uart_OTHER   = SCH_Uart_BT;
 800cede:	4b0e      	ldr	r3, [pc, #56]	; (800cf18 <Check_Uart+0x50>)
 800cee0:	2200      	movs	r2, #0
 800cee2:	701a      	strb	r2, [r3, #0]
		Uart_OTHER1  = SCH_Uart_PC1;
 800cee4:	4b0d      	ldr	r3, [pc, #52]	; (800cf1c <Check_Uart+0x54>)
 800cee6:	2202      	movs	r2, #2
 800cee8:	701a      	strb	r2, [r3, #0]
	{
		Uart_CONNECT = SCH_Uart_PC1;
		Uart_OTHER   = SCH_Uart_BT;
		Uart_OTHER1  = SCH_Uart_PC;
	}
}
 800ceea:	e00e      	b.n	800cf0a <Check_Uart+0x42>
	else if(Get_Uart_Choose(UART_CHOOSE_PC1))
 800ceec:	480c      	ldr	r0, [pc, #48]	; (800cf20 <Check_Uart+0x58>)
 800ceee:	f7ff ffd5 	bl	800ce9c <Get_Uart_Choose>
 800cef2:	4603      	mov	r3, r0
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d008      	beq.n	800cf0a <Check_Uart+0x42>
		Uart_CONNECT = SCH_Uart_PC1;
 800cef8:	4b06      	ldr	r3, [pc, #24]	; (800cf14 <Check_Uart+0x4c>)
 800cefa:	2202      	movs	r2, #2
 800cefc:	701a      	strb	r2, [r3, #0]
		Uart_OTHER   = SCH_Uart_BT;
 800cefe:	4b06      	ldr	r3, [pc, #24]	; (800cf18 <Check_Uart+0x50>)
 800cf00:	2200      	movs	r2, #0
 800cf02:	701a      	strb	r2, [r3, #0]
		Uart_OTHER1  = SCH_Uart_PC;
 800cf04:	4b05      	ldr	r3, [pc, #20]	; (800cf1c <Check_Uart+0x54>)
 800cf06:	2201      	movs	r2, #1
 800cf08:	701a      	strb	r2, [r3, #0]
}
 800cf0a:	bf00      	nop
 800cf0c:	bd80      	pop	{r7, pc}
 800cf0e:	bf00      	nop
 800cf10:	aaaa5555 	.word	0xaaaa5555
 800cf14:	20004a58 	.word	0x20004a58
 800cf18:	200000e4 	.word	0x200000e4
 800cf1c:	200000e5 	.word	0x200000e5
 800cf20:	aa55aa55 	.word	0xaa55aa55

0800cf24 <default_download_IC_1>:
 800cf24:	b580      	push	{r7, lr}
 800cf26:	af00      	add	r7, sp, #0
 800cf28:	4bdd      	ldr	r3, [pc, #884]	; (800d2a0 <default_download_IC_1+0x37c>)
 800cf2a:	2202      	movs	r2, #2
 800cf2c:	f64f 0190 	movw	r1, #63632	; 0xf890
 800cf30:	2000      	movs	r0, #0
 800cf32:	f000 fe75 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800cf36:	4bdb      	ldr	r3, [pc, #876]	; (800d2a4 <default_download_IC_1+0x380>)
 800cf38:	2202      	movs	r2, #2
 800cf3a:	f64f 0190 	movw	r1, #63632	; 0xf890
 800cf3e:	2000      	movs	r0, #0
 800cf40:	f000 fe6e 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800cf44:	4ad8      	ldr	r2, [pc, #864]	; (800d2a8 <default_download_IC_1+0x384>)
 800cf46:	2102      	movs	r1, #2
 800cf48:	2000      	movs	r0, #0
 800cf4a:	f000 fe9c 	bl	800dc86 <SIGMA_WRITE_DELAY>
 800cf4e:	4bd7      	ldr	r3, [pc, #860]	; (800d2ac <default_download_IC_1+0x388>)
 800cf50:	2202      	movs	r2, #2
 800cf52:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 800cf56:	2000      	movs	r0, #0
 800cf58:	f000 fe62 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800cf5c:	4bd4      	ldr	r3, [pc, #848]	; (800d2b0 <default_download_IC_1+0x38c>)
 800cf5e:	2202      	movs	r2, #2
 800cf60:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 800cf64:	2000      	movs	r0, #0
 800cf66:	f000 fe5b 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800cf6a:	4ad2      	ldr	r2, [pc, #840]	; (800d2b4 <default_download_IC_1+0x390>)
 800cf6c:	2102      	movs	r1, #2
 800cf6e:	2000      	movs	r0, #0
 800cf70:	f000 fe89 	bl	800dc86 <SIGMA_WRITE_DELAY>
 800cf74:	4bd0      	ldr	r3, [pc, #832]	; (800d2b8 <default_download_IC_1+0x394>)
 800cf76:	2202      	movs	r2, #2
 800cf78:	f24f 4103 	movw	r1, #62467	; 0xf403
 800cf7c:	2000      	movs	r0, #0
 800cf7e:	f000 fe4f 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800cf82:	4bce      	ldr	r3, [pc, #824]	; (800d2bc <default_download_IC_1+0x398>)
 800cf84:	2202      	movs	r2, #2
 800cf86:	f24f 4103 	movw	r1, #62467	; 0xf403
 800cf8a:	2000      	movs	r0, #0
 800cf8c:	f000 fe48 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800cf90:	4bcb      	ldr	r3, [pc, #812]	; (800d2c0 <default_download_IC_1+0x39c>)
 800cf92:	2202      	movs	r2, #2
 800cf94:	f24f 0103 	movw	r1, #61443	; 0xf003
 800cf98:	2000      	movs	r0, #0
 800cf9a:	f000 fe41 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800cf9e:	4bc9      	ldr	r3, [pc, #804]	; (800d2c4 <default_download_IC_1+0x3a0>)
 800cfa0:	2202      	movs	r2, #2
 800cfa2:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800cfa6:	2000      	movs	r0, #0
 800cfa8:	f000 fe3a 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800cfac:	4bc6      	ldr	r3, [pc, #792]	; (800d2c8 <default_download_IC_1+0x3a4>)
 800cfae:	2202      	movs	r2, #2
 800cfb0:	f24f 0101 	movw	r1, #61441	; 0xf001
 800cfb4:	2000      	movs	r0, #0
 800cfb6:	f000 fe33 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800cfba:	4bc4      	ldr	r3, [pc, #784]	; (800d2cc <default_download_IC_1+0x3a8>)
 800cfbc:	2202      	movs	r2, #2
 800cfbe:	f24f 0102 	movw	r1, #61442	; 0xf002
 800cfc2:	2000      	movs	r0, #0
 800cfc4:	f000 fe2c 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800cfc8:	4bc1      	ldr	r3, [pc, #772]	; (800d2d0 <default_download_IC_1+0x3ac>)
 800cfca:	2202      	movs	r2, #2
 800cfcc:	f24f 0105 	movw	r1, #61445	; 0xf005
 800cfd0:	2000      	movs	r0, #0
 800cfd2:	f000 fe25 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800cfd6:	4bbf      	ldr	r3, [pc, #764]	; (800d2d4 <default_download_IC_1+0x3b0>)
 800cfd8:	2202      	movs	r2, #2
 800cfda:	f24f 0103 	movw	r1, #61443	; 0xf003
 800cfde:	2000      	movs	r0, #0
 800cfe0:	f000 fe1e 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800cfe4:	4abc      	ldr	r2, [pc, #752]	; (800d2d8 <default_download_IC_1+0x3b4>)
 800cfe6:	2102      	movs	r1, #2
 800cfe8:	2000      	movs	r0, #0
 800cfea:	f000 fe4c 	bl	800dc86 <SIGMA_WRITE_DELAY>
 800cfee:	4bbb      	ldr	r3, [pc, #748]	; (800d2dc <default_download_IC_1+0x3b8>)
 800cff0:	2202      	movs	r2, #2
 800cff2:	f24f 0150 	movw	r1, #61520	; 0xf050
 800cff6:	2000      	movs	r0, #0
 800cff8:	f000 fe12 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800cffc:	4bb8      	ldr	r3, [pc, #736]	; (800d2e0 <default_download_IC_1+0x3bc>)
 800cffe:	2202      	movs	r2, #2
 800d000:	f24f 0151 	movw	r1, #61521	; 0xf051
 800d004:	2000      	movs	r0, #0
 800d006:	f000 fe0b 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d00a:	4bb6      	ldr	r3, [pc, #728]	; (800d2e4 <default_download_IC_1+0x3c0>)
 800d00c:	2202      	movs	r2, #2
 800d00e:	f44f 4171 	mov.w	r1, #61696	; 0xf100
 800d012:	2000      	movs	r0, #0
 800d014:	f000 fe04 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d018:	4bb3      	ldr	r3, [pc, #716]	; (800d2e8 <default_download_IC_1+0x3c4>)
 800d01a:	2202      	movs	r2, #2
 800d01c:	f24f 1140 	movw	r1, #61760	; 0xf140
 800d020:	2000      	movs	r0, #0
 800d022:	f000 fdfd 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d026:	4bb1      	ldr	r3, [pc, #708]	; (800d2ec <default_download_IC_1+0x3c8>)
 800d028:	2202      	movs	r2, #2
 800d02a:	f24f 1180 	movw	r1, #61824	; 0xf180
 800d02e:	2000      	movs	r0, #0
 800d030:	f000 fdf6 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d034:	4bae      	ldr	r3, [pc, #696]	; (800d2f0 <default_download_IC_1+0x3cc>)
 800d036:	2202      	movs	r2, #2
 800d038:	f24f 1181 	movw	r1, #61825	; 0xf181
 800d03c:	2000      	movs	r0, #0
 800d03e:	f000 fdef 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d042:	4bac      	ldr	r3, [pc, #688]	; (800d2f4 <default_download_IC_1+0x3d0>)
 800d044:	2202      	movs	r2, #2
 800d046:	f24f 1182 	movw	r1, #61826	; 0xf182
 800d04a:	2000      	movs	r0, #0
 800d04c:	f000 fde8 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d050:	4ba9      	ldr	r3, [pc, #676]	; (800d2f8 <default_download_IC_1+0x3d4>)
 800d052:	2202      	movs	r2, #2
 800d054:	f24f 1183 	movw	r1, #61827	; 0xf183
 800d058:	2000      	movs	r0, #0
 800d05a:	f000 fde1 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d05e:	4ba7      	ldr	r3, [pc, #668]	; (800d2fc <default_download_IC_1+0x3d8>)
 800d060:	2202      	movs	r2, #2
 800d062:	f24f 1184 	movw	r1, #61828	; 0xf184
 800d066:	2000      	movs	r0, #0
 800d068:	f000 fdda 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d06c:	4ba4      	ldr	r3, [pc, #656]	; (800d300 <default_download_IC_1+0x3dc>)
 800d06e:	2202      	movs	r2, #2
 800d070:	f24f 1185 	movw	r1, #61829	; 0xf185
 800d074:	2000      	movs	r0, #0
 800d076:	f000 fdd3 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d07a:	4ba2      	ldr	r3, [pc, #648]	; (800d304 <default_download_IC_1+0x3e0>)
 800d07c:	2202      	movs	r2, #2
 800d07e:	f24f 1186 	movw	r1, #61830	; 0xf186
 800d082:	2000      	movs	r0, #0
 800d084:	f000 fdcc 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d088:	4b9f      	ldr	r3, [pc, #636]	; (800d308 <default_download_IC_1+0x3e4>)
 800d08a:	2202      	movs	r2, #2
 800d08c:	f24f 1187 	movw	r1, #61831	; 0xf187
 800d090:	2000      	movs	r0, #0
 800d092:	f000 fdc5 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d096:	4b9d      	ldr	r3, [pc, #628]	; (800d30c <default_download_IC_1+0x3e8>)
 800d098:	2202      	movs	r2, #2
 800d09a:	f24f 1188 	movw	r1, #61832	; 0xf188
 800d09e:	2000      	movs	r0, #0
 800d0a0:	f000 fdbe 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d0a4:	4b9a      	ldr	r3, [pc, #616]	; (800d310 <default_download_IC_1+0x3ec>)
 800d0a6:	2202      	movs	r2, #2
 800d0a8:	f24f 1189 	movw	r1, #61833	; 0xf189
 800d0ac:	2000      	movs	r0, #0
 800d0ae:	f000 fdb7 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d0b2:	4b98      	ldr	r3, [pc, #608]	; (800d314 <default_download_IC_1+0x3f0>)
 800d0b4:	2202      	movs	r2, #2
 800d0b6:	f24f 118a 	movw	r1, #61834	; 0xf18a
 800d0ba:	2000      	movs	r0, #0
 800d0bc:	f000 fdb0 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d0c0:	4b95      	ldr	r3, [pc, #596]	; (800d318 <default_download_IC_1+0x3f4>)
 800d0c2:	2202      	movs	r2, #2
 800d0c4:	f24f 118b 	movw	r1, #61835	; 0xf18b
 800d0c8:	2000      	movs	r0, #0
 800d0ca:	f000 fda9 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d0ce:	4b93      	ldr	r3, [pc, #588]	; (800d31c <default_download_IC_1+0x3f8>)
 800d0d0:	2202      	movs	r2, #2
 800d0d2:	f24f 118c 	movw	r1, #61836	; 0xf18c
 800d0d6:	2000      	movs	r0, #0
 800d0d8:	f000 fda2 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d0dc:	4b90      	ldr	r3, [pc, #576]	; (800d320 <default_download_IC_1+0x3fc>)
 800d0de:	2202      	movs	r2, #2
 800d0e0:	f24f 118d 	movw	r1, #61837	; 0xf18d
 800d0e4:	2000      	movs	r0, #0
 800d0e6:	f000 fd9b 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d0ea:	4b8e      	ldr	r3, [pc, #568]	; (800d324 <default_download_IC_1+0x400>)
 800d0ec:	2202      	movs	r2, #2
 800d0ee:	f24f 118e 	movw	r1, #61838	; 0xf18e
 800d0f2:	2000      	movs	r0, #0
 800d0f4:	f000 fd94 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d0f8:	4b8b      	ldr	r3, [pc, #556]	; (800d328 <default_download_IC_1+0x404>)
 800d0fa:	2202      	movs	r2, #2
 800d0fc:	f24f 118f 	movw	r1, #61839	; 0xf18f
 800d100:	2000      	movs	r0, #0
 800d102:	f000 fd8d 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d106:	4b89      	ldr	r3, [pc, #548]	; (800d32c <default_download_IC_1+0x408>)
 800d108:	2202      	movs	r2, #2
 800d10a:	f24f 1190 	movw	r1, #61840	; 0xf190
 800d10e:	2000      	movs	r0, #0
 800d110:	f000 fd86 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d114:	4b86      	ldr	r3, [pc, #536]	; (800d330 <default_download_IC_1+0x40c>)
 800d116:	2202      	movs	r2, #2
 800d118:	f24f 1191 	movw	r1, #61841	; 0xf191
 800d11c:	2000      	movs	r0, #0
 800d11e:	f000 fd7f 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d122:	4b84      	ldr	r3, [pc, #528]	; (800d334 <default_download_IC_1+0x410>)
 800d124:	2202      	movs	r2, #2
 800d126:	f24f 1192 	movw	r1, #61842	; 0xf192
 800d12a:	2000      	movs	r0, #0
 800d12c:	f000 fd78 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d130:	4b81      	ldr	r3, [pc, #516]	; (800d338 <default_download_IC_1+0x414>)
 800d132:	2202      	movs	r2, #2
 800d134:	f24f 1193 	movw	r1, #61843	; 0xf193
 800d138:	2000      	movs	r0, #0
 800d13a:	f000 fd71 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d13e:	4b7f      	ldr	r3, [pc, #508]	; (800d33c <default_download_IC_1+0x418>)
 800d140:	2202      	movs	r2, #2
 800d142:	f24f 1194 	movw	r1, #61844	; 0xf194
 800d146:	2000      	movs	r0, #0
 800d148:	f000 fd6a 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d14c:	4b7c      	ldr	r3, [pc, #496]	; (800d340 <default_download_IC_1+0x41c>)
 800d14e:	2202      	movs	r2, #2
 800d150:	f24f 1195 	movw	r1, #61845	; 0xf195
 800d154:	2000      	movs	r0, #0
 800d156:	f000 fd63 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d15a:	4b7a      	ldr	r3, [pc, #488]	; (800d344 <default_download_IC_1+0x420>)
 800d15c:	2202      	movs	r2, #2
 800d15e:	f24f 1196 	movw	r1, #61846	; 0xf196
 800d162:	2000      	movs	r0, #0
 800d164:	f000 fd5c 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d168:	4b77      	ldr	r3, [pc, #476]	; (800d348 <default_download_IC_1+0x424>)
 800d16a:	2202      	movs	r2, #2
 800d16c:	f24f 1197 	movw	r1, #61847	; 0xf197
 800d170:	2000      	movs	r0, #0
 800d172:	f000 fd55 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d176:	4b75      	ldr	r3, [pc, #468]	; (800d34c <default_download_IC_1+0x428>)
 800d178:	2202      	movs	r2, #2
 800d17a:	f24f 11c0 	movw	r1, #61888	; 0xf1c0
 800d17e:	2000      	movs	r0, #0
 800d180:	f000 fd4e 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d184:	4b72      	ldr	r3, [pc, #456]	; (800d350 <default_download_IC_1+0x42c>)
 800d186:	2202      	movs	r2, #2
 800d188:	f44f 4172 	mov.w	r1, #61952	; 0xf200
 800d18c:	2000      	movs	r0, #0
 800d18e:	f000 fd47 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d192:	4b70      	ldr	r3, [pc, #448]	; (800d354 <default_download_IC_1+0x430>)
 800d194:	2202      	movs	r2, #2
 800d196:	f24f 2104 	movw	r1, #61956	; 0xf204
 800d19a:	2000      	movs	r0, #0
 800d19c:	f000 fd40 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d1a0:	4b6d      	ldr	r3, [pc, #436]	; (800d358 <default_download_IC_1+0x434>)
 800d1a2:	2202      	movs	r2, #2
 800d1a4:	f24f 2108 	movw	r1, #61960	; 0xf208
 800d1a8:	2000      	movs	r0, #0
 800d1aa:	f000 fd39 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d1ae:	4b6b      	ldr	r3, [pc, #428]	; (800d35c <default_download_IC_1+0x438>)
 800d1b0:	2202      	movs	r2, #2
 800d1b2:	f24f 210c 	movw	r1, #61964	; 0xf20c
 800d1b6:	2000      	movs	r0, #0
 800d1b8:	f000 fd32 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d1bc:	4b68      	ldr	r3, [pc, #416]	; (800d360 <default_download_IC_1+0x43c>)
 800d1be:	2202      	movs	r2, #2
 800d1c0:	f24f 2110 	movw	r1, #61968	; 0xf210
 800d1c4:	2000      	movs	r0, #0
 800d1c6:	f000 fd2b 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d1ca:	4b66      	ldr	r3, [pc, #408]	; (800d364 <default_download_IC_1+0x440>)
 800d1cc:	2202      	movs	r2, #2
 800d1ce:	f24f 2114 	movw	r1, #61972	; 0xf214
 800d1d2:	2000      	movs	r0, #0
 800d1d4:	f000 fd24 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d1d8:	4b63      	ldr	r3, [pc, #396]	; (800d368 <default_download_IC_1+0x444>)
 800d1da:	2202      	movs	r2, #2
 800d1dc:	f24f 2118 	movw	r1, #61976	; 0xf218
 800d1e0:	2000      	movs	r0, #0
 800d1e2:	f000 fd1d 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d1e6:	4b61      	ldr	r3, [pc, #388]	; (800d36c <default_download_IC_1+0x448>)
 800d1e8:	2202      	movs	r2, #2
 800d1ea:	f24f 211c 	movw	r1, #61980	; 0xf21c
 800d1ee:	2000      	movs	r0, #0
 800d1f0:	f000 fd16 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d1f4:	4b5e      	ldr	r3, [pc, #376]	; (800d370 <default_download_IC_1+0x44c>)
 800d1f6:	2202      	movs	r2, #2
 800d1f8:	f24f 6104 	movw	r1, #62980	; 0xf604
 800d1fc:	2000      	movs	r0, #0
 800d1fe:	f000 fd0f 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d202:	4b5c      	ldr	r3, [pc, #368]	; (800d374 <default_download_IC_1+0x450>)
 800d204:	2202      	movs	r2, #2
 800d206:	f24f 6190 	movw	r1, #63120	; 0xf690
 800d20a:	2000      	movs	r0, #0
 800d20c:	f000 fd08 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d210:	4b59      	ldr	r3, [pc, #356]	; (800d378 <default_download_IC_1+0x454>)
 800d212:	f242 62bc 	movw	r2, #9916	; 0x26bc
 800d216:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800d21a:	2000      	movs	r0, #0
 800d21c:	f000 fd00 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d220:	4b56      	ldr	r3, [pc, #344]	; (800d37c <default_download_IC_1+0x458>)
 800d222:	f642 4234 	movw	r2, #11316	; 0x2c34
 800d226:	2100      	movs	r1, #0
 800d228:	2000      	movs	r0, #0
 800d22a:	f000 fcf9 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d22e:	4b54      	ldr	r3, [pc, #336]	; (800d380 <default_download_IC_1+0x45c>)
 800d230:	f248 12a0 	movw	r2, #33184	; 0x81a0
 800d234:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800d238:	2000      	movs	r0, #0
 800d23a:	f000 fcf1 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d23e:	4b51      	ldr	r3, [pc, #324]	; (800d384 <default_download_IC_1+0x460>)
 800d240:	2202      	movs	r2, #2
 800d242:	f24f 4103 	movw	r1, #62467	; 0xf403
 800d246:	2000      	movs	r0, #0
 800d248:	f000 fcea 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d24c:	4b4e      	ldr	r3, [pc, #312]	; (800d388 <default_download_IC_1+0x464>)
 800d24e:	2202      	movs	r2, #2
 800d250:	f24f 4104 	movw	r1, #62468	; 0xf404
 800d254:	2000      	movs	r0, #0
 800d256:	f000 fce3 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d25a:	4b4c      	ldr	r3, [pc, #304]	; (800d38c <default_download_IC_1+0x468>)
 800d25c:	2202      	movs	r2, #2
 800d25e:	f24f 4101 	movw	r1, #62465	; 0xf401
 800d262:	2000      	movs	r0, #0
 800d264:	f000 fcdc 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d268:	4b49      	ldr	r3, [pc, #292]	; (800d390 <default_download_IC_1+0x46c>)
 800d26a:	2202      	movs	r2, #2
 800d26c:	f24f 4102 	movw	r1, #62466	; 0xf402
 800d270:	2000      	movs	r0, #0
 800d272:	f000 fcd5 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d276:	4b47      	ldr	r3, [pc, #284]	; (800d394 <default_download_IC_1+0x470>)
 800d278:	2202      	movs	r2, #2
 800d27a:	f24f 4102 	movw	r1, #62466	; 0xf402
 800d27e:	2000      	movs	r0, #0
 800d280:	f000 fcce 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d284:	4a44      	ldr	r2, [pc, #272]	; (800d398 <default_download_IC_1+0x474>)
 800d286:	2102      	movs	r1, #2
 800d288:	2000      	movs	r0, #0
 800d28a:	f000 fcfc 	bl	800dc86 <SIGMA_WRITE_DELAY>
 800d28e:	4b43      	ldr	r3, [pc, #268]	; (800d39c <default_download_IC_1+0x478>)
 800d290:	2202      	movs	r2, #2
 800d292:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 800d296:	2000      	movs	r0, #0
 800d298:	f000 fcc2 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
 800d29c:	bf00      	nop
 800d29e:	bd80      	pop	{r7, pc}
 800d2a0:	08023f48 	.word	0x08023f48
 800d2a4:	08023f4c 	.word	0x08023f4c
 800d2a8:	08023f50 	.word	0x08023f50
 800d2ac:	08023f54 	.word	0x08023f54
 800d2b0:	08023f58 	.word	0x08023f58
 800d2b4:	08023f5c 	.word	0x08023f5c
 800d2b8:	08023f60 	.word	0x08023f60
 800d2bc:	08023f64 	.word	0x08023f64
 800d2c0:	08023f68 	.word	0x08023f68
 800d2c4:	08023f6c 	.word	0x08023f6c
 800d2c8:	08023f70 	.word	0x08023f70
 800d2cc:	08023f74 	.word	0x08023f74
 800d2d0:	08023f78 	.word	0x08023f78
 800d2d4:	08023f7c 	.word	0x08023f7c
 800d2d8:	08023f80 	.word	0x08023f80
 800d2dc:	08023f84 	.word	0x08023f84
 800d2e0:	08023f88 	.word	0x08023f88
 800d2e4:	08023f8c 	.word	0x08023f8c
 800d2e8:	08023f90 	.word	0x08023f90
 800d2ec:	08023f94 	.word	0x08023f94
 800d2f0:	08023f98 	.word	0x08023f98
 800d2f4:	08023f9c 	.word	0x08023f9c
 800d2f8:	08023fa0 	.word	0x08023fa0
 800d2fc:	08023fa4 	.word	0x08023fa4
 800d300:	08023fa8 	.word	0x08023fa8
 800d304:	08023fac 	.word	0x08023fac
 800d308:	08023fb0 	.word	0x08023fb0
 800d30c:	08023fb4 	.word	0x08023fb4
 800d310:	08023fb8 	.word	0x08023fb8
 800d314:	08023fbc 	.word	0x08023fbc
 800d318:	08023fc0 	.word	0x08023fc0
 800d31c:	08023fc4 	.word	0x08023fc4
 800d320:	08023fc8 	.word	0x08023fc8
 800d324:	08023fcc 	.word	0x08023fcc
 800d328:	08023fd0 	.word	0x08023fd0
 800d32c:	08023fd4 	.word	0x08023fd4
 800d330:	08023fd8 	.word	0x08023fd8
 800d334:	08023fdc 	.word	0x08023fdc
 800d338:	08023fe0 	.word	0x08023fe0
 800d33c:	08023fe4 	.word	0x08023fe4
 800d340:	08023fe8 	.word	0x08023fe8
 800d344:	08023fec 	.word	0x08023fec
 800d348:	08023ff0 	.word	0x08023ff0
 800d34c:	08023ff4 	.word	0x08023ff4
 800d350:	08023ff8 	.word	0x08023ff8
 800d354:	08023ffc 	.word	0x08023ffc
 800d358:	08024000 	.word	0x08024000
 800d35c:	08024004 	.word	0x08024004
 800d360:	08024008 	.word	0x08024008
 800d364:	0802400c 	.word	0x0802400c
 800d368:	08024010 	.word	0x08024010
 800d36c:	08024014 	.word	0x08024014
 800d370:	08024018 	.word	0x08024018
 800d374:	0802401c 	.word	0x0802401c
 800d378:	0801ec58 	.word	0x0801ec58
 800d37c:	08021314 	.word	0x08021314
 800d380:	08016ab8 	.word	0x08016ab8
 800d384:	08024020 	.word	0x08024020
 800d388:	08024024 	.word	0x08024024
 800d38c:	08024028 	.word	0x08024028
 800d390:	0802402c 	.word	0x0802402c
 800d394:	08024030 	.word	0x08024030
 800d398:	08024034 	.word	0x08024034
 800d39c:	08024038 	.word	0x08024038

0800d3a0 <Flash_Get_DspNum>:

const double Fs = 48000;///48K
const double pi = 3.1415926535898;
///===============================================
void Flash_Get_DspNum(void)
{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b082      	sub	sp, #8
 800d3a4:	af00      	add	r7, sp, #0
	SCH_U32 Dsp_Num;
	Flash_Quick_RD(FLASH_DATA_DSPNUM, &Dsp_Num);
 800d3a6:	1d3b      	adds	r3, r7, #4
 800d3a8:	4619      	mov	r1, r3
 800d3aa:	2003      	movs	r0, #3
 800d3ac:	f004 ffd2 	bl	8012354 <Flash_Quick_RD>
	App_Dsp.DspNum = (Dsp_Num <= DSP_MODE_CNT) ? Dsp_Num : 0x00;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	2b08      	cmp	r3, #8
 800d3b4:	d802      	bhi.n	800d3bc <Flash_Get_DspNum+0x1c>
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	b2db      	uxtb	r3, r3
 800d3ba:	e000      	b.n	800d3be <Flash_Get_DspNum+0x1e>
 800d3bc:	2300      	movs	r3, #0
 800d3be:	4a03      	ldr	r2, [pc, #12]	; (800d3cc <Flash_Get_DspNum+0x2c>)
 800d3c0:	f882 3df1 	strb.w	r3, [r2, #3569]	; 0xdf1
}
 800d3c4:	bf00      	nop
 800d3c6:	3708      	adds	r7, #8
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}
 800d3cc:	2000525c 	.word	0x2000525c

0800d3d0 <Flash_Set_DspNum>:
void Flash_Set_DspNum(void)
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	af00      	add	r7, sp, #0
	Flash_Quick_WR(FLASH_DATA_DSPNUM, (SCH_U32)App_Dsp.DspNum);
 800d3d4:	4b04      	ldr	r3, [pc, #16]	; (800d3e8 <Flash_Set_DspNum+0x18>)
 800d3d6:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800d3da:	4619      	mov	r1, r3
 800d3dc:	2003      	movs	r0, #3
 800d3de:	f004 ffcd 	bl	801237c <Flash_Quick_WR>
}
 800d3e2:	bf00      	nop
 800d3e4:	bd80      	pop	{r7, pc}
 800d3e6:	bf00      	nop
 800d3e8:	2000525c 	.word	0x2000525c

0800d3ec <SIGMASTUDIOTYPE>:
{
	
}
///=======================================================================================================
void SIGMASTUDIOTYPE(double data,SCH_U8 *buff)
{
 800d3ec:	b590      	push	{r4, r7, lr}
 800d3ee:	b089      	sub	sp, #36	; 0x24
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800d3f6:	607a      	str	r2, [r7, #4]
	SCH_S32 Data_S32;
	double Data_dbe;
	Data_dbe = data*0x1000000;
 800d3f8:	f04f 0200 	mov.w	r2, #0
 800d3fc:	4b16      	ldr	r3, [pc, #88]	; (800d458 <SIGMASTUDIOTYPE+0x6c>)
 800d3fe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d402:	f7f3 f8d9 	bl	80005b8 <__aeabi_dmul>
 800d406:	4603      	mov	r3, r0
 800d408:	460c      	mov	r4, r1
 800d40a:	e9c7 3406 	strd	r3, r4, [r7, #24]
	Data_S32 = Data_dbe;
 800d40e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800d412:	f7f3 fb81 	bl	8000b18 <__aeabi_d2iz>
 800d416:	4603      	mov	r3, r0
 800d418:	617b      	str	r3, [r7, #20]
	*buff++ = Data_S32>>24;
 800d41a:	697b      	ldr	r3, [r7, #20]
 800d41c:	1619      	asrs	r1, r3, #24
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	1c5a      	adds	r2, r3, #1
 800d422:	607a      	str	r2, [r7, #4]
 800d424:	b2ca      	uxtb	r2, r1
 800d426:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32>>16;
 800d428:	697b      	ldr	r3, [r7, #20]
 800d42a:	1419      	asrs	r1, r3, #16
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	1c5a      	adds	r2, r3, #1
 800d430:	607a      	str	r2, [r7, #4]
 800d432:	b2ca      	uxtb	r2, r1
 800d434:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32>>8;
 800d436:	697b      	ldr	r3, [r7, #20]
 800d438:	1219      	asrs	r1, r3, #8
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	1c5a      	adds	r2, r3, #1
 800d43e:	607a      	str	r2, [r7, #4]
 800d440:	b2ca      	uxtb	r2, r1
 800d442:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	1c5a      	adds	r2, r3, #1
 800d448:	607a      	str	r2, [r7, #4]
 800d44a:	697a      	ldr	r2, [r7, #20]
 800d44c:	b2d2      	uxtb	r2, r2
 800d44e:	701a      	strb	r2, [r3, #0]
}
 800d450:	bf00      	nop
 800d452:	3724      	adds	r7, #36	; 0x24
 800d454:	46bd      	mov	sp, r7
 800d456:	bd90      	pop	{r4, r7, pc}
 800d458:	41700000 	.word	0x41700000

0800d45c <Dsp_Delay_Init>:
	MOD_DELAY_6_DELAY1_ALG0_DELAYAMT_ADDR,
	MOD_DELAY_7_DELAY1_ALG0_DELAYAMT_ADDR,
	MOD_DELAY_8_DELAY1_ALG0_DELAYAMT_ADDR
};
void Dsp_Delay_Init(void)
{
 800d45c:	b480      	push	{r7}
 800d45e:	b083      	sub	sp, #12
 800d460:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800d462:	2300      	movs	r3, #0
 800d464:	80fb      	strh	r3, [r7, #6]
 800d466:	e009      	b.n	800d47c <Dsp_Delay_Init+0x20>
	{
		App_Dsp.Dsp_Data.DelayData[index] = 0x00;
 800d468:	88fb      	ldrh	r3, [r7, #6]
 800d46a:	4a08      	ldr	r2, [pc, #32]	; (800d48c <Dsp_Delay_Init+0x30>)
 800d46c:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800d470:	2100      	movs	r1, #0
 800d472:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800d476:	88fb      	ldrh	r3, [r7, #6]
 800d478:	3301      	adds	r3, #1
 800d47a:	80fb      	strh	r3, [r7, #6]
 800d47c:	88fb      	ldrh	r3, [r7, #6]
 800d47e:	2b08      	cmp	r3, #8
 800d480:	d9f2      	bls.n	800d468 <Dsp_Delay_Init+0xc>
	}
}
 800d482:	bf00      	nop
 800d484:	370c      	adds	r7, #12
 800d486:	46bd      	mov	sp, r7
 800d488:	bc80      	pop	{r7}
 800d48a:	4770      	bx	lr
 800d48c:	2000525c 	.word	0x2000525c

0800d490 <Dsp_Delay>:
void Dsp_Delay(SCH_U8 Channel,SCH_U32 data)
{
 800d490:	b580      	push	{r7, lr}
 800d492:	b084      	sub	sp, #16
 800d494:	af00      	add	r7, sp, #0
 800d496:	4603      	mov	r3, r0
 800d498:	6039      	str	r1, [r7, #0]
 800d49a:	71fb      	strb	r3, [r7, #7]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800d49c:	2300      	movs	r3, #0
 800d49e:	60fb      	str	r3, [r7, #12]
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800d4a0:	79fb      	ldrb	r3, [r7, #7]
 800d4a2:	2b08      	cmp	r3, #8
 800d4a4:	d824      	bhi.n	800d4f0 <Dsp_Delay+0x60>
 800d4a6:	79fb      	ldrb	r3, [r7, #7]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d021      	beq.n	800d4f0 <Dsp_Delay+0x60>
		return;
	buff[0]=data>>24;
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	0e1b      	lsrs	r3, r3, #24
 800d4b0:	b2db      	uxtb	r3, r3
 800d4b2:	733b      	strb	r3, [r7, #12]
	buff[1]=data>>16;
 800d4b4:	683b      	ldr	r3, [r7, #0]
 800d4b6:	0c1b      	lsrs	r3, r3, #16
 800d4b8:	b2db      	uxtb	r3, r3
 800d4ba:	737b      	strb	r3, [r7, #13]
	buff[2]=data>>8;
 800d4bc:	683b      	ldr	r3, [r7, #0]
 800d4be:	0a1b      	lsrs	r3, r3, #8
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	73bb      	strb	r3, [r7, #14]
	buff[3]=data;
 800d4c4:	683b      	ldr	r3, [r7, #0]
 800d4c6:	b2db      	uxtb	r3, r3
 800d4c8:	73fb      	strb	r3, [r7, #15]
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Delay_addr[Channel],   4, buff);
 800d4ca:	79fb      	ldrb	r3, [r7, #7]
 800d4cc:	4a0a      	ldr	r2, [pc, #40]	; (800d4f8 <Dsp_Delay+0x68>)
 800d4ce:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800d4d2:	f107 030c 	add.w	r3, r7, #12
 800d4d6:	2204      	movs	r2, #4
 800d4d8:	2000      	movs	r0, #0
 800d4da:	f000 fba1 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
	App_Dsp.Dsp_Data.DelayData[Channel] = data;
 800d4de:	79fb      	ldrb	r3, [r7, #7]
 800d4e0:	683a      	ldr	r2, [r7, #0]
 800d4e2:	b291      	uxth	r1, r2
 800d4e4:	4a05      	ldr	r2, [pc, #20]	; (800d4fc <Dsp_Delay+0x6c>)
 800d4e6:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800d4ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800d4ee:	e000      	b.n	800d4f2 <Dsp_Delay+0x62>
		return;
 800d4f0:	bf00      	nop
}
 800d4f2:	3710      	adds	r7, #16
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	bd80      	pop	{r7, pc}
 800d4f8:	08024050 	.word	0x08024050
 800d4fc:	2000525c 	.word	0x2000525c

0800d500 <Dsp_OutPutChl_Init>:
	MOD_BOARD1_NX1_1_6_MONOMUXSIGMA300NS6INDEX_ADDR,
	MOD_BOARD1_NX1_1_7_MONOMUXSIGMA300NS7INDEX_ADDR,
	MOD_BOARD1_NX1_1_8_MONOMUXSIGMA300NS8INDEX_ADDR
};
void Dsp_OutPutChl_Init(void)
{
 800d500:	b480      	push	{r7}
 800d502:	b083      	sub	sp, #12
 800d504:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=1;index<(DSP_OUTPUT_CNT+1);index++)
 800d506:	2301      	movs	r3, #1
 800d508:	80fb      	strh	r3, [r7, #6]
 800d50a:	e00a      	b.n	800d522 <Dsp_OutPutChl_Init+0x22>
	{
		App_Dsp.Dsp_Data.OutPutChl[index] = (DSP_CHANNEL_T)index;
 800d50c:	88fb      	ldrh	r3, [r7, #6]
 800d50e:	88fa      	ldrh	r2, [r7, #6]
 800d510:	b2d1      	uxtb	r1, r2
 800d512:	4a08      	ldr	r2, [pc, #32]	; (800d534 <Dsp_OutPutChl_Init+0x34>)
 800d514:	4413      	add	r3, r2
 800d516:	460a      	mov	r2, r1
 800d518:	f883 2da1 	strb.w	r2, [r3, #3489]	; 0xda1
	for(index=1;index<(DSP_OUTPUT_CNT+1);index++)
 800d51c:	88fb      	ldrh	r3, [r7, #6]
 800d51e:	3301      	adds	r3, #1
 800d520:	80fb      	strh	r3, [r7, #6]
 800d522:	88fb      	ldrh	r3, [r7, #6]
 800d524:	2b08      	cmp	r3, #8
 800d526:	d9f1      	bls.n	800d50c <Dsp_OutPutChl_Init+0xc>
	}
}
 800d528:	bf00      	nop
 800d52a:	370c      	adds	r7, #12
 800d52c:	46bd      	mov	sp, r7
 800d52e:	bc80      	pop	{r7}
 800d530:	4770      	bx	lr
 800d532:	bf00      	nop
 800d534:	2000525c 	.word	0x2000525c

0800d538 <Dsp_OutPutChl>:
void Dsp_OutPutChl(SCH_U8 OutPut,SCH_U8 data)
{
 800d538:	b580      	push	{r7, lr}
 800d53a:	b084      	sub	sp, #16
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	4603      	mov	r3, r0
 800d540:	460a      	mov	r2, r1
 800d542:	71fb      	strb	r3, [r7, #7]
 800d544:	4613      	mov	r3, r2
 800d546:	71bb      	strb	r3, [r7, #6]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800d548:	2300      	movs	r3, #0
 800d54a:	60fb      	str	r3, [r7, #12]
	if(OutPut > DSP_OUTPUT_CNT || OutPut == 0x00)
 800d54c:	79fb      	ldrb	r3, [r7, #7]
 800d54e:	2b08      	cmp	r3, #8
 800d550:	d825      	bhi.n	800d59e <Dsp_OutPutChl+0x66>
 800d552:	79fb      	ldrb	r3, [r7, #7]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d022      	beq.n	800d59e <Dsp_OutPutChl+0x66>
		return;
	buff[3] = LimitMaxMin(0 , data, DSP_CHANNEL_CNT);
 800d558:	79bb      	ldrb	r3, [r7, #6]
 800d55a:	2208      	movs	r2, #8
 800d55c:	4619      	mov	r1, r3
 800d55e:	2000      	movs	r0, #0
 800d560:	f005 fa0a 	bl	8012978 <LimitMaxMin>
 800d564:	4603      	mov	r3, r0
 800d566:	b2db      	uxtb	r3, r3
 800d568:	73fb      	strb	r3, [r7, #15]
	if(Sys.Dsp_Hardware_Mode == 1)///1708
 800d56a:	4b0f      	ldr	r3, [pc, #60]	; (800d5a8 <Dsp_OutPutChl+0x70>)
 800d56c:	785b      	ldrb	r3, [r3, #1]
 800d56e:	2b01      	cmp	r3, #1
 800d570:	d104      	bne.n	800d57c <Dsp_OutPutChl+0x44>
		buff[3] = OutPut_Hardware_1708[buff[3]];
 800d572:	7bfb      	ldrb	r3, [r7, #15]
 800d574:	461a      	mov	r2, r3
 800d576:	4b0d      	ldr	r3, [pc, #52]	; (800d5ac <Dsp_OutPutChl+0x74>)
 800d578:	5c9b      	ldrb	r3, [r3, r2]
 800d57a:	73fb      	strb	r3, [r7, #15]
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, OutPutChl_addr[OutPut],  4, buff);
 800d57c:	79fb      	ldrb	r3, [r7, #7]
 800d57e:	4a0c      	ldr	r2, [pc, #48]	; (800d5b0 <Dsp_OutPutChl+0x78>)
 800d580:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800d584:	f107 030c 	add.w	r3, r7, #12
 800d588:	2204      	movs	r2, #4
 800d58a:	2000      	movs	r0, #0
 800d58c:	f000 fb48 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
	App_Dsp.Dsp_Data.OutPutChl[OutPut] = (DSP_CHANNEL_T)data;
 800d590:	79fb      	ldrb	r3, [r7, #7]
 800d592:	4a08      	ldr	r2, [pc, #32]	; (800d5b4 <Dsp_OutPutChl+0x7c>)
 800d594:	4413      	add	r3, r2
 800d596:	79ba      	ldrb	r2, [r7, #6]
 800d598:	f883 2da1 	strb.w	r2, [r3, #3489]	; 0xda1
 800d59c:	e000      	b.n	800d5a0 <Dsp_OutPutChl+0x68>
		return;
 800d59e:	bf00      	nop
}
 800d5a0:	3710      	adds	r7, #16
 800d5a2:	46bd      	mov	sp, r7
 800d5a4:	bd80      	pop	{r7, pc}
 800d5a6:	bf00      	nop
 800d5a8:	200067e0 	.word	0x200067e0
 800d5ac:	08024064 	.word	0x08024064
 800d5b0:	08024070 	.word	0x08024070
 800d5b4:	2000525c 	.word	0x2000525c

0800d5b8 <DspModeNameInit>:
	0x43,0x00,0x48,0x00,0x36,0x00,0x00,0x20,///CH6
	0x43,0x00,0x48,0x00,0x37,0x00,0x00,0x20,///CH7
	0x43,0x00,0x48,0x00,0x38,0x00,0x00,0x20,///CH8
};
void DspModeNameInit(void)
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b082      	sub	sp, #8
 800d5bc:	af00      	add	r7, sp, #0
	SCH_U8 index;
	for(index=0x00; index<DSP_MODE_CNT; index++)
 800d5be:	2300      	movs	r3, #0
 800d5c0:	71fb      	strb	r3, [r7, #7]
 800d5c2:	e00e      	b.n	800d5e2 <DspModeNameInit+0x2a>
	{
		sch_memcpy(App_Dsp.Dsp_ModeName.Name[index],Default_ReName[0],DSP_NAME_SIZE);
 800d5c4:	79fb      	ldrb	r3, [r7, #7]
 800d5c6:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800d5ca:	00db      	lsls	r3, r3, #3
 800d5cc:	4a08      	ldr	r2, [pc, #32]	; (800d5f0 <DspModeNameInit+0x38>)
 800d5ce:	4413      	add	r3, r2
 800d5d0:	3308      	adds	r3, #8
 800d5d2:	2208      	movs	r2, #8
 800d5d4:	4907      	ldr	r1, [pc, #28]	; (800d5f4 <DspModeNameInit+0x3c>)
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	f005 f9fd 	bl	80129d6 <sch_memcpy>
	for(index=0x00; index<DSP_MODE_CNT; index++)
 800d5dc:	79fb      	ldrb	r3, [r7, #7]
 800d5de:	3301      	adds	r3, #1
 800d5e0:	71fb      	strb	r3, [r7, #7]
 800d5e2:	79fb      	ldrb	r3, [r7, #7]
 800d5e4:	2b07      	cmp	r3, #7
 800d5e6:	d9ed      	bls.n	800d5c4 <DspModeNameInit+0xc>
	}	
}
 800d5e8:	bf00      	nop
 800d5ea:	3708      	adds	r7, #8
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	bd80      	pop	{r7, pc}
 800d5f0:	2000525c 	.word	0x2000525c
 800d5f4:	08024084 	.word	0x08024084

0800d5f8 <Dsp_ReName_Init>:
void Dsp_ReName_Init(void)
{
 800d5f8:	b580      	push	{r7, lr}
 800d5fa:	b082      	sub	sp, #8
 800d5fc:	af00      	add	r7, sp, #0
	SCH_U16 index;	
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800d5fe:	2300      	movs	r3, #0
 800d600:	80fb      	strh	r3, [r7, #6]
 800d602:	e00f      	b.n	800d624 <Dsp_ReName_Init+0x2c>
	{
		sch_memcpy(App_Dsp.Dsp_Data.ReName[index],Default_ReName[index],DSP_NAME_SIZE);
 800d604:	88fb      	ldrh	r3, [r7, #6]
 800d606:	00db      	lsls	r3, r3, #3
 800d608:	4a0a      	ldr	r2, [pc, #40]	; (800d634 <Dsp_ReName_Init+0x3c>)
 800d60a:	4413      	add	r3, r2
 800d60c:	1d18      	adds	r0, r3, #4
 800d60e:	88fb      	ldrh	r3, [r7, #6]
 800d610:	00db      	lsls	r3, r3, #3
 800d612:	4a09      	ldr	r2, [pc, #36]	; (800d638 <Dsp_ReName_Init+0x40>)
 800d614:	4413      	add	r3, r2
 800d616:	2208      	movs	r2, #8
 800d618:	4619      	mov	r1, r3
 800d61a:	f005 f9dc 	bl	80129d6 <sch_memcpy>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800d61e:	88fb      	ldrh	r3, [r7, #6]
 800d620:	3301      	adds	r3, #1
 800d622:	80fb      	strh	r3, [r7, #6]
 800d624:	88fb      	ldrh	r3, [r7, #6]
 800d626:	2b08      	cmp	r3, #8
 800d628:	d9ec      	bls.n	800d604 <Dsp_ReName_Init+0xc>
	}
}
 800d62a:	bf00      	nop
 800d62c:	3708      	adds	r7, #8
 800d62e:	46bd      	mov	sp, r7
 800d630:	bd80      	pop	{r7, pc}
 800d632:	bf00      	nop
 800d634:	2000525c 	.word	0x2000525c
 800d638:	08024084 	.word	0x08024084

0800d63c <DspDataInit>:
}
///==========================================================================================Unite END============

///=======================================================================================Dsp=======
void DspDataInit(SCH_BOOL MixEnable,SCH_BOOL SingleEnable)
{	
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b082      	sub	sp, #8
 800d640:	af00      	add	r7, sp, #0
 800d642:	4603      	mov	r3, r0
 800d644:	460a      	mov	r2, r1
 800d646:	71fb      	strb	r3, [r7, #7]
 800d648:	4613      	mov	r3, r2
 800d64a:	71bb      	strb	r3, [r7, #6]
	Dsp_ReName_Init();
 800d64c:	f7ff ffd4 	bl	800d5f8 <Dsp_ReName_Init>
	if(MixEnable)
 800d650:	79fb      	ldrb	r3, [r7, #7]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d001      	beq.n	800d65a <DspDataInit+0x1e>
	{
		Dsp_Mix_Init();
 800d656:	f002 fb1d 	bl	800fc94 <Dsp_Mix_Init>
	}
	Dsp_Filter_Init();
 800d65a:	f001 f853 	bl	800e704 <Dsp_Filter_Init>
	Dsp_EQ_Init();
 800d65e:	f000 fb35 	bl	800dccc <Dsp_EQ_Init>
	Dsp_Delay_Init();
 800d662:	f7ff fefb 	bl	800d45c <Dsp_Delay_Init>
	if(MixEnable)
 800d666:	79fb      	ldrb	r3, [r7, #7]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d001      	beq.n	800d670 <DspDataInit+0x34>
	{
		Dsp_Single_Init();
 800d66c:	f002 fdb0 	bl	80101d0 <Dsp_Single_Init>
	}
	Dsp_Mute_Init();
 800d670:	f002 fdd4 	bl	801021c <Dsp_Mute_Init>
	Dsp_OutPutChl_Init();
 800d674:	f7ff ff44 	bl	800d500 <Dsp_OutPutChl_Init>
}
 800d678:	bf00      	nop
 800d67a:	3708      	adds	r7, #8
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bd80      	pop	{r7, pc}

0800d680 <Dsp_Updata>:
void Dsp_Updata(SCH_BOOL MixEnable,SCH_BOOL SingleEnable)
{
 800d680:	b590      	push	{r4, r7, lr}
 800d682:	b085      	sub	sp, #20
 800d684:	af00      	add	r7, sp, #0
 800d686:	4603      	mov	r3, r0
 800d688:	460a      	mov	r2, r1
 800d68a:	71fb      	strb	r3, [r7, #7]
 800d68c:	4613      	mov	r3, r2
 800d68e:	71bb      	strb	r3, [r7, #6]
	SCH_U16 index,index0;
	AudioMute(HARDON);
 800d690:	2002      	movs	r0, #2
 800d692:	f004 f9a5 	bl	80119e0 <AudioMute>
	TurnOff_REM_EN;
	if(MixEnable)
 800d696:	79fb      	ldrb	r3, [r7, #7]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d017      	beq.n	800d6cc <Dsp_Updata+0x4c>
	{
		for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800d69c:	2301      	movs	r3, #1
 800d69e:	81fb      	strh	r3, [r7, #14]
 800d6a0:	e011      	b.n	800d6c6 <Dsp_Updata+0x46>
		{
			Dsp_Mix_Mixer(index,&App_Dsp.Dsp_Data.MixData[index][1]);
 800d6a2:	89fb      	ldrh	r3, [r7, #14]
 800d6a4:	b2d8      	uxtb	r0, r3
 800d6a6:	89fa      	ldrh	r2, [r7, #14]
 800d6a8:	4613      	mov	r3, r2
 800d6aa:	009b      	lsls	r3, r3, #2
 800d6ac:	4413      	add	r3, r2
 800d6ae:	005b      	lsls	r3, r3, #1
 800d6b0:	4413      	add	r3, r2
 800d6b2:	3349      	adds	r3, #73	; 0x49
 800d6b4:	4a60      	ldr	r2, [pc, #384]	; (800d838 <Dsp_Updata+0x1b8>)
 800d6b6:	4413      	add	r3, r2
 800d6b8:	3304      	adds	r3, #4
 800d6ba:	4619      	mov	r1, r3
 800d6bc:	f002 fb2c 	bl	800fd18 <Dsp_Mix_Mixer>
		for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800d6c0:	89fb      	ldrh	r3, [r7, #14]
 800d6c2:	3301      	adds	r3, #1
 800d6c4:	81fb      	strh	r3, [r7, #14]
 800d6c6:	89fb      	ldrh	r3, [r7, #14]
 800d6c8:	2b08      	cmp	r3, #8
 800d6ca:	d9ea      	bls.n	800d6a2 <Dsp_Updata+0x22>
		}
	}
	Dsp_Mix_Input(150);
 800d6cc:	2096      	movs	r0, #150	; 0x96
 800d6ce:	f002 fb99 	bl	800fe04 <Dsp_Mix_Input>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d6d2:	2300      	movs	r3, #0
 800d6d4:	81fb      	strh	r3, [r7, #14]
 800d6d6:	e020      	b.n	800d71a <Dsp_Updata+0x9a>
	{
		FeedDog();
 800d6d8:	f004 fdec 	bl	80122b4 <FeedDog>
		Dsp_GEN_Filter(index,HIGH_PASS_FILTER,&App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER]);
 800d6dc:	89fb      	ldrh	r3, [r7, #14]
 800d6de:	b2d8      	uxtb	r0, r3
 800d6e0:	89fa      	ldrh	r2, [r7, #14]
 800d6e2:	4613      	mov	r3, r2
 800d6e4:	005b      	lsls	r3, r3, #1
 800d6e6:	4413      	add	r3, r2
 800d6e8:	00db      	lsls	r3, r3, #3
 800d6ea:	33b0      	adds	r3, #176	; 0xb0
 800d6ec:	4a52      	ldr	r2, [pc, #328]	; (800d838 <Dsp_Updata+0x1b8>)
 800d6ee:	4413      	add	r3, r2
 800d6f0:	461a      	mov	r2, r3
 800d6f2:	2100      	movs	r1, #0
 800d6f4:	f001 ffac 	bl	800f650 <Dsp_GEN_Filter>
		Dsp_GEN_Filter(index,LOW_PASS_FILTER, &App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER]);
 800d6f8:	89fb      	ldrh	r3, [r7, #14]
 800d6fa:	b2d8      	uxtb	r0, r3
 800d6fc:	89fa      	ldrh	r2, [r7, #14]
 800d6fe:	4613      	mov	r3, r2
 800d700:	005b      	lsls	r3, r3, #1
 800d702:	4413      	add	r3, r2
 800d704:	00db      	lsls	r3, r3, #3
 800d706:	33bc      	adds	r3, #188	; 0xbc
 800d708:	4a4b      	ldr	r2, [pc, #300]	; (800d838 <Dsp_Updata+0x1b8>)
 800d70a:	4413      	add	r3, r2
 800d70c:	461a      	mov	r2, r3
 800d70e:	2101      	movs	r1, #1
 800d710:	f001 ff9e 	bl	800f650 <Dsp_GEN_Filter>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d714:	89fb      	ldrh	r3, [r7, #14]
 800d716:	3301      	adds	r3, #1
 800d718:	81fb      	strh	r3, [r7, #14]
 800d71a:	89fb      	ldrh	r3, [r7, #14]
 800d71c:	2b07      	cmp	r3, #7
 800d71e:	d9db      	bls.n	800d6d8 <Dsp_Updata+0x58>
	}
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800d720:	2301      	movs	r3, #1
 800d722:	81fb      	strh	r3, [r7, #14]
 800d724:	e00d      	b.n	800d742 <Dsp_Updata+0xc2>
	{
		Dsp_Delay(index,App_Dsp.Dsp_Data.DelayData[index]);
 800d726:	89fb      	ldrh	r3, [r7, #14]
 800d728:	b2d8      	uxtb	r0, r3
 800d72a:	89fb      	ldrh	r3, [r7, #14]
 800d72c:	4a42      	ldr	r2, [pc, #264]	; (800d838 <Dsp_Updata+0x1b8>)
 800d72e:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800d732:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d736:	4619      	mov	r1, r3
 800d738:	f7ff feaa 	bl	800d490 <Dsp_Delay>
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800d73c:	89fb      	ldrh	r3, [r7, #14]
 800d73e:	3301      	adds	r3, #1
 800d740:	81fb      	strh	r3, [r7, #14]
 800d742:	89fb      	ldrh	r3, [r7, #14]
 800d744:	2b08      	cmp	r3, #8
 800d746:	d9ee      	bls.n	800d726 <Dsp_Updata+0xa6>
	}
	if(SingleEnable)
 800d748:	79bb      	ldrb	r3, [r7, #6]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d014      	beq.n	800d778 <Dsp_Updata+0xf8>
	{
		for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800d74e:	2300      	movs	r3, #0
 800d750:	81fb      	strh	r3, [r7, #14]
 800d752:	e00e      	b.n	800d772 <Dsp_Updata+0xf2>
		{
			Dsp_Single(index,App_Dsp.Dsp_Data.SingleData[index]);
 800d754:	89fb      	ldrh	r3, [r7, #14]
 800d756:	b2d8      	uxtb	r0, r3
 800d758:	89fb      	ldrh	r3, [r7, #14]
 800d75a:	4a37      	ldr	r2, [pc, #220]	; (800d838 <Dsp_Updata+0x1b8>)
 800d75c:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800d760:	005b      	lsls	r3, r3, #1
 800d762:	4413      	add	r3, r2
 800d764:	885b      	ldrh	r3, [r3, #2]
 800d766:	4619      	mov	r1, r3
 800d768:	f002 fdde 	bl	8010328 <Dsp_Single>
		for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800d76c:	89fb      	ldrh	r3, [r7, #14]
 800d76e:	3301      	adds	r3, #1
 800d770:	81fb      	strh	r3, [r7, #14]
 800d772:	89fb      	ldrh	r3, [r7, #14]
 800d774:	2b08      	cmp	r3, #8
 800d776:	d9ed      	bls.n	800d754 <Dsp_Updata+0xd4>
		}
	}
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800d778:	2300      	movs	r3, #0
 800d77a:	81fb      	strh	r3, [r7, #14]
 800d77c:	e00c      	b.n	800d798 <Dsp_Updata+0x118>
	{
		Dsp_Mute_Direct(index,App_Dsp.Dsp_Data.Mute[index]);
 800d77e:	89fb      	ldrh	r3, [r7, #14]
 800d780:	b2d8      	uxtb	r0, r3
 800d782:	89fb      	ldrh	r3, [r7, #14]
 800d784:	4a2c      	ldr	r2, [pc, #176]	; (800d838 <Dsp_Updata+0x1b8>)
 800d786:	4413      	add	r3, r2
 800d788:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800d78c:	4619      	mov	r1, r3
 800d78e:	f002 ff35 	bl	80105fc <Dsp_Mute_Direct>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800d792:	89fb      	ldrh	r3, [r7, #14]
 800d794:	3301      	adds	r3, #1
 800d796:	81fb      	strh	r3, [r7, #14]
 800d798:	89fb      	ldrh	r3, [r7, #14]
 800d79a:	2b08      	cmp	r3, #8
 800d79c:	d9ef      	bls.n	800d77e <Dsp_Updata+0xfe>
	}
	for(index=0;index<(DSP_OUTPUT_CNT+1);index++)
 800d79e:	2300      	movs	r3, #0
 800d7a0:	81fb      	strh	r3, [r7, #14]
 800d7a2:	e00c      	b.n	800d7be <Dsp_Updata+0x13e>
	{
		Dsp_OutPutChl(index,App_Dsp.Dsp_Data.OutPutChl[index]);
 800d7a4:	89fb      	ldrh	r3, [r7, #14]
 800d7a6:	b2d8      	uxtb	r0, r3
 800d7a8:	89fb      	ldrh	r3, [r7, #14]
 800d7aa:	4a23      	ldr	r2, [pc, #140]	; (800d838 <Dsp_Updata+0x1b8>)
 800d7ac:	4413      	add	r3, r2
 800d7ae:	f893 3da1 	ldrb.w	r3, [r3, #3489]	; 0xda1
 800d7b2:	4619      	mov	r1, r3
 800d7b4:	f7ff fec0 	bl	800d538 <Dsp_OutPutChl>
	for(index=0;index<(DSP_OUTPUT_CNT+1);index++)
 800d7b8:	89fb      	ldrh	r3, [r7, #14]
 800d7ba:	3301      	adds	r3, #1
 800d7bc:	81fb      	strh	r3, [r7, #14]
 800d7be:	89fb      	ldrh	r3, [r7, #14]
 800d7c0:	2b08      	cmp	r3, #8
 800d7c2:	d9ef      	bls.n	800d7a4 <Dsp_Updata+0x124>
	}
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	81fb      	strh	r3, [r7, #14]
 800d7c8:	e025      	b.n	800d816 <Dsp_Updata+0x196>
	{
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	81bb      	strh	r3, [r7, #12]
 800d7ce:	e01c      	b.n	800d80a <Dsp_Updata+0x18a>
		{
			FeedDog();
 800d7d0:	f004 fd70 	bl	80122b4 <FeedDog>
			Dsp_EQ_Set(index,(EQ_NUM_T)index0,&App_Dsp.Dsp_Data.EQ_Data[index][index0]);
 800d7d4:	89fb      	ldrh	r3, [r7, #14]
 800d7d6:	b2d8      	uxtb	r0, r3
 800d7d8:	89bb      	ldrh	r3, [r7, #12]
 800d7da:	b2dc      	uxtb	r4, r3
 800d7dc:	89f9      	ldrh	r1, [r7, #14]
 800d7de:	89bb      	ldrh	r3, [r7, #12]
 800d7e0:	461a      	mov	r2, r3
 800d7e2:	0052      	lsls	r2, r2, #1
 800d7e4:	441a      	add	r2, r3
 800d7e6:	0093      	lsls	r3, r2, #2
 800d7e8:	461a      	mov	r2, r3
 800d7ea:	460b      	mov	r3, r1
 800d7ec:	005b      	lsls	r3, r3, #1
 800d7ee:	440b      	add	r3, r1
 800d7f0:	01db      	lsls	r3, r3, #7
 800d7f2:	4413      	add	r3, r2
 800d7f4:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800d7f8:	4a0f      	ldr	r2, [pc, #60]	; (800d838 <Dsp_Updata+0x1b8>)
 800d7fa:	4413      	add	r3, r2
 800d7fc:	461a      	mov	r2, r3
 800d7fe:	4621      	mov	r1, r4
 800d800:	f000 fc7e 	bl	800e100 <Dsp_EQ_Set>
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800d804:	89bb      	ldrh	r3, [r7, #12]
 800d806:	3301      	adds	r3, #1
 800d808:	81bb      	strh	r3, [r7, #12]
 800d80a:	89bb      	ldrh	r3, [r7, #12]
 800d80c:	2b1f      	cmp	r3, #31
 800d80e:	d9df      	bls.n	800d7d0 <Dsp_Updata+0x150>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d810:	89fb      	ldrh	r3, [r7, #14]
 800d812:	3301      	adds	r3, #1
 800d814:	81fb      	strh	r3, [r7, #14]
 800d816:	89fb      	ldrh	r3, [r7, #14]
 800d818:	2b07      	cmp	r3, #7
 800d81a:	d9d6      	bls.n	800d7ca <Dsp_Updata+0x14a>
		}
	}
	CheckVol();
 800d81c:	f002 fe50 	bl	80104c0 <CheckVol>
	if(SysPower.nPowerState == POWER_NORMAL_RUN)
 800d820:	4b06      	ldr	r3, [pc, #24]	; (800d83c <Dsp_Updata+0x1bc>)
 800d822:	781b      	ldrb	r3, [r3, #0]
 800d824:	2b06      	cmp	r3, #6
 800d826:	d102      	bne.n	800d82e <Dsp_Updata+0x1ae>
	{
		AudioMute(HARDOFF);
 800d828:	2003      	movs	r0, #3
 800d82a:	f004 f8d9 	bl	80119e0 <AudioMute>
		///TurnOn_REM_EN;
	}
}
 800d82e:	bf00      	nop
 800d830:	3714      	adds	r7, #20
 800d832:	46bd      	mov	sp, r7
 800d834:	bd90      	pop	{r4, r7, pc}
 800d836:	bf00      	nop
 800d838:	2000525c 	.word	0x2000525c
 800d83c:	200060bc 	.word	0x200060bc

0800d840 <Dsp_Data_Reset>:
///=======================================================================================Dsp END=======
void Dsp_Data_Reset(void)
{
 800d840:	b580      	push	{r7, lr}
 800d842:	af00      	add	r7, sp, #0
	App_Dsp.DspNum = 0x00;
 800d844:	4b0d      	ldr	r3, [pc, #52]	; (800d87c <Dsp_Data_Reset+0x3c>)
 800d846:	2200      	movs	r2, #0
 800d848:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
	Flash_Set_DspNum();
 800d84c:	f7ff fdc0 	bl	800d3d0 <Flash_Set_DspNum>
	DspDataInit(ENABLE,ENABLE);
 800d850:	2101      	movs	r1, #1
 800d852:	2001      	movs	r0, #1
 800d854:	f7ff fef2 	bl	800d63c <DspDataInit>
	Dsp_Updata(ENABLE,ENABLE);
 800d858:	2101      	movs	r1, #1
 800d85a:	2001      	movs	r0, #1
 800d85c:	f7ff ff10 	bl	800d680 <Dsp_Updata>
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800d860:	2200      	movs	r2, #0
 800d862:	210a      	movs	r1, #10
 800d864:	2003      	movs	r0, #3
 800d866:	f005 f8ef 	bl	8012a48 <PostMessage>
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800d86a:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800d86e:	210a      	movs	r1, #10
 800d870:	2003      	movs	r0, #3
 800d872:	f005 f8e9 	bl	8012a48 <PostMessage>
}
 800d876:	bf00      	nop
 800d878:	bd80      	pop	{r7, pc}
 800d87a:	bf00      	nop
 800d87c:	2000525c 	.word	0x2000525c

0800d880 <Dsp_ON>:
	}
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
}
void Dsp_ON(void)
{
 800d880:	b580      	push	{r7, lr}
 800d882:	af00      	add	r7, sp, #0
	App_Dsp.DSP_Updata_State = Flash_TO_Curr;
 800d884:	4b11      	ldr	r3, [pc, #68]	; (800d8cc <Dsp_ON+0x4c>)
 800d886:	2202      	movs	r2, #2
 800d888:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
	App_Dsp.DspUpdataNum = App_Dsp.DspNum;
 800d88c:	4b0f      	ldr	r3, [pc, #60]	; (800d8cc <Dsp_ON+0x4c>)
 800d88e:	f893 2df1 	ldrb.w	r2, [r3, #3569]	; 0xdf1
 800d892:	4b0e      	ldr	r3, [pc, #56]	; (800d8cc <Dsp_ON+0x4c>)
 800d894:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x02,0x00));	
 800d898:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d89c:	210a      	movs	r1, #10
 800d89e:	2003      	movs	r0, #3
 800d8a0:	f005 f8d2 	bl	8012a48 <PostMessage>
	
	Dsp_Mute(7,1);/*turn off channel 7,8*/
 800d8a4:	2101      	movs	r1, #1
 800d8a6:	2007      	movs	r0, #7
 800d8a8:	f002 fe86 	bl	80105b8 <Dsp_Mute>
	Dsp_Mute(8,1);
 800d8ac:	2101      	movs	r1, #1
 800d8ae:	2008      	movs	r0, #8
 800d8b0:	f002 fe82 	bl	80105b8 <Dsp_Mute>
	App_Dsp.Dsp_Data.Mute[7] = App_Dsp.Dsp_Data.Mute[8]=1;
 800d8b4:	4b05      	ldr	r3, [pc, #20]	; (800d8cc <Dsp_ON+0x4c>)
 800d8b6:	2201      	movs	r2, #1
 800d8b8:	f883 2da0 	strb.w	r2, [r3, #3488]	; 0xda0
 800d8bc:	4b03      	ldr	r3, [pc, #12]	; (800d8cc <Dsp_ON+0x4c>)
 800d8be:	f893 2da0 	ldrb.w	r2, [r3, #3488]	; 0xda0
 800d8c2:	4b02      	ldr	r3, [pc, #8]	; (800d8cc <Dsp_ON+0x4c>)
 800d8c4:	f883 2d9f 	strb.w	r2, [r3, #3487]	; 0xd9f
}
 800d8c8:	bf00      	nop
 800d8ca:	bd80      	pop	{r7, pc}
 800d8cc:	2000525c 	.word	0x2000525c

0800d8d0 <Dsp_OFF>:
void Dsp_OFF(void)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b082      	sub	sp, #8
 800d8d4:	af00      	add	r7, sp, #0
	SCH_U16 index;
	DspDataInit(DISABLE,DISABLE);
 800d8d6:	2100      	movs	r1, #0
 800d8d8:	2000      	movs	r0, #0
 800d8da:	f7ff feaf 	bl	800d63c <DspDataInit>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d8de:	2300      	movs	r3, #0
 800d8e0:	80fb      	strh	r3, [r7, #6]
 800d8e2:	e016      	b.n	800d912 <Dsp_OFF+0x42>
	{
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.byte = 0x00;
 800d8e4:	88fa      	ldrh	r2, [r7, #6]
 800d8e6:	4924      	ldr	r1, [pc, #144]	; (800d978 <Dsp_OFF+0xa8>)
 800d8e8:	4613      	mov	r3, r2
 800d8ea:	005b      	lsls	r3, r3, #1
 800d8ec:	4413      	add	r3, r2
 800d8ee:	00db      	lsls	r3, r3, #3
 800d8f0:	440b      	add	r3, r1
 800d8f2:	33b0      	adds	r3, #176	; 0xb0
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.byte  = 0x00;
 800d8f8:	88fa      	ldrh	r2, [r7, #6]
 800d8fa:	491f      	ldr	r1, [pc, #124]	; (800d978 <Dsp_OFF+0xa8>)
 800d8fc:	4613      	mov	r3, r2
 800d8fe:	005b      	lsls	r3, r3, #1
 800d900:	4413      	add	r3, r2
 800d902:	00db      	lsls	r3, r3, #3
 800d904:	440b      	add	r3, r1
 800d906:	33bc      	adds	r3, #188	; 0xbc
 800d908:	2200      	movs	r2, #0
 800d90a:	701a      	strb	r2, [r3, #0]
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d90c:	88fb      	ldrh	r3, [r7, #6]
 800d90e:	3301      	adds	r3, #1
 800d910:	80fb      	strh	r3, [r7, #6]
 800d912:	88fb      	ldrh	r3, [r7, #6]
 800d914:	2b07      	cmp	r3, #7
 800d916:	d9e5      	bls.n	800d8e4 <Dsp_OFF+0x14>
	}
	Dsp_Mute(7,0);/*turn off channel 7,8*/
 800d918:	2100      	movs	r1, #0
 800d91a:	2007      	movs	r0, #7
 800d91c:	f002 fe4c 	bl	80105b8 <Dsp_Mute>
	Dsp_Mute(8,0);
 800d920:	2100      	movs	r1, #0
 800d922:	2008      	movs	r0, #8
 800d924:	f002 fe48 	bl	80105b8 <Dsp_Mute>
	App_Dsp.Dsp_Data.Mute[7] = App_Dsp.Dsp_Data.Mute[8]=0;
 800d928:	4b13      	ldr	r3, [pc, #76]	; (800d978 <Dsp_OFF+0xa8>)
 800d92a:	2200      	movs	r2, #0
 800d92c:	f883 2da0 	strb.w	r2, [r3, #3488]	; 0xda0
 800d930:	4b11      	ldr	r3, [pc, #68]	; (800d978 <Dsp_OFF+0xa8>)
 800d932:	f893 2da0 	ldrb.w	r2, [r3, #3488]	; 0xda0
 800d936:	4b10      	ldr	r3, [pc, #64]	; (800d978 <Dsp_OFF+0xa8>)
 800d938:	f883 2d9f 	strb.w	r2, [r3, #3487]	; 0xd9f
	
	Dsp_Updata(DISABLE,DISABLE);
 800d93c:	2100      	movs	r1, #0
 800d93e:	2000      	movs	r0, #0
 800d940:	f7ff fe9e 	bl	800d680 <Dsp_Updata>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d944:	2300      	movs	r3, #0
 800d946:	80fb      	strh	r3, [r7, #6]
 800d948:	e00c      	b.n	800d964 <Dsp_OFF+0x94>
	{
		FeedDog();
 800d94a:	f004 fcb3 	bl	80122b4 <FeedDog>
		Dsp_EQ_Direct(index+1,SCH_ENABLE);
 800d94e:	88fb      	ldrh	r3, [r7, #6]
 800d950:	b2db      	uxtb	r3, r3
 800d952:	3301      	adds	r3, #1
 800d954:	b2db      	uxtb	r3, r3
 800d956:	2101      	movs	r1, #1
 800d958:	4618      	mov	r0, r3
 800d95a:	f000 fcd7 	bl	800e30c <Dsp_EQ_Direct>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d95e:	88fb      	ldrh	r3, [r7, #6]
 800d960:	3301      	adds	r3, #1
 800d962:	80fb      	strh	r3, [r7, #6]
 800d964:	88fb      	ldrh	r3, [r7, #6]
 800d966:	2b07      	cmp	r3, #7
 800d968:	d9ef      	bls.n	800d94a <Dsp_OFF+0x7a>
	}
	Dsp_Mix_Input(146);
 800d96a:	2092      	movs	r0, #146	; 0x92
 800d96c:	f002 fa4a 	bl	800fe04 <Dsp_Mix_Input>
}
 800d970:	bf00      	nop
 800d972:	3708      	adds	r7, #8
 800d974:	46bd      	mov	sp, r7
 800d976:	bd80      	pop	{r7, pc}
 800d978:	2000525c 	.word	0x2000525c

0800d97c <Dsp_PowerOnInit>:
///=====================================================================================
void Dsp_PowerOnInit(void)
{
 800d97c:	b580      	push	{r7, lr}
 800d97e:	af00      	add	r7, sp, #0
	switch(App_Dsp.DspPwrState)
 800d980:	4b33      	ldr	r3, [pc, #204]	; (800da50 <Dsp_PowerOnInit+0xd4>)
 800d982:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800d986:	2b05      	cmp	r3, #5
 800d988:	d85c      	bhi.n	800da44 <Dsp_PowerOnInit+0xc8>
 800d98a:	a201      	add	r2, pc, #4	; (adr r2, 800d990 <Dsp_PowerOnInit+0x14>)
 800d98c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d990:	0800da45 	.word	0x0800da45
 800d994:	0800d9a9 	.word	0x0800d9a9
 800d998:	0800d9ed 	.word	0x0800d9ed
 800d99c:	0800da45 	.word	0x0800da45
 800d9a0:	0800da31 	.word	0x0800da31
 800d9a4:	0800da3b 	.word	0x0800da3b
	{
		case DSP_INIT_IDLE:
			break;
		case DSP_POWER_EN:
			default_download_IC_1();
 800d9a8:	f7ff fabc 	bl	800cf24 <default_download_IC_1>
			Flash_Get_DspNum();
 800d9ac:	f7ff fcf8 	bl	800d3a0 <Flash_Get_DspNum>
			if(App_Dsp.DspNum)
 800d9b0:	4b27      	ldr	r3, [pc, #156]	; (800da50 <Dsp_PowerOnInit+0xd4>)
 800d9b2:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d00a      	beq.n	800d9d0 <Dsp_PowerOnInit+0x54>
			{
				App_Dsp.DSP_Updata_State = Flash_TO_Curr;
 800d9ba:	4b25      	ldr	r3, [pc, #148]	; (800da50 <Dsp_PowerOnInit+0xd4>)
 800d9bc:	2202      	movs	r2, #2
 800d9be:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspUpdataNum = App_Dsp.DspNum;
 800d9c2:	4b23      	ldr	r3, [pc, #140]	; (800da50 <Dsp_PowerOnInit+0xd4>)
 800d9c4:	f893 2df1 	ldrb.w	r2, [r3, #3569]	; 0xdf1
 800d9c8:	4b21      	ldr	r3, [pc, #132]	; (800da50 <Dsp_PowerOnInit+0xd4>)
 800d9ca:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
 800d9ce:	e008      	b.n	800d9e2 <Dsp_PowerOnInit+0x66>
			}
			else
			{
				Dsp_Updata(ENABLE,ENABLE);
 800d9d0:	2101      	movs	r1, #1
 800d9d2:	2001      	movs	r0, #1
 800d9d4:	f7ff fe54 	bl	800d680 <Dsp_Updata>
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800d9d8:	2200      	movs	r2, #0
 800d9da:	210a      	movs	r1, #10
 800d9dc:	2003      	movs	r0, #3
 800d9de:	f005 f833 	bl	8012a48 <PostMessage>
			}
			App_Dsp.DspPwrState = DSP_INIT;
 800d9e2:	4b1b      	ldr	r3, [pc, #108]	; (800da50 <Dsp_PowerOnInit+0xd4>)
 800d9e4:	2202      	movs	r2, #2
 800d9e6:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800d9ea:	e02e      	b.n	800da4a <Dsp_PowerOnInit+0xce>
		case DSP_INIT:
			if(App_Dsp.DSP_Updata_State == UpData_Idle)
 800d9ec:	4b18      	ldr	r3, [pc, #96]	; (800da50 <Dsp_PowerOnInit+0xd4>)
 800d9ee:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d128      	bne.n	800da48 <Dsp_PowerOnInit+0xcc>
			{
				App_Dsp.DSP_Updata_State = Load_Mode_Name;
 800d9f6:	4b16      	ldr	r3, [pc, #88]	; (800da50 <Dsp_PowerOnInit+0xd4>)
 800d9f8:	2205      	movs	r2, #5
 800d9fa:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				///PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
				if(/*BtSPPCONFlag || BtGATTCONFlag || */!PCSTATFlag)
 800d9fe:	4b15      	ldr	r3, [pc, #84]	; (800da54 <Dsp_PowerOnInit+0xd8>)
 800da00:	781b      	ldrb	r3, [r3, #0]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d10f      	bne.n	800da26 <Dsp_PowerOnInit+0xaa>
				{
				PostMessage(BT_MODULE,M2A_SYS_CMD, M2A_MCU_VER);
 800da06:	2203      	movs	r2, #3
 800da08:	2101      	movs	r1, #1
 800da0a:	2003      	movs	r0, #3
 800da0c:	f005 f81c 	bl	8012a48 <PostMessage>

				if(App_Dsp.DspNum==0x00)
 800da10:	4b0f      	ldr	r3, [pc, #60]	; (800da50 <Dsp_PowerOnInit+0xd4>)
 800da12:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800da16:	2b00      	cmp	r3, #0
 800da18:	d105      	bne.n	800da26 <Dsp_PowerOnInit+0xaa>
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800da1a:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800da1e:	210a      	movs	r1, #10
 800da20:	2003      	movs	r0, #3
 800da22:	f005 f811 	bl	8012a48 <PostMessage>
			  }
				App_Dsp.DspPwrState = DSP_NORMAL;
 800da26:	4b0a      	ldr	r3, [pc, #40]	; (800da50 <Dsp_PowerOnInit+0xd4>)
 800da28:	2203      	movs	r2, #3
 800da2a:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			}
			break;
 800da2e:	e00b      	b.n	800da48 <Dsp_PowerOnInit+0xcc>
		case DSP_NORMAL:
			break; 
		case DSP_CLOSE:
			///App_Dsp.DSP_Updata_State = Store_Mode_Name;
			App_Dsp.DspPwrState = DSP_POWER_DIS;
 800da30:	4b07      	ldr	r3, [pc, #28]	; (800da50 <Dsp_PowerOnInit+0xd4>)
 800da32:	2205      	movs	r2, #5
 800da34:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800da38:	e007      	b.n	800da4a <Dsp_PowerOnInit+0xce>
		case DSP_POWER_DIS:
			App_Dsp.DspPwrState = DSP_INIT_IDLE;
 800da3a:	4b05      	ldr	r3, [pc, #20]	; (800da50 <Dsp_PowerOnInit+0xd4>)
 800da3c:	2200      	movs	r2, #0
 800da3e:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800da42:	e002      	b.n	800da4a <Dsp_PowerOnInit+0xce>
		default:break;
 800da44:	bf00      	nop
 800da46:	e000      	b.n	800da4a <Dsp_PowerOnInit+0xce>
			break;
 800da48:	bf00      	nop
	}
}
 800da4a:	bf00      	nop
 800da4c:	bd80      	pop	{r7, pc}
 800da4e:	bf00      	nop
 800da50:	2000525c 	.word	0x2000525c
 800da54:	20004a59 	.word	0x20004a59

0800da58 <DspInit>:
///==================================================================================
void DspInit(void)
{
 800da58:	b580      	push	{r7, lr}
 800da5a:	af00      	add	r7, sp, #0
	App_Dsp.DspNum = 0x00;
 800da5c:	4b0d      	ldr	r3, [pc, #52]	; (800da94 <DspInit+0x3c>)
 800da5e:	2200      	movs	r2, #0
 800da60:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
	App_Dsp.RequestEQ_Left = 0x0000;
 800da64:	4b0b      	ldr	r3, [pc, #44]	; (800da94 <DspInit+0x3c>)
 800da66:	2200      	movs	r2, #0
 800da68:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
	App_Dsp.RequestEQ_Right = 0x0000;
 800da6c:	4b09      	ldr	r3, [pc, #36]	; (800da94 <DspInit+0x3c>)
 800da6e:	2200      	movs	r2, #0
 800da70:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
	App_Dsp.DspPwrState = DSP_INIT_IDLE;
 800da74:	4b07      	ldr	r3, [pc, #28]	; (800da94 <DspInit+0x3c>)
 800da76:	2200      	movs	r2, #0
 800da78:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
	App_Dsp.DSP_Updata_State = UpData_Idle;
 800da7c:	4b05      	ldr	r3, [pc, #20]	; (800da94 <DspInit+0x3c>)
 800da7e:	2200      	movs	r2, #0
 800da80:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
	DspModeNameInit();
 800da84:	f7ff fd98 	bl	800d5b8 <DspModeNameInit>
	DspDataInit(ENABLE,ENABLE);
 800da88:	2101      	movs	r1, #1
 800da8a:	2001      	movs	r0, #1
 800da8c:	f7ff fdd6 	bl	800d63c <DspDataInit>
}
 800da90:	bf00      	nop
 800da92:	bd80      	pop	{r7, pc}
 800da94:	2000525c 	.word	0x2000525c

0800da98 <TASK_Dsp_Pro>:
///===================================================================================
void TASK_Dsp_Pro(void)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	af00      	add	r7, sp, #0
	Dsp_PowerOnInit();
 800da9c:	f7ff ff6e 	bl	800d97c <Dsp_PowerOnInit>
	Dsp_EQ_Left_Req();
 800daa0:	f000 fc9c 	bl	800e3dc <Dsp_EQ_Left_Req>
	Dsp_EQ_Right_Req();
 800daa4:	f000 fd64 	bl	800e570 <Dsp_EQ_Right_Req>
	Dsp_StoreLoadPro();
 800daa8:	f002 ffba 	bl	8010a20 <Dsp_StoreLoadPro>
	Dsp_Info_Det();
 800daac:	f002 fb02 	bl	80100b4 <Dsp_Info_Det>
	///M2D_TxService();
}
 800dab0:	bf00      	nop
 800dab2:	bd80      	pop	{r7, pc}

0800dab4 <DSP_IO_Init>:
**  Created on	: 20171220
**  Description	:
**  Return		: 
********************************************************************************/
void DSP_IO_Init(void)
{///===
 800dab4:	b480      	push	{r7}
 800dab6:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_DSP_RESET_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_REM_EN_CTL,    GPIO_PinOutput);
	//GPIO_PinInit(SPI_DSP_SS,         GPIO_PinOutput);
	//DSP_SS_HIGH();
}
 800dab8:	bf00      	nop
 800daba:	46bd      	mov	sp, r7
 800dabc:	bc80      	pop	{r7}
 800dabe:	4770      	bx	lr

0800dac0 <SIGMA_READ>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_READ(SCH_U8 devAddress, SCH_U16 address, SCH_U8 *pData)
{
 800dac0:	b590      	push	{r4, r7, lr}
 800dac2:	b085      	sub	sp, #20
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	4603      	mov	r3, r0
 800dac8:	603a      	str	r2, [r7, #0]
 800daca:	71fb      	strb	r3, [r7, #7]
 800dacc:	460b      	mov	r3, r1
 800dace:	80bb      	strh	r3, [r7, #4]
	SCH_U8 length = 4;
 800dad0:	2304      	movs	r3, #4
 800dad2:	73fb      	strb	r3, [r7, #15]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800dad4:	79fb      	ldrb	r3, [r7, #7]
 800dad6:	4619      	mov	r1, r3
 800dad8:	2000      	movs	r0, #0
 800dada:	f004 fd1b 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 800dade:	88bb      	ldrh	r3, [r7, #4]
 800dae0:	0a1b      	lsrs	r3, r3, #8
 800dae2:	b29b      	uxth	r3, r3
 800dae4:	b2db      	uxtb	r3, r3
 800dae6:	4619      	mov	r1, r3
 800dae8:	2000      	movs	r0, #0
 800daea:	f004 fd13 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 800daee:	88bb      	ldrh	r3, [r7, #4]
 800daf0:	b2db      	uxtb	r3, r3
 800daf2:	4619      	mov	r1, r3
 800daf4:	2000      	movs	r0, #0
 800daf6:	f004 fd0d 	bl	8012514 <SPI_RW>
	while(length--)
 800dafa:	e008      	b.n	800db0e <SIGMA_READ+0x4e>
	{
		*pData++ = SPI_RW(Spi_DSP,0xFF);
 800dafc:	683c      	ldr	r4, [r7, #0]
 800dafe:	1c63      	adds	r3, r4, #1
 800db00:	603b      	str	r3, [r7, #0]
 800db02:	21ff      	movs	r1, #255	; 0xff
 800db04:	2000      	movs	r0, #0
 800db06:	f004 fd05 	bl	8012514 <SPI_RW>
 800db0a:	4603      	mov	r3, r0
 800db0c:	7023      	strb	r3, [r4, #0]
	while(length--)
 800db0e:	7bfb      	ldrb	r3, [r7, #15]
 800db10:	1e5a      	subs	r2, r3, #1
 800db12:	73fa      	strb	r2, [r7, #15]
 800db14:	2b00      	cmp	r3, #0
 800db16:	d1f1      	bne.n	800dafc <SIGMA_READ+0x3c>
	}
	DSP_SS_HIGH();
}
 800db18:	bf00      	nop
 800db1a:	3714      	adds	r7, #20
 800db1c:	46bd      	mov	sp, r7
 800db1e:	bd90      	pop	{r4, r7, pc}

0800db20 <SIGMA_WRITE>:
void SIGMA_WRITE(SCH_U8 devAddress, SCH_U16 address, SCH_U8 *pData)
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b084      	sub	sp, #16
 800db24:	af00      	add	r7, sp, #0
 800db26:	4603      	mov	r3, r0
 800db28:	603a      	str	r2, [r7, #0]
 800db2a:	71fb      	strb	r3, [r7, #7]
 800db2c:	460b      	mov	r3, r1
 800db2e:	80bb      	strh	r3, [r7, #4]
	SCH_U8 length = 4;
 800db30:	2304      	movs	r3, #4
 800db32:	73fb      	strb	r3, [r7, #15]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800db34:	79fb      	ldrb	r3, [r7, #7]
 800db36:	4619      	mov	r1, r3
 800db38:	2000      	movs	r0, #0
 800db3a:	f004 fceb 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 800db3e:	88bb      	ldrh	r3, [r7, #4]
 800db40:	0a1b      	lsrs	r3, r3, #8
 800db42:	b29b      	uxth	r3, r3
 800db44:	b2db      	uxtb	r3, r3
 800db46:	4619      	mov	r1, r3
 800db48:	2000      	movs	r0, #0
 800db4a:	f004 fce3 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 800db4e:	88bb      	ldrh	r3, [r7, #4]
 800db50:	b2db      	uxtb	r3, r3
 800db52:	4619      	mov	r1, r3
 800db54:	2000      	movs	r0, #0
 800db56:	f004 fcdd 	bl	8012514 <SPI_RW>
	while(length--)
 800db5a:	e007      	b.n	800db6c <SIGMA_WRITE+0x4c>
	{
		SPI_RW(Spi_DSP,*pData++);
 800db5c:	683b      	ldr	r3, [r7, #0]
 800db5e:	1c5a      	adds	r2, r3, #1
 800db60:	603a      	str	r2, [r7, #0]
 800db62:	781b      	ldrb	r3, [r3, #0]
 800db64:	4619      	mov	r1, r3
 800db66:	2000      	movs	r0, #0
 800db68:	f004 fcd4 	bl	8012514 <SPI_RW>
	while(length--)
 800db6c:	7bfb      	ldrb	r3, [r7, #15]
 800db6e:	1e5a      	subs	r2, r3, #1
 800db70:	73fa      	strb	r2, [r7, #15]
 800db72:	2b00      	cmp	r3, #0
 800db74:	d1f2      	bne.n	800db5c <SIGMA_WRITE+0x3c>
	}
	DSP_SS_HIGH();
	SysWaitUs(50);
 800db76:	2032      	movs	r0, #50	; 0x32
 800db78:	f004 febe 	bl	80128f8 <SysWaitUs>
}
 800db7c:	bf00      	nop
 800db7e:	3710      	adds	r7, #16
 800db80:	46bd      	mov	sp, r7
 800db82:	bd80      	pop	{r7, pc}

0800db84 <SIGMA_SAFELOAD_WRITE_REGISTER>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_SAFELOAD_WRITE_REGISTER(SCH_U8 devAddress, SCH_U16 address, SCH_U16 length, SCH_U8 *pData)
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b086      	sub	sp, #24
 800db88:	af00      	add	r7, sp, #0
 800db8a:	607b      	str	r3, [r7, #4]
 800db8c:	4603      	mov	r3, r0
 800db8e:	73fb      	strb	r3, [r7, #15]
 800db90:	460b      	mov	r3, r1
 800db92:	81bb      	strh	r3, [r7, #12]
 800db94:	4613      	mov	r3, r2
 800db96:	817b      	strh	r3, [r7, #10]
	SCH_U8 spiBuff[4];
	SCH_U8 index;
	for(index=0;index<length;index++)
 800db98:	2300      	movs	r3, #0
 800db9a:	75fb      	strb	r3, [r7, #23]
 800db9c:	e00f      	b.n	800dbbe <SIGMA_SAFELOAD_WRITE_REGISTER+0x3a>
	{
		SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_DATA_SAFELOAD0_ADDR+index,  pData);
 800db9e:	7dfb      	ldrb	r3, [r7, #23]
 800dba0:	b29b      	uxth	r3, r3
 800dba2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800dba6:	b299      	uxth	r1, r3
 800dba8:	7bfb      	ldrb	r3, [r7, #15]
 800dbaa:	687a      	ldr	r2, [r7, #4]
 800dbac:	4618      	mov	r0, r3
 800dbae:	f7ff ffb7 	bl	800db20 <SIGMA_WRITE>
		pData+=4;
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	3304      	adds	r3, #4
 800dbb6:	607b      	str	r3, [r7, #4]
	for(index=0;index<length;index++)
 800dbb8:	7dfb      	ldrb	r3, [r7, #23]
 800dbba:	3301      	adds	r3, #1
 800dbbc:	75fb      	strb	r3, [r7, #23]
 800dbbe:	7dfb      	ldrb	r3, [r7, #23]
 800dbc0:	b29b      	uxth	r3, r3
 800dbc2:	897a      	ldrh	r2, [r7, #10]
 800dbc4:	429a      	cmp	r2, r3
 800dbc6:	d8ea      	bhi.n	800db9e <SIGMA_SAFELOAD_WRITE_REGISTER+0x1a>
	}
	spiBuff[0] = 0x00;
 800dbc8:	2300      	movs	r3, #0
 800dbca:	743b      	strb	r3, [r7, #16]
	spiBuff[1] = 0x00;
 800dbcc:	2300      	movs	r3, #0
 800dbce:	747b      	strb	r3, [r7, #17]
	spiBuff[2] = address>>8;
 800dbd0:	89bb      	ldrh	r3, [r7, #12]
 800dbd2:	0a1b      	lsrs	r3, r3, #8
 800dbd4:	b29b      	uxth	r3, r3
 800dbd6:	b2db      	uxtb	r3, r3
 800dbd8:	74bb      	strb	r3, [r7, #18]
	spiBuff[3] = address;
 800dbda:	89bb      	ldrh	r3, [r7, #12]
 800dbdc:	b2db      	uxtb	r3, r3
 800dbde:	74fb      	strb	r3, [r7, #19]
	SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_ADDR,spiBuff);
 800dbe0:	f107 0210 	add.w	r2, r7, #16
 800dbe4:	7bfb      	ldrb	r3, [r7, #15]
 800dbe6:	f246 0105 	movw	r1, #24581	; 0x6005
 800dbea:	4618      	mov	r0, r3
 800dbec:	f7ff ff98 	bl	800db20 <SIGMA_WRITE>
	spiBuff[0] = 0x00;
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	743b      	strb	r3, [r7, #16]
	spiBuff[1] = 0x00;
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	747b      	strb	r3, [r7, #17]
	spiBuff[2] = 0x00;
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	74bb      	strb	r3, [r7, #18]
	spiBuff[3] = length;
 800dbfc:	897b      	ldrh	r3, [r7, #10]
 800dbfe:	b2db      	uxtb	r3, r3
 800dc00:	74fb      	strb	r3, [r7, #19]
	SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_NUM_SAFELOAD_ADDR,spiBuff);
 800dc02:	f107 0210 	add.w	r2, r7, #16
 800dc06:	7bfb      	ldrb	r3, [r7, #15]
 800dc08:	f246 0106 	movw	r1, #24582	; 0x6006
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	f7ff ff87 	bl	800db20 <SIGMA_WRITE>
	SysWaitUs(50);
 800dc12:	2032      	movs	r0, #50	; 0x32
 800dc14:	f004 fe70 	bl	80128f8 <SysWaitUs>
}
 800dc18:	bf00      	nop
 800dc1a:	3718      	adds	r7, #24
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	bd80      	pop	{r7, pc}

0800dc20 <SIGMA_WRITE_REGISTER_BLOCK>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_WRITE_REGISTER_BLOCK(SCH_U8 devAddress, SCH_U16 address, SCH_U16 length, const SCH_U8 *pData)
{
 800dc20:	b580      	push	{r7, lr}
 800dc22:	b084      	sub	sp, #16
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	607b      	str	r3, [r7, #4]
 800dc28:	4603      	mov	r3, r0
 800dc2a:	73fb      	strb	r3, [r7, #15]
 800dc2c:	460b      	mov	r3, r1
 800dc2e:	81bb      	strh	r3, [r7, #12]
 800dc30:	4613      	mov	r3, r2
 800dc32:	817b      	strh	r3, [r7, #10]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800dc34:	7bfb      	ldrb	r3, [r7, #15]
 800dc36:	4619      	mov	r1, r3
 800dc38:	2000      	movs	r0, #0
 800dc3a:	f004 fc6b 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 800dc3e:	89bb      	ldrh	r3, [r7, #12]
 800dc40:	0a1b      	lsrs	r3, r3, #8
 800dc42:	b29b      	uxth	r3, r3
 800dc44:	b2db      	uxtb	r3, r3
 800dc46:	4619      	mov	r1, r3
 800dc48:	2000      	movs	r0, #0
 800dc4a:	f004 fc63 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 800dc4e:	89bb      	ldrh	r3, [r7, #12]
 800dc50:	b2db      	uxtb	r3, r3
 800dc52:	4619      	mov	r1, r3
 800dc54:	2000      	movs	r0, #0
 800dc56:	f004 fc5d 	bl	8012514 <SPI_RW>
	while(length--)
 800dc5a:	e007      	b.n	800dc6c <SIGMA_WRITE_REGISTER_BLOCK+0x4c>
	{
		SPI_RW(Spi_DSP,*pData++);
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	1c5a      	adds	r2, r3, #1
 800dc60:	607a      	str	r2, [r7, #4]
 800dc62:	781b      	ldrb	r3, [r3, #0]
 800dc64:	4619      	mov	r1, r3
 800dc66:	2000      	movs	r0, #0
 800dc68:	f004 fc54 	bl	8012514 <SPI_RW>
	while(length--)
 800dc6c:	897b      	ldrh	r3, [r7, #10]
 800dc6e:	1e5a      	subs	r2, r3, #1
 800dc70:	817a      	strh	r2, [r7, #10]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d1f2      	bne.n	800dc5c <SIGMA_WRITE_REGISTER_BLOCK+0x3c>
	}
	DSP_SS_HIGH();
	SysWaitUs(500);
 800dc76:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800dc7a:	f004 fe3d 	bl	80128f8 <SysWaitUs>
}
 800dc7e:	bf00      	nop
 800dc80:	3710      	adds	r7, #16
 800dc82:	46bd      	mov	sp, r7
 800dc84:	bd80      	pop	{r7, pc}

0800dc86 <SIGMA_WRITE_DELAY>:

void SIGMA_WRITE_DELAY(SCH_U8 devAddress, SCH_U16 length, const SCH_U8 *pData)
{
 800dc86:	b580      	push	{r7, lr}
 800dc88:	b082      	sub	sp, #8
 800dc8a:	af00      	add	r7, sp, #0
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	603a      	str	r2, [r7, #0]
 800dc90:	71fb      	strb	r3, [r7, #7]
 800dc92:	460b      	mov	r3, r1
 800dc94:	80bb      	strh	r3, [r7, #4]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800dc96:	79fb      	ldrb	r3, [r7, #7]
 800dc98:	4619      	mov	r1, r3
 800dc9a:	2000      	movs	r0, #0
 800dc9c:	f004 fc3a 	bl	8012514 <SPI_RW>
	while(length--)
 800dca0:	e007      	b.n	800dcb2 <SIGMA_WRITE_DELAY+0x2c>
	{
		SPI_RW(Spi_DSP,*pData++);
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	1c5a      	adds	r2, r3, #1
 800dca6:	603a      	str	r2, [r7, #0]
 800dca8:	781b      	ldrb	r3, [r3, #0]
 800dcaa:	4619      	mov	r1, r3
 800dcac:	2000      	movs	r0, #0
 800dcae:	f004 fc31 	bl	8012514 <SPI_RW>
	while(length--)
 800dcb2:	88bb      	ldrh	r3, [r7, #4]
 800dcb4:	1e5a      	subs	r2, r3, #1
 800dcb6:	80ba      	strh	r2, [r7, #4]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d1f2      	bne.n	800dca2 <SIGMA_WRITE_DELAY+0x1c>
	}
	DSP_SS_HIGH();
	SysWaitUs(500);
 800dcbc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800dcc0:	f004 fe1a 	bl	80128f8 <SysWaitUs>
}
 800dcc4:	bf00      	nop
 800dcc6:	3708      	adds	r7, #8
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	bd80      	pop	{r7, pc}

0800dccc <Dsp_EQ_Init>:
{
	  20,   25,   32,   40,   50,   63,   80,  100,  125,  160,  200,  250,  315,  400,  500, 630,
	 800, 1000, 1250, 1600, 2000, 2500, 3150, 4000, 5000, 6300, 8000,10000,12500,16000,20000
};
void Dsp_EQ_Init(void)
{
 800dccc:	b490      	push	{r4, r7}
 800dcce:	b082      	sub	sp, #8
 800dcd0:	af00      	add	r7, sp, #0
	SCH_U16 index,index0;
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	80fb      	strh	r3, [r7, #6]
 800dcd6:	e091      	b.n	800ddfc <Dsp_EQ_Init+0x130>
	{
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800dcd8:	2300      	movs	r3, #0
 800dcda:	80bb      	strh	r3, [r7, #4]
 800dcdc:	e087      	b.n	800ddee <Dsp_EQ_Init+0x122>
		{
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Other.byte = 0x00;
 800dcde:	88f9      	ldrh	r1, [r7, #6]
 800dce0:	88bb      	ldrh	r3, [r7, #4]
 800dce2:	484b      	ldr	r0, [pc, #300]	; (800de10 <Dsp_EQ_Init+0x144>)
 800dce4:	461a      	mov	r2, r3
 800dce6:	0052      	lsls	r2, r2, #1
 800dce8:	441a      	add	r2, r3
 800dcea:	0093      	lsls	r3, r2, #2
 800dcec:	461a      	mov	r2, r3
 800dcee:	460b      	mov	r3, r1
 800dcf0:	005b      	lsls	r3, r3, #1
 800dcf2:	440b      	add	r3, r1
 800dcf4:	01db      	lsls	r3, r3, #7
 800dcf6:	4413      	add	r3, r2
 800dcf8:	4403      	add	r3, r0
 800dcfa:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800dcfe:	2200      	movs	r2, #0
 800dd00:	701a      	strb	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Other.bit.EN_DIS = 1;
 800dd02:	88f9      	ldrh	r1, [r7, #6]
 800dd04:	88bb      	ldrh	r3, [r7, #4]
 800dd06:	4842      	ldr	r0, [pc, #264]	; (800de10 <Dsp_EQ_Init+0x144>)
 800dd08:	461a      	mov	r2, r3
 800dd0a:	0052      	lsls	r2, r2, #1
 800dd0c:	441a      	add	r2, r3
 800dd0e:	0093      	lsls	r3, r2, #2
 800dd10:	461a      	mov	r2, r3
 800dd12:	460b      	mov	r3, r1
 800dd14:	005b      	lsls	r3, r3, #1
 800dd16:	440b      	add	r3, r1
 800dd18:	01db      	lsls	r3, r3, #7
 800dd1a:	4413      	add	r3, r2
 800dd1c:	4403      	add	r3, r0
 800dd1e:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800dd22:	7813      	ldrb	r3, [r2, #0]
 800dd24:	f043 0301 	orr.w	r3, r3, #1
 800dd28:	7013      	strb	r3, [r2, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].MODE0 = PEAKING_EQ;
 800dd2a:	88f9      	ldrh	r1, [r7, #6]
 800dd2c:	88bb      	ldrh	r3, [r7, #4]
 800dd2e:	4838      	ldr	r0, [pc, #224]	; (800de10 <Dsp_EQ_Init+0x144>)
 800dd30:	461a      	mov	r2, r3
 800dd32:	0052      	lsls	r2, r2, #1
 800dd34:	441a      	add	r2, r3
 800dd36:	0093      	lsls	r3, r2, #2
 800dd38:	461a      	mov	r2, r3
 800dd3a:	460b      	mov	r3, r1
 800dd3c:	005b      	lsls	r3, r3, #1
 800dd3e:	440b      	add	r3, r1
 800dd40:	01db      	lsls	r3, r3, #7
 800dd42:	4413      	add	r3, r2
 800dd44:	4403      	add	r3, r0
 800dd46:	f203 1371 	addw	r3, r3, #369	; 0x171
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	701a      	strb	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Boost = DSP_BOOST_DEFAULT;
 800dd4e:	88f9      	ldrh	r1, [r7, #6]
 800dd50:	88bb      	ldrh	r3, [r7, #4]
 800dd52:	482f      	ldr	r0, [pc, #188]	; (800de10 <Dsp_EQ_Init+0x144>)
 800dd54:	461a      	mov	r2, r3
 800dd56:	0052      	lsls	r2, r2, #1
 800dd58:	441a      	add	r2, r3
 800dd5a:	0093      	lsls	r3, r2, #2
 800dd5c:	461a      	mov	r2, r3
 800dd5e:	460b      	mov	r3, r1
 800dd60:	005b      	lsls	r3, r3, #1
 800dd62:	440b      	add	r3, r1
 800dd64:	01db      	lsls	r3, r3, #7
 800dd66:	4413      	add	r3, r2
 800dd68:	4403      	add	r3, r0
 800dd6a:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800dd6e:	f44f 6216 	mov.w	r2, #2400	; 0x960
 800dd72:	801a      	strh	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Freq  = Default_Freq[index0];
 800dd74:	88ba      	ldrh	r2, [r7, #4]
 800dd76:	88f9      	ldrh	r1, [r7, #6]
 800dd78:	88bb      	ldrh	r3, [r7, #4]
 800dd7a:	4826      	ldr	r0, [pc, #152]	; (800de14 <Dsp_EQ_Init+0x148>)
 800dd7c:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800dd80:	4c23      	ldr	r4, [pc, #140]	; (800de10 <Dsp_EQ_Init+0x144>)
 800dd82:	461a      	mov	r2, r3
 800dd84:	0052      	lsls	r2, r2, #1
 800dd86:	441a      	add	r2, r3
 800dd88:	0093      	lsls	r3, r2, #2
 800dd8a:	461a      	mov	r2, r3
 800dd8c:	460b      	mov	r3, r1
 800dd8e:	005b      	lsls	r3, r3, #1
 800dd90:	440b      	add	r3, r1
 800dd92:	01db      	lsls	r3, r3, #7
 800dd94:	4413      	add	r3, r2
 800dd96:	4423      	add	r3, r4
 800dd98:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800dd9c:	6018      	str	r0, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Gain  = DSP_GAIN_DEFAULT;
 800dd9e:	88f9      	ldrh	r1, [r7, #6]
 800dda0:	88bb      	ldrh	r3, [r7, #4]
 800dda2:	481b      	ldr	r0, [pc, #108]	; (800de10 <Dsp_EQ_Init+0x144>)
 800dda4:	461a      	mov	r2, r3
 800dda6:	0052      	lsls	r2, r2, #1
 800dda8:	441a      	add	r2, r3
 800ddaa:	0093      	lsls	r3, r2, #2
 800ddac:	461a      	mov	r2, r3
 800ddae:	460b      	mov	r3, r1
 800ddb0:	005b      	lsls	r3, r3, #1
 800ddb2:	440b      	add	r3, r1
 800ddb4:	01db      	lsls	r3, r3, #7
 800ddb6:	4413      	add	r3, r2
 800ddb8:	4403      	add	r3, r0
 800ddba:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800ddbe:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800ddc2:	801a      	strh	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Q_Factor  = DSP_Q_FACTOR_DEFAULT;
 800ddc4:	88f9      	ldrh	r1, [r7, #6]
 800ddc6:	88bb      	ldrh	r3, [r7, #4]
 800ddc8:	4811      	ldr	r0, [pc, #68]	; (800de10 <Dsp_EQ_Init+0x144>)
 800ddca:	461a      	mov	r2, r3
 800ddcc:	0052      	lsls	r2, r2, #1
 800ddce:	441a      	add	r2, r3
 800ddd0:	0093      	lsls	r3, r2, #2
 800ddd2:	461a      	mov	r2, r3
 800ddd4:	460b      	mov	r3, r1
 800ddd6:	005b      	lsls	r3, r3, #1
 800ddd8:	440b      	add	r3, r1
 800ddda:	01db      	lsls	r3, r3, #7
 800dddc:	4413      	add	r3, r2
 800ddde:	4403      	add	r3, r0
 800dde0:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800dde4:	228d      	movs	r2, #141	; 0x8d
 800dde6:	801a      	strh	r2, [r3, #0]
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800dde8:	88bb      	ldrh	r3, [r7, #4]
 800ddea:	3301      	adds	r3, #1
 800ddec:	80bb      	strh	r3, [r7, #4]
 800ddee:	88bb      	ldrh	r3, [r7, #4]
 800ddf0:	2b1f      	cmp	r3, #31
 800ddf2:	f67f af74 	bls.w	800dcde <Dsp_EQ_Init+0x12>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800ddf6:	88fb      	ldrh	r3, [r7, #6]
 800ddf8:	3301      	adds	r3, #1
 800ddfa:	80fb      	strh	r3, [r7, #6]
 800ddfc:	88fb      	ldrh	r3, [r7, #6]
 800ddfe:	2b07      	cmp	r3, #7
 800de00:	f67f af6a 	bls.w	800dcd8 <Dsp_EQ_Init+0xc>
		}
	}
}
 800de04:	bf00      	nop
 800de06:	3708      	adds	r7, #8
 800de08:	46bd      	mov	sp, r7
 800de0a:	bc90      	pop	{r4, r7}
 800de0c:	4770      	bx	lr
 800de0e:	bf00      	nop
 800de10:	2000525c 	.word	0x2000525c
 800de14:	080240cc 	.word	0x080240cc

0800de18 <EQ_Algorithm>:
	MOD_EQ_6_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_6_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR,
	MOD_EQ_7_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_7_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR,
	MOD_EQ_8_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_8_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR
};
void EQ_Algorithm(double *buff_double, SCH_U32 Boost,SCH_U32 Freq,SCH_U16 Gain,SCH_U16 Q_Factor)
{
 800de18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800de1c:	b097      	sub	sp, #92	; 0x5c
 800de1e:	af00      	add	r7, sp, #0
 800de20:	60f8      	str	r0, [r7, #12]
 800de22:	60b9      	str	r1, [r7, #8]
 800de24:	607a      	str	r2, [r7, #4]
 800de26:	807b      	strh	r3, [r7, #2]
	double gain,Q,boost,f0;
	double A,w0,alpha,gainLinear;
	double a0;
	gain = ((double)Gain-1500)/100;
 800de28:	887b      	ldrh	r3, [r7, #2]
 800de2a:	4618      	mov	r0, r3
 800de2c:	f7f2 fb4a 	bl	80004c4 <__aeabi_ui2d>
 800de30:	a3a9      	add	r3, pc, #676	; (adr r3, 800e0d8 <EQ_Algorithm+0x2c0>)
 800de32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de36:	f7f2 fa07 	bl	8000248 <__aeabi_dsub>
 800de3a:	4603      	mov	r3, r0
 800de3c:	460c      	mov	r4, r1
 800de3e:	4618      	mov	r0, r3
 800de40:	4621      	mov	r1, r4
 800de42:	f04f 0200 	mov.w	r2, #0
 800de46:	4ba6      	ldr	r3, [pc, #664]	; (800e0e0 <EQ_Algorithm+0x2c8>)
 800de48:	f7f2 fce0 	bl	800080c <__aeabi_ddiv>
 800de4c:	4603      	mov	r3, r0
 800de4e:	460c      	mov	r4, r1
 800de50:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	Q = (double)Q_Factor/100;
 800de54:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800de58:	4618      	mov	r0, r3
 800de5a:	f7f2 fb33 	bl	80004c4 <__aeabi_ui2d>
 800de5e:	f04f 0200 	mov.w	r2, #0
 800de62:	4b9f      	ldr	r3, [pc, #636]	; (800e0e0 <EQ_Algorithm+0x2c8>)
 800de64:	f7f2 fcd2 	bl	800080c <__aeabi_ddiv>
 800de68:	4603      	mov	r3, r0
 800de6a:	460c      	mov	r4, r1
 800de6c:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	boost = ((double)Boost-2400)/100;
 800de70:	68b8      	ldr	r0, [r7, #8]
 800de72:	f7f2 fb27 	bl	80004c4 <__aeabi_ui2d>
 800de76:	f04f 0200 	mov.w	r2, #0
 800de7a:	4b9a      	ldr	r3, [pc, #616]	; (800e0e4 <EQ_Algorithm+0x2cc>)
 800de7c:	f7f2 f9e4 	bl	8000248 <__aeabi_dsub>
 800de80:	4603      	mov	r3, r0
 800de82:	460c      	mov	r4, r1
 800de84:	4618      	mov	r0, r3
 800de86:	4621      	mov	r1, r4
 800de88:	f04f 0200 	mov.w	r2, #0
 800de8c:	4b94      	ldr	r3, [pc, #592]	; (800e0e0 <EQ_Algorithm+0x2c8>)
 800de8e:	f7f2 fcbd 	bl	800080c <__aeabi_ddiv>
 800de92:	4603      	mov	r3, r0
 800de94:	460c      	mov	r4, r1
 800de96:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	f0 = Freq;
 800de9a:	6878      	ldr	r0, [r7, #4]
 800de9c:	f7f2 fb12 	bl	80004c4 <__aeabi_ui2d>
 800dea0:	4603      	mov	r3, r0
 800dea2:	460c      	mov	r4, r1
 800dea4:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	A = pow(10,(boost/40));	
 800dea8:	f04f 0200 	mov.w	r2, #0
 800deac:	4b8e      	ldr	r3, [pc, #568]	; (800e0e8 <EQ_Algorithm+0x2d0>)
 800deae:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800deb2:	f7f2 fcab 	bl	800080c <__aeabi_ddiv>
 800deb6:	4603      	mov	r3, r0
 800deb8:	460c      	mov	r4, r1
 800deba:	461a      	mov	r2, r3
 800debc:	4623      	mov	r3, r4
 800debe:	f04f 0000 	mov.w	r0, #0
 800dec2:	498a      	ldr	r1, [pc, #552]	; (800e0ec <EQ_Algorithm+0x2d4>)
 800dec4:	f006 fcbe 	bl	8014844 <pow>
 800dec8:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	w0 = 2 * pi * f0 /Fs;
 800decc:	4b88      	ldr	r3, [pc, #544]	; (800e0f0 <EQ_Algorithm+0x2d8>)
 800dece:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ded2:	4602      	mov	r2, r0
 800ded4:	460b      	mov	r3, r1
 800ded6:	f7f2 f9b9 	bl	800024c <__adddf3>
 800deda:	4603      	mov	r3, r0
 800dedc:	460c      	mov	r4, r1
 800dede:	4618      	mov	r0, r3
 800dee0:	4621      	mov	r1, r4
 800dee2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800dee6:	f7f2 fb67 	bl	80005b8 <__aeabi_dmul>
 800deea:	4603      	mov	r3, r0
 800deec:	460c      	mov	r4, r1
 800deee:	4618      	mov	r0, r3
 800def0:	4621      	mov	r1, r4
 800def2:	4b80      	ldr	r3, [pc, #512]	; (800e0f4 <EQ_Algorithm+0x2dc>)
 800def4:	cb18      	ldmia	r3, {r3, r4}
 800def6:	461a      	mov	r2, r3
 800def8:	4623      	mov	r3, r4
 800defa:	f7f2 fc87 	bl	800080c <__aeabi_ddiv>
 800defe:	4603      	mov	r3, r0
 800df00:	460c      	mov	r4, r1
 800df02:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	alpha = sin(w0) / (2*Q);
 800df06:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800df0a:	f006 fc61 	bl	80147d0 <sin>
 800df0e:	4680      	mov	r8, r0
 800df10:	4689      	mov	r9, r1
 800df12:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800df16:	4602      	mov	r2, r0
 800df18:	460b      	mov	r3, r1
 800df1a:	f7f2 f997 	bl	800024c <__adddf3>
 800df1e:	4603      	mov	r3, r0
 800df20:	460c      	mov	r4, r1
 800df22:	461a      	mov	r2, r3
 800df24:	4623      	mov	r3, r4
 800df26:	4640      	mov	r0, r8
 800df28:	4649      	mov	r1, r9
 800df2a:	f7f2 fc6f 	bl	800080c <__aeabi_ddiv>
 800df2e:	4603      	mov	r3, r0
 800df30:	460c      	mov	r4, r1
 800df32:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(gain/20));
 800df36:	f04f 0200 	mov.w	r2, #0
 800df3a:	4b6f      	ldr	r3, [pc, #444]	; (800e0f8 <EQ_Algorithm+0x2e0>)
 800df3c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800df40:	f7f2 fc64 	bl	800080c <__aeabi_ddiv>
 800df44:	4603      	mov	r3, r0
 800df46:	460c      	mov	r4, r1
 800df48:	461a      	mov	r2, r3
 800df4a:	4623      	mov	r3, r4
 800df4c:	f04f 0000 	mov.w	r0, #0
 800df50:	4966      	ldr	r1, [pc, #408]	; (800e0ec <EQ_Algorithm+0x2d4>)
 800df52:	f006 fc77 	bl	8014844 <pow>
 800df56:	e9c7 0106 	strd	r0, r1, [r7, #24]
	a0 = 1 + alpha / A;
 800df5a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800df5e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800df62:	f7f2 fc53 	bl	800080c <__aeabi_ddiv>
 800df66:	4603      	mov	r3, r0
 800df68:	460c      	mov	r4, r1
 800df6a:	4618      	mov	r0, r3
 800df6c:	4621      	mov	r1, r4
 800df6e:	f04f 0200 	mov.w	r2, #0
 800df72:	4b62      	ldr	r3, [pc, #392]	; (800e0fc <EQ_Algorithm+0x2e4>)
 800df74:	f7f2 f96a 	bl	800024c <__adddf3>
 800df78:	4603      	mov	r3, r0
 800df7a:	460c      	mov	r4, r1
 800df7c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	*buff_double++ = ((1 - alpha * A) * gainLinear) / a0;     ///b2
 800df80:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800df84:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800df88:	f7f2 fb16 	bl	80005b8 <__aeabi_dmul>
 800df8c:	4603      	mov	r3, r0
 800df8e:	460c      	mov	r4, r1
 800df90:	461a      	mov	r2, r3
 800df92:	4623      	mov	r3, r4
 800df94:	f04f 0000 	mov.w	r0, #0
 800df98:	4958      	ldr	r1, [pc, #352]	; (800e0fc <EQ_Algorithm+0x2e4>)
 800df9a:	f7f2 f955 	bl	8000248 <__aeabi_dsub>
 800df9e:	4603      	mov	r3, r0
 800dfa0:	460c      	mov	r4, r1
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	4621      	mov	r1, r4
 800dfa6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800dfaa:	f7f2 fb05 	bl	80005b8 <__aeabi_dmul>
 800dfae:	4603      	mov	r3, r0
 800dfb0:	460c      	mov	r4, r1
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	4621      	mov	r1, r4
 800dfb6:	68fc      	ldr	r4, [r7, #12]
 800dfb8:	f104 0308 	add.w	r3, r4, #8
 800dfbc:	60fb      	str	r3, [r7, #12]
 800dfbe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800dfc2:	f7f2 fc23 	bl	800080c <__aeabi_ddiv>
 800dfc6:	4602      	mov	r2, r0
 800dfc8:	460b      	mov	r3, r1
 800dfca:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = (-(2 * cos(w0)) * gainLinear) / a0;    ///b1
 800dfce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800dfd2:	f006 fbc7 	bl	8014764 <cos>
 800dfd6:	4602      	mov	r2, r0
 800dfd8:	460b      	mov	r3, r1
 800dfda:	f7f2 f937 	bl	800024c <__adddf3>
 800dfde:	4603      	mov	r3, r0
 800dfe0:	460c      	mov	r4, r1
 800dfe2:	461d      	mov	r5, r3
 800dfe4:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800dfe8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800dfec:	4628      	mov	r0, r5
 800dfee:	4631      	mov	r1, r6
 800dff0:	f7f2 fae2 	bl	80005b8 <__aeabi_dmul>
 800dff4:	4603      	mov	r3, r0
 800dff6:	460c      	mov	r4, r1
 800dff8:	4618      	mov	r0, r3
 800dffa:	4621      	mov	r1, r4
 800dffc:	68fc      	ldr	r4, [r7, #12]
 800dffe:	f104 0308 	add.w	r3, r4, #8
 800e002:	60fb      	str	r3, [r7, #12]
 800e004:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e008:	f7f2 fc00 	bl	800080c <__aeabi_ddiv>
 800e00c:	4602      	mov	r2, r0
 800e00e:	460b      	mov	r3, r1
 800e010:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = ((1 + alpha *A) * gainLinear) / a0;     ///b0
 800e014:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e018:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800e01c:	f7f2 facc 	bl	80005b8 <__aeabi_dmul>
 800e020:	4603      	mov	r3, r0
 800e022:	460c      	mov	r4, r1
 800e024:	4618      	mov	r0, r3
 800e026:	4621      	mov	r1, r4
 800e028:	f04f 0200 	mov.w	r2, #0
 800e02c:	4b33      	ldr	r3, [pc, #204]	; (800e0fc <EQ_Algorithm+0x2e4>)
 800e02e:	f7f2 f90d 	bl	800024c <__adddf3>
 800e032:	4603      	mov	r3, r0
 800e034:	460c      	mov	r4, r1
 800e036:	4618      	mov	r0, r3
 800e038:	4621      	mov	r1, r4
 800e03a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e03e:	f7f2 fabb 	bl	80005b8 <__aeabi_dmul>
 800e042:	4603      	mov	r3, r0
 800e044:	460c      	mov	r4, r1
 800e046:	4618      	mov	r0, r3
 800e048:	4621      	mov	r1, r4
 800e04a:	68fc      	ldr	r4, [r7, #12]
 800e04c:	f104 0308 	add.w	r3, r4, #8
 800e050:	60fb      	str	r3, [r7, #12]
 800e052:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e056:	f7f2 fbd9 	bl	800080c <__aeabi_ddiv>
 800e05a:	4602      	mov	r2, r0
 800e05c:	460b      	mov	r3, r1
 800e05e:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = (alpha /A - 1) / a0;                    ///a2
 800e062:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e066:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800e06a:	f7f2 fbcf 	bl	800080c <__aeabi_ddiv>
 800e06e:	4603      	mov	r3, r0
 800e070:	460c      	mov	r4, r1
 800e072:	4618      	mov	r0, r3
 800e074:	4621      	mov	r1, r4
 800e076:	f04f 0200 	mov.w	r2, #0
 800e07a:	4b20      	ldr	r3, [pc, #128]	; (800e0fc <EQ_Algorithm+0x2e4>)
 800e07c:	f7f2 f8e4 	bl	8000248 <__aeabi_dsub>
 800e080:	4603      	mov	r3, r0
 800e082:	460c      	mov	r4, r1
 800e084:	4618      	mov	r0, r3
 800e086:	4621      	mov	r1, r4
 800e088:	68fc      	ldr	r4, [r7, #12]
 800e08a:	f104 0308 	add.w	r3, r4, #8
 800e08e:	60fb      	str	r3, [r7, #12]
 800e090:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e094:	f7f2 fbba 	bl	800080c <__aeabi_ddiv>
 800e098:	4602      	mov	r2, r0
 800e09a:	460b      	mov	r3, r1
 800e09c:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double   = (2 * cos(w0)) / a0;                     ////a1
 800e0a0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e0a4:	f006 fb5e 	bl	8014764 <cos>
 800e0a8:	4602      	mov	r2, r0
 800e0aa:	460b      	mov	r3, r1
 800e0ac:	f7f2 f8ce 	bl	800024c <__adddf3>
 800e0b0:	4603      	mov	r3, r0
 800e0b2:	460c      	mov	r4, r1
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	4621      	mov	r1, r4
 800e0b8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e0bc:	f7f2 fba6 	bl	800080c <__aeabi_ddiv>
 800e0c0:	4603      	mov	r3, r0
 800e0c2:	460c      	mov	r4, r1
 800e0c4:	68fa      	ldr	r2, [r7, #12]
 800e0c6:	e9c2 3400 	strd	r3, r4, [r2]
}
 800e0ca:	bf00      	nop
 800e0cc:	375c      	adds	r7, #92	; 0x5c
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e0d4:	f3af 8000 	nop.w
 800e0d8:	00000000 	.word	0x00000000
 800e0dc:	40977000 	.word	0x40977000
 800e0e0:	40590000 	.word	0x40590000
 800e0e4:	40a2c000 	.word	0x40a2c000
 800e0e8:	40440000 	.word	0x40440000
 800e0ec:	40240000 	.word	0x40240000
 800e0f0:	08024048 	.word	0x08024048
 800e0f4:	08024040 	.word	0x08024040
 800e0f8:	40340000 	.word	0x40340000
 800e0fc:	3ff00000 	.word	0x3ff00000

0800e100 <Dsp_EQ_Set>:
SCH_BOOL Dsp_EQ_Set(SCH_U8 Channel,EQ_NUM_T EQ_NUM,EQ_T *P_EQ)
{
 800e100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e104:	b097      	sub	sp, #92	; 0x5c
 800e106:	af02      	add	r7, sp, #8
 800e108:	4603      	mov	r3, r0
 800e10a:	603a      	str	r2, [r7, #0]
 800e10c:	71fb      	strb	r3, [r7, #7]
 800e10e:	460b      	mov	r3, r1
 800e110:	71bb      	strb	r3, [r7, #6]
	SCH_U16 Addr;
	double buff_double[5];
	SCH_U8 buff[20];
	if(Channel >= DSP_CHANNEL_CNT || EQ_NUM >= EQ_NUM_31)
 800e112:	79fb      	ldrb	r3, [r7, #7]
 800e114:	2b07      	cmp	r3, #7
 800e116:	d802      	bhi.n	800e11e <Dsp_EQ_Set+0x1e>
 800e118:	79bb      	ldrb	r3, [r7, #6]
 800e11a:	2b1e      	cmp	r3, #30
 800e11c:	d901      	bls.n	800e122 <Dsp_EQ_Set+0x22>
		return FALSE;
 800e11e:	2300      	movs	r3, #0
 800e120:	e0e6      	b.n	800e2f0 <Dsp_EQ_Set+0x1f0>
	P_EQ->Boost    = LimitMaxMin(DSP_BOOST_MIN,   P_EQ->Boost,   DSP_BOOST_MAX);
 800e122:	683b      	ldr	r3, [r7, #0]
 800e124:	885b      	ldrh	r3, [r3, #2]
 800e126:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 800e12a:	4619      	mov	r1, r3
 800e12c:	2000      	movs	r0, #0
 800e12e:	f004 fc23 	bl	8012978 <LimitMaxMin>
 800e132:	4603      	mov	r3, r0
 800e134:	b29a      	uxth	r2, r3
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	805a      	strh	r2, [r3, #2]
	P_EQ->Freq     = LimitMaxMin(DSP_FREQ_MIN,    P_EQ->Freq,    DSP_FREQ_MAX);
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	685b      	ldr	r3, [r3, #4]
 800e13e:	4a6f      	ldr	r2, [pc, #444]	; (800e2fc <Dsp_EQ_Set+0x1fc>)
 800e140:	4619      	mov	r1, r3
 800e142:	2000      	movs	r0, #0
 800e144:	f004 fc18 	bl	8012978 <LimitMaxMin>
 800e148:	4602      	mov	r2, r0
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	605a      	str	r2, [r3, #4]
	P_EQ->Gain     = LimitMaxMin(DSP_GAIN_MIN,    P_EQ->Gain,    DSP_GAIN_MAX);
 800e14e:	683b      	ldr	r3, [r7, #0]
 800e150:	891b      	ldrh	r3, [r3, #8]
 800e152:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800e156:	4619      	mov	r1, r3
 800e158:	2000      	movs	r0, #0
 800e15a:	f004 fc0d 	bl	8012978 <LimitMaxMin>
 800e15e:	4603      	mov	r3, r0
 800e160:	b29a      	uxth	r2, r3
 800e162:	683b      	ldr	r3, [r7, #0]
 800e164:	811a      	strh	r2, [r3, #8]
	P_EQ->Q_Factor = LimitMaxMin(DSP_Q_FACTOR_MIN,P_EQ->Q_Factor,DSP_Q_FACTOR_MAX);
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	895b      	ldrh	r3, [r3, #10]
 800e16a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800e16e:	4619      	mov	r1, r3
 800e170:	2000      	movs	r0, #0
 800e172:	f004 fc01 	bl	8012978 <LimitMaxMin>
 800e176:	4603      	mov	r3, r0
 800e178:	b29a      	uxth	r2, r3
 800e17a:	683b      	ldr	r3, [r7, #0]
 800e17c:	815a      	strh	r2, [r3, #10]
	Addr = EQ_Set_addr[Channel*2+EQ_NUM/16]+EQ_NUM%16*5;
 800e17e:	79fb      	ldrb	r3, [r7, #7]
 800e180:	005b      	lsls	r3, r3, #1
 800e182:	79ba      	ldrb	r2, [r7, #6]
 800e184:	0912      	lsrs	r2, r2, #4
 800e186:	b2d2      	uxtb	r2, r2
 800e188:	4413      	add	r3, r2
 800e18a:	4a5d      	ldr	r2, [pc, #372]	; (800e300 <Dsp_EQ_Set+0x200>)
 800e18c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800e190:	79bb      	ldrb	r3, [r7, #6]
 800e192:	b29b      	uxth	r3, r3
 800e194:	f003 030f 	and.w	r3, r3, #15
 800e198:	b29b      	uxth	r3, r3
 800e19a:	4619      	mov	r1, r3
 800e19c:	0089      	lsls	r1, r1, #2
 800e19e:	440b      	add	r3, r1
 800e1a0:	b29b      	uxth	r3, r3
 800e1a2:	4413      	add	r3, r2
 800e1a4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	if(P_EQ->Other.bit.EN_DIS)//enable
 800e1a8:	683b      	ldr	r3, [r7, #0]
 800e1aa:	781b      	ldrb	r3, [r3, #0]
 800e1ac:	f003 0301 	and.w	r3, r3, #1
 800e1b0:	b2db      	uxtb	r3, r3
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d016      	beq.n	800e1e4 <Dsp_EQ_Set+0xe4>
	{
		if(P_EQ->MODE0==PEAKING_EQ)
 800e1b6:	683b      	ldr	r3, [r7, #0]
 800e1b8:	785b      	ldrb	r3, [r3, #1]
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d110      	bne.n	800e1e0 <Dsp_EQ_Set+0xe0>
		{
			EQ_Algorithm(buff_double,P_EQ->Boost,P_EQ->Freq,P_EQ->Gain,P_EQ->Q_Factor);
 800e1be:	683b      	ldr	r3, [r7, #0]
 800e1c0:	885b      	ldrh	r3, [r3, #2]
 800e1c2:	461e      	mov	r6, r3
 800e1c4:	683b      	ldr	r3, [r7, #0]
 800e1c6:	685a      	ldr	r2, [r3, #4]
 800e1c8:	683b      	ldr	r3, [r7, #0]
 800e1ca:	8919      	ldrh	r1, [r3, #8]
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	895b      	ldrh	r3, [r3, #10]
 800e1d0:	f107 0020 	add.w	r0, r7, #32
 800e1d4:	9300      	str	r3, [sp, #0]
 800e1d6:	460b      	mov	r3, r1
 800e1d8:	4631      	mov	r1, r6
 800e1da:	f7ff fe1d 	bl	800de18 <EQ_Algorithm>
 800e1de:	e022      	b.n	800e226 <Dsp_EQ_Set+0x126>
		}
		else
			return FALSE;
 800e1e0:	2300      	movs	r3, #0
 800e1e2:	e085      	b.n	800e2f0 <Dsp_EQ_Set+0x1f0>
	}
	else///disable
	{
		SysWaitUs(300);
 800e1e4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800e1e8:	f004 fb86 	bl	80128f8 <SysWaitUs>
		buff_double[0] = 0;
 800e1ec:	f04f 0200 	mov.w	r2, #0
 800e1f0:	f04f 0300 	mov.w	r3, #0
 800e1f4:	e9c7 2308 	strd	r2, r3, [r7, #32]
		buff_double[1] = 0;
 800e1f8:	f04f 0200 	mov.w	r2, #0
 800e1fc:	f04f 0300 	mov.w	r3, #0
 800e200:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		buff_double[2] = 1;
 800e204:	f04f 0200 	mov.w	r2, #0
 800e208:	4b3e      	ldr	r3, [pc, #248]	; (800e304 <Dsp_EQ_Set+0x204>)
 800e20a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		buff_double[3] = 0;
 800e20e:	f04f 0200 	mov.w	r2, #0
 800e212:	f04f 0300 	mov.w	r3, #0
 800e216:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
		buff_double[4] = 0;
 800e21a:	f04f 0200 	mov.w	r2, #0
 800e21e:	f04f 0300 	mov.w	r3, #0
 800e222:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	}
	if(P_EQ->Other.bit.PHASE)///
 800e226:	683b      	ldr	r3, [r7, #0]
 800e228:	781b      	ldrb	r3, [r3, #0]
 800e22a:	f003 0310 	and.w	r3, r3, #16
 800e22e:	b2db      	uxtb	r3, r3
 800e230:	2b00      	cmp	r3, #0
 800e232:	d014      	beq.n	800e25e <Dsp_EQ_Set+0x15e>
	{
		buff_double[0] = -buff_double[0];
 800e234:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e238:	4692      	mov	sl, r2
 800e23a:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800e23e:	e9c7 ab08 	strd	sl, fp, [r7, #32]
		buff_double[1] = -buff_double[1];
 800e242:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e246:	4690      	mov	r8, r2
 800e248:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800e24c:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
		buff_double[2] = -buff_double[2];
 800e250:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e254:	4614      	mov	r4, r2
 800e256:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800e25a:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
	}
	SIGMASTUDIOTYPE(buff_double[0],&buff[0]);
 800e25e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800e262:	f107 020c 	add.w	r2, r7, #12
 800e266:	4618      	mov	r0, r3
 800e268:	4621      	mov	r1, r4
 800e26a:	f7ff f8bf 	bl	800d3ec <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[1],&buff[4]);
 800e26e:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800e272:	f107 020c 	add.w	r2, r7, #12
 800e276:	3204      	adds	r2, #4
 800e278:	4618      	mov	r0, r3
 800e27a:	4621      	mov	r1, r4
 800e27c:	f7ff f8b6 	bl	800d3ec <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[2],&buff[8]);
 800e280:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800e284:	f107 020c 	add.w	r2, r7, #12
 800e288:	3208      	adds	r2, #8
 800e28a:	4618      	mov	r0, r3
 800e28c:	4621      	mov	r1, r4
 800e28e:	f7ff f8ad 	bl	800d3ec <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[3],&buff[12]);
 800e292:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800e296:	f107 020c 	add.w	r2, r7, #12
 800e29a:	320c      	adds	r2, #12
 800e29c:	4618      	mov	r0, r3
 800e29e:	4621      	mov	r1, r4
 800e2a0:	f7ff f8a4 	bl	800d3ec <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[4],&buff[16]);
 800e2a4:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800e2a8:	f107 020c 	add.w	r2, r7, #12
 800e2ac:	3210      	adds	r2, #16
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	4621      	mov	r1, r4
 800e2b2:	f7ff f89b 	bl	800d3ec <SIGMASTUDIOTYPE>
	SIGMA_SAFELOAD_WRITE_REGISTER( DEVICE_ADDR_IC_1, Addr,   5, buff);
 800e2b6:	f107 030c 	add.w	r3, r7, #12
 800e2ba:	f8b7 104e 	ldrh.w	r1, [r7, #78]	; 0x4e
 800e2be:	2205      	movs	r2, #5
 800e2c0:	2000      	movs	r0, #0
 800e2c2:	f7ff fc5f 	bl	800db84 <SIGMA_SAFELOAD_WRITE_REGISTER>
	App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM] = *P_EQ;
 800e2c6:	79f9      	ldrb	r1, [r7, #7]
 800e2c8:	79bb      	ldrb	r3, [r7, #6]
 800e2ca:	480f      	ldr	r0, [pc, #60]	; (800e308 <Dsp_EQ_Set+0x208>)
 800e2cc:	461a      	mov	r2, r3
 800e2ce:	0052      	lsls	r2, r2, #1
 800e2d0:	441a      	add	r2, r3
 800e2d2:	0093      	lsls	r3, r2, #2
 800e2d4:	461a      	mov	r2, r3
 800e2d6:	460b      	mov	r3, r1
 800e2d8:	005b      	lsls	r3, r3, #1
 800e2da:	440b      	add	r3, r1
 800e2dc:	01db      	lsls	r3, r3, #7
 800e2de:	4413      	add	r3, r2
 800e2e0:	4403      	add	r3, r0
 800e2e2:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800e2e6:	683a      	ldr	r2, [r7, #0]
 800e2e8:	ca07      	ldmia	r2, {r0, r1, r2}
 800e2ea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return TRUE;
 800e2ee:	2301      	movs	r3, #1
}
 800e2f0:	4618      	mov	r0, r3
 800e2f2:	3754      	adds	r7, #84	; 0x54
 800e2f4:	46bd      	mov	sp, r7
 800e2f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2fa:	bf00      	nop
 800e2fc:	00017700 	.word	0x00017700
 800e300:	0802414c 	.word	0x0802414c
 800e304:	3ff00000 	.word	0x3ff00000
 800e308:	2000525c 	.word	0x2000525c

0800e30c <Dsp_EQ_Direct>:
		Dsp_EQ_Set(Channel,(EQ_NUM_T)index,&EQ);
	}
	return TRUE;
}
SCH_BOOL Dsp_EQ_Direct(SCH_U8 Channel,SCH_U8 EnDis)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b084      	sub	sp, #16
 800e310:	af00      	add	r7, sp, #0
 800e312:	4603      	mov	r3, r0
 800e314:	460a      	mov	r2, r1
 800e316:	71fb      	strb	r3, [r7, #7]
 800e318:	4613      	mov	r3, r2
 800e31a:	71bb      	strb	r3, [r7, #6]
	SCH_U8 index;
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800e31c:	79fb      	ldrb	r3, [r7, #7]
 800e31e:	2b08      	cmp	r3, #8
 800e320:	d802      	bhi.n	800e328 <Dsp_EQ_Direct+0x1c>
 800e322:	79fb      	ldrb	r3, [r7, #7]
 800e324:	2b00      	cmp	r3, #0
 800e326:	d101      	bne.n	800e32c <Dsp_EQ_Direct+0x20>
		return FALSE;
 800e328:	2300      	movs	r3, #0
 800e32a:	e050      	b.n	800e3ce <Dsp_EQ_Direct+0xc2>
	Channel--;
 800e32c:	79fb      	ldrb	r3, [r7, #7]
 800e32e:	3b01      	subs	r3, #1
 800e330:	71fb      	strb	r3, [r7, #7]
	for(index=0;index<EQ_NUM_CNT;index++)
 800e332:	2300      	movs	r3, #0
 800e334:	73fb      	strb	r3, [r7, #15]
 800e336:	e046      	b.n	800e3c6 <Dsp_EQ_Direct+0xba>
	{
		if(EnDis == SCH_ENABLE)
 800e338:	79bb      	ldrb	r3, [r7, #6]
 800e33a:	2b01      	cmp	r3, #1
 800e33c:	d117      	bne.n	800e36e <Dsp_EQ_Direct+0x62>
		{
			SysWaitUs(100);
 800e33e:	2064      	movs	r0, #100	; 0x64
 800e340:	f004 fada 	bl	80128f8 <SysWaitUs>
			App_Dsp.Dsp_Data.EQ_Data[Channel][index].Other.bit.EN_DIS = 0;
 800e344:	79f9      	ldrb	r1, [r7, #7]
 800e346:	7bfb      	ldrb	r3, [r7, #15]
 800e348:	4823      	ldr	r0, [pc, #140]	; (800e3d8 <Dsp_EQ_Direct+0xcc>)
 800e34a:	461a      	mov	r2, r3
 800e34c:	0052      	lsls	r2, r2, #1
 800e34e:	441a      	add	r2, r3
 800e350:	0093      	lsls	r3, r2, #2
 800e352:	461a      	mov	r2, r3
 800e354:	460b      	mov	r3, r1
 800e356:	005b      	lsls	r3, r3, #1
 800e358:	440b      	add	r3, r1
 800e35a:	01db      	lsls	r3, r3, #7
 800e35c:	4413      	add	r3, r2
 800e35e:	4403      	add	r3, r0
 800e360:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800e364:	7813      	ldrb	r3, [r2, #0]
 800e366:	f36f 0300 	bfc	r3, #0, #1
 800e36a:	7013      	strb	r3, [r2, #0]
 800e36c:	e013      	b.n	800e396 <Dsp_EQ_Direct+0x8a>
		}
		else
		{
			App_Dsp.Dsp_Data.EQ_Data[Channel][index].Other.bit.EN_DIS = 1;
 800e36e:	79f9      	ldrb	r1, [r7, #7]
 800e370:	7bfb      	ldrb	r3, [r7, #15]
 800e372:	4819      	ldr	r0, [pc, #100]	; (800e3d8 <Dsp_EQ_Direct+0xcc>)
 800e374:	461a      	mov	r2, r3
 800e376:	0052      	lsls	r2, r2, #1
 800e378:	441a      	add	r2, r3
 800e37a:	0093      	lsls	r3, r2, #2
 800e37c:	461a      	mov	r2, r3
 800e37e:	460b      	mov	r3, r1
 800e380:	005b      	lsls	r3, r3, #1
 800e382:	440b      	add	r3, r1
 800e384:	01db      	lsls	r3, r3, #7
 800e386:	4413      	add	r3, r2
 800e388:	4403      	add	r3, r0
 800e38a:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800e38e:	7813      	ldrb	r3, [r2, #0]
 800e390:	f043 0301 	orr.w	r3, r3, #1
 800e394:	7013      	strb	r3, [r2, #0]
		}
		Dsp_EQ_Set(Channel,(EQ_NUM_T)index,&App_Dsp.Dsp_Data.EQ_Data[Channel][index]);
 800e396:	79f9      	ldrb	r1, [r7, #7]
 800e398:	7bfb      	ldrb	r3, [r7, #15]
 800e39a:	461a      	mov	r2, r3
 800e39c:	0052      	lsls	r2, r2, #1
 800e39e:	441a      	add	r2, r3
 800e3a0:	0093      	lsls	r3, r2, #2
 800e3a2:	461a      	mov	r2, r3
 800e3a4:	460b      	mov	r3, r1
 800e3a6:	005b      	lsls	r3, r3, #1
 800e3a8:	440b      	add	r3, r1
 800e3aa:	01db      	lsls	r3, r3, #7
 800e3ac:	4413      	add	r3, r2
 800e3ae:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800e3b2:	4a09      	ldr	r2, [pc, #36]	; (800e3d8 <Dsp_EQ_Direct+0xcc>)
 800e3b4:	441a      	add	r2, r3
 800e3b6:	7bf9      	ldrb	r1, [r7, #15]
 800e3b8:	79fb      	ldrb	r3, [r7, #7]
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	f7ff fea0 	bl	800e100 <Dsp_EQ_Set>
	for(index=0;index<EQ_NUM_CNT;index++)
 800e3c0:	7bfb      	ldrb	r3, [r7, #15]
 800e3c2:	3301      	adds	r3, #1
 800e3c4:	73fb      	strb	r3, [r7, #15]
 800e3c6:	7bfb      	ldrb	r3, [r7, #15]
 800e3c8:	2b1f      	cmp	r3, #31
 800e3ca:	d9b5      	bls.n	800e338 <Dsp_EQ_Direct+0x2c>
	}
	return TRUE;
 800e3cc:	2301      	movs	r3, #1
}
 800e3ce:	4618      	mov	r0, r3
 800e3d0:	3710      	adds	r7, #16
 800e3d2:	46bd      	mov	sp, r7
 800e3d4:	bd80      	pop	{r7, pc}
 800e3d6:	bf00      	nop
 800e3d8:	2000525c 	.word	0x2000525c

0800e3dc <Dsp_EQ_Left_Req>:
///================================================================================================EQ END========

///=================================================================================================
void Dsp_EQ_Left_Req(void)
{
 800e3dc:	b580      	push	{r7, lr}
 800e3de:	af00      	add	r7, sp, #0
	static SCH_U8 Timer=0;
	if((App_Dsp.RequestEQ_Left&0x8000)==0)
 800e3e0:	4b5e      	ldr	r3, [pc, #376]	; (800e55c <Dsp_EQ_Left_Req+0x180>)
 800e3e2:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800e3e6:	b21b      	sxth	r3, r3
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	f280 80b2 	bge.w	800e552 <Dsp_EQ_Left_Req+0x176>
		return;
	Timer++;
 800e3ee:	4b5c      	ldr	r3, [pc, #368]	; (800e560 <Dsp_EQ_Left_Req+0x184>)
 800e3f0:	781b      	ldrb	r3, [r3, #0]
 800e3f2:	3301      	adds	r3, #1
 800e3f4:	b2da      	uxtb	r2, r3
 800e3f6:	4b5a      	ldr	r3, [pc, #360]	; (800e560 <Dsp_EQ_Left_Req+0x184>)
 800e3f8:	701a      	strb	r2, [r3, #0]
	if(BtSPPCONFlag || bGUKAIBLE)
 800e3fa:	4b5a      	ldr	r3, [pc, #360]	; (800e564 <Dsp_EQ_Left_Req+0x188>)
 800e3fc:	781b      	ldrb	r3, [r3, #0]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d103      	bne.n	800e40a <Dsp_EQ_Left_Req+0x2e>
 800e402:	4b59      	ldr	r3, [pc, #356]	; (800e568 <Dsp_EQ_Left_Req+0x18c>)
 800e404:	781b      	ldrb	r3, [r3, #0]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d040      	beq.n	800e48c <Dsp_EQ_Left_Req+0xb0>
	{
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e40a:	4b55      	ldr	r3, [pc, #340]	; (800e560 <Dsp_EQ_Left_Req+0x184>)
 800e40c:	781b      	ldrb	r3, [r3, #0]
 800e40e:	2b03      	cmp	r3, #3
 800e410:	d903      	bls.n	800e41a <Dsp_EQ_Left_Req+0x3e>
 800e412:	4b56      	ldr	r3, [pc, #344]	; (800e56c <Dsp_EQ_Left_Req+0x190>)
 800e414:	781b      	ldrb	r3, [r3, #0]
 800e416:	2b01      	cmp	r3, #1
 800e418:	d011      	beq.n	800e43e <Dsp_EQ_Left_Req+0x62>
			||(Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800e41a:	4b51      	ldr	r3, [pc, #324]	; (800e560 <Dsp_EQ_Left_Req+0x184>)
 800e41c:	781b      	ldrb	r3, [r3, #0]
 800e41e:	2b03      	cmp	r3, #3
 800e420:	d903      	bls.n	800e42a <Dsp_EQ_Left_Req+0x4e>
 800e422:	4b52      	ldr	r3, [pc, #328]	; (800e56c <Dsp_EQ_Left_Req+0x190>)
 800e424:	781b      	ldrb	r3, [r3, #0]
 800e426:	2b02      	cmp	r3, #2
 800e428:	d009      	beq.n	800e43e <Dsp_EQ_Left_Req+0x62>
			||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800e42a:	4b4d      	ldr	r3, [pc, #308]	; (800e560 <Dsp_EQ_Left_Req+0x184>)
 800e42c:	781b      	ldrb	r3, [r3, #0]
 800e42e:	2b07      	cmp	r3, #7
 800e430:	f240 8091 	bls.w	800e556 <Dsp_EQ_Left_Req+0x17a>
 800e434:	4b4d      	ldr	r3, [pc, #308]	; (800e56c <Dsp_EQ_Left_Req+0x190>)
 800e436:	781b      	ldrb	r3, [r3, #0]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	f040 808c 	bne.w	800e556 <Dsp_EQ_Left_Req+0x17a>
		{
			Timer = 0;
 800e43e:	4b48      	ldr	r3, [pc, #288]	; (800e560 <Dsp_EQ_Left_Req+0x184>)
 800e440:	2200      	movs	r2, #0
 800e442:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x04)))
 800e444:	4b45      	ldr	r3, [pc, #276]	; (800e55c <Dsp_EQ_Left_Req+0x180>)
 800e446:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800e44a:	021b      	lsls	r3, r3, #8
 800e44c:	b29b      	uxth	r3, r3
 800e44e:	3304      	adds	r3, #4
 800e450:	b29b      	uxth	r3, r3
 800e452:	461a      	mov	r2, r3
 800e454:	210a      	movs	r1, #10
 800e456:	2003      	movs	r0, #3
 800e458:	f004 faf6 	bl	8012a48 <PostMessage>
 800e45c:	4603      	mov	r3, r0
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d079      	beq.n	800e556 <Dsp_EQ_Left_Req+0x17a>
			{	
				App_Dsp.RequestEQ_Left++;
 800e462:	4b3e      	ldr	r3, [pc, #248]	; (800e55c <Dsp_EQ_Left_Req+0x180>)
 800e464:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800e468:	3301      	adds	r3, #1
 800e46a:	b29a      	uxth	r2, r3
 800e46c:	4b3b      	ldr	r3, [pc, #236]	; (800e55c <Dsp_EQ_Left_Req+0x180>)
 800e46e:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
				if(App_Dsp.RequestEQ_Left%32==0)
 800e472:	4b3a      	ldr	r3, [pc, #232]	; (800e55c <Dsp_EQ_Left_Req+0x180>)
 800e474:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800e478:	f003 031f 	and.w	r3, r3, #31
 800e47c:	b29b      	uxth	r3, r3
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d169      	bne.n	800e556 <Dsp_EQ_Left_Req+0x17a>
					App_Dsp.RequestEQ_Left = 0x0000;
 800e482:	4b36      	ldr	r3, [pc, #216]	; (800e55c <Dsp_EQ_Left_Req+0x180>)
 800e484:	2200      	movs	r2, #0
 800e486:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e48a:	e064      	b.n	800e556 <Dsp_EQ_Left_Req+0x17a>
		}

	}
	else
	{
		if((Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e48c:	4b34      	ldr	r3, [pc, #208]	; (800e560 <Dsp_EQ_Left_Req+0x184>)
 800e48e:	781b      	ldrb	r3, [r3, #0]
 800e490:	2b04      	cmp	r3, #4
 800e492:	d103      	bne.n	800e49c <Dsp_EQ_Left_Req+0xc0>
 800e494:	4b35      	ldr	r3, [pc, #212]	; (800e56c <Dsp_EQ_Left_Req+0x190>)
 800e496:	781b      	ldrb	r3, [r3, #0]
 800e498:	2b01      	cmp	r3, #1
 800e49a:	d00f      	beq.n	800e4bc <Dsp_EQ_Left_Req+0xe0>
			||(Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800e49c:	4b30      	ldr	r3, [pc, #192]	; (800e560 <Dsp_EQ_Left_Req+0x184>)
 800e49e:	781b      	ldrb	r3, [r3, #0]
 800e4a0:	2b04      	cmp	r3, #4
 800e4a2:	d103      	bne.n	800e4ac <Dsp_EQ_Left_Req+0xd0>
 800e4a4:	4b31      	ldr	r3, [pc, #196]	; (800e56c <Dsp_EQ_Left_Req+0x190>)
 800e4a6:	781b      	ldrb	r3, [r3, #0]
 800e4a8:	2b02      	cmp	r3, #2
 800e4aa:	d007      	beq.n	800e4bc <Dsp_EQ_Left_Req+0xe0>
			||(Timer == T320MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800e4ac:	4b2c      	ldr	r3, [pc, #176]	; (800e560 <Dsp_EQ_Left_Req+0x184>)
 800e4ae:	781b      	ldrb	r3, [r3, #0]
 800e4b0:	2b28      	cmp	r3, #40	; 0x28
 800e4b2:	d10f      	bne.n	800e4d4 <Dsp_EQ_Left_Req+0xf8>
 800e4b4:	4b2d      	ldr	r3, [pc, #180]	; (800e56c <Dsp_EQ_Left_Req+0x190>)
 800e4b6:	781b      	ldrb	r3, [r3, #0]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d10b      	bne.n	800e4d4 <Dsp_EQ_Left_Req+0xf8>
		{
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x14)))
 800e4bc:	4b27      	ldr	r3, [pc, #156]	; (800e55c <Dsp_EQ_Left_Req+0x180>)
 800e4be:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800e4c2:	021b      	lsls	r3, r3, #8
 800e4c4:	b29b      	uxth	r3, r3
 800e4c6:	3314      	adds	r3, #20
 800e4c8:	b29b      	uxth	r3, r3
 800e4ca:	461a      	mov	r2, r3
 800e4cc:	210a      	movs	r1, #10
 800e4ce:	2003      	movs	r0, #3
 800e4d0:	f004 faba 	bl	8012a48 <PostMessage>
			{
		
			}
		
		}
		if((Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e4d4:	4b22      	ldr	r3, [pc, #136]	; (800e560 <Dsp_EQ_Left_Req+0x184>)
 800e4d6:	781b      	ldrb	r3, [r3, #0]
 800e4d8:	2b07      	cmp	r3, #7
 800e4da:	d903      	bls.n	800e4e4 <Dsp_EQ_Left_Req+0x108>
 800e4dc:	4b23      	ldr	r3, [pc, #140]	; (800e56c <Dsp_EQ_Left_Req+0x190>)
 800e4de:	781b      	ldrb	r3, [r3, #0]
 800e4e0:	2b01      	cmp	r3, #1
 800e4e2:	d00f      	beq.n	800e504 <Dsp_EQ_Left_Req+0x128>
		||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800e4e4:	4b1e      	ldr	r3, [pc, #120]	; (800e560 <Dsp_EQ_Left_Req+0x184>)
 800e4e6:	781b      	ldrb	r3, [r3, #0]
 800e4e8:	2b07      	cmp	r3, #7
 800e4ea:	d903      	bls.n	800e4f4 <Dsp_EQ_Left_Req+0x118>
 800e4ec:	4b1f      	ldr	r3, [pc, #124]	; (800e56c <Dsp_EQ_Left_Req+0x190>)
 800e4ee:	781b      	ldrb	r3, [r3, #0]
 800e4f0:	2b02      	cmp	r3, #2
 800e4f2:	d007      	beq.n	800e504 <Dsp_EQ_Left_Req+0x128>
		||(Timer >= T480MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800e4f4:	4b1a      	ldr	r3, [pc, #104]	; (800e560 <Dsp_EQ_Left_Req+0x184>)
 800e4f6:	781b      	ldrb	r3, [r3, #0]
 800e4f8:	2b3b      	cmp	r3, #59	; 0x3b
 800e4fa:	d92d      	bls.n	800e558 <Dsp_EQ_Left_Req+0x17c>
 800e4fc:	4b1b      	ldr	r3, [pc, #108]	; (800e56c <Dsp_EQ_Left_Req+0x190>)
 800e4fe:	781b      	ldrb	r3, [r3, #0]
 800e500:	2b00      	cmp	r3, #0
 800e502:	d129      	bne.n	800e558 <Dsp_EQ_Left_Req+0x17c>
		{
			Timer = 0;
 800e504:	4b16      	ldr	r3, [pc, #88]	; (800e560 <Dsp_EQ_Left_Req+0x184>)
 800e506:	2200      	movs	r2, #0
 800e508:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x15)))
 800e50a:	4b14      	ldr	r3, [pc, #80]	; (800e55c <Dsp_EQ_Left_Req+0x180>)
 800e50c:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800e510:	021b      	lsls	r3, r3, #8
 800e512:	b29b      	uxth	r3, r3
 800e514:	3315      	adds	r3, #21
 800e516:	b29b      	uxth	r3, r3
 800e518:	461a      	mov	r2, r3
 800e51a:	210a      	movs	r1, #10
 800e51c:	2003      	movs	r0, #3
 800e51e:	f004 fa93 	bl	8012a48 <PostMessage>
 800e522:	4603      	mov	r3, r0
 800e524:	2b00      	cmp	r3, #0
 800e526:	d017      	beq.n	800e558 <Dsp_EQ_Left_Req+0x17c>
			{
				App_Dsp.RequestEQ_Left++;
 800e528:	4b0c      	ldr	r3, [pc, #48]	; (800e55c <Dsp_EQ_Left_Req+0x180>)
 800e52a:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800e52e:	3301      	adds	r3, #1
 800e530:	b29a      	uxth	r2, r3
 800e532:	4b0a      	ldr	r3, [pc, #40]	; (800e55c <Dsp_EQ_Left_Req+0x180>)
 800e534:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
				if(App_Dsp.RequestEQ_Left%32==0)
 800e538:	4b08      	ldr	r3, [pc, #32]	; (800e55c <Dsp_EQ_Left_Req+0x180>)
 800e53a:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800e53e:	f003 031f 	and.w	r3, r3, #31
 800e542:	b29b      	uxth	r3, r3
 800e544:	2b00      	cmp	r3, #0
 800e546:	d107      	bne.n	800e558 <Dsp_EQ_Left_Req+0x17c>
					App_Dsp.RequestEQ_Left = 0x0000;
 800e548:	4b04      	ldr	r3, [pc, #16]	; (800e55c <Dsp_EQ_Left_Req+0x180>)
 800e54a:	2200      	movs	r2, #0
 800e54c:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
 800e550:	e002      	b.n	800e558 <Dsp_EQ_Left_Req+0x17c>
		return;
 800e552:	bf00      	nop
 800e554:	e000      	b.n	800e558 <Dsp_EQ_Left_Req+0x17c>
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e556:	bf00      	nop
	}
	

	

}
 800e558:	bd80      	pop	{r7, pc}
 800e55a:	bf00      	nop
 800e55c:	2000525c 	.word	0x2000525c
 800e560:	20004a5a 	.word	0x20004a5a
 800e564:	2000509f 	.word	0x2000509f
 800e568:	2000509d 	.word	0x2000509d
 800e56c:	20004a58 	.word	0x20004a58

0800e570 <Dsp_EQ_Right_Req>:
void Dsp_EQ_Right_Req(void)
{
 800e570:	b580      	push	{r7, lr}
 800e572:	af00      	add	r7, sp, #0
	static SCH_U8 Timer=0;
	if((App_Dsp.RequestEQ_Right&0x8000)==0)
 800e574:	4b5e      	ldr	r3, [pc, #376]	; (800e6f0 <Dsp_EQ_Right_Req+0x180>)
 800e576:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800e57a:	b21b      	sxth	r3, r3
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	f280 80b2 	bge.w	800e6e6 <Dsp_EQ_Right_Req+0x176>
		return;
	Timer++;
 800e582:	4b5c      	ldr	r3, [pc, #368]	; (800e6f4 <Dsp_EQ_Right_Req+0x184>)
 800e584:	781b      	ldrb	r3, [r3, #0]
 800e586:	3301      	adds	r3, #1
 800e588:	b2da      	uxtb	r2, r3
 800e58a:	4b5a      	ldr	r3, [pc, #360]	; (800e6f4 <Dsp_EQ_Right_Req+0x184>)
 800e58c:	701a      	strb	r2, [r3, #0]
	if(BtSPPCONFlag || bGUKAIBLE)
 800e58e:	4b5a      	ldr	r3, [pc, #360]	; (800e6f8 <Dsp_EQ_Right_Req+0x188>)
 800e590:	781b      	ldrb	r3, [r3, #0]
 800e592:	2b00      	cmp	r3, #0
 800e594:	d103      	bne.n	800e59e <Dsp_EQ_Right_Req+0x2e>
 800e596:	4b59      	ldr	r3, [pc, #356]	; (800e6fc <Dsp_EQ_Right_Req+0x18c>)
 800e598:	781b      	ldrb	r3, [r3, #0]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d040      	beq.n	800e620 <Dsp_EQ_Right_Req+0xb0>
	{
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e59e:	4b55      	ldr	r3, [pc, #340]	; (800e6f4 <Dsp_EQ_Right_Req+0x184>)
 800e5a0:	781b      	ldrb	r3, [r3, #0]
 800e5a2:	2b03      	cmp	r3, #3
 800e5a4:	d903      	bls.n	800e5ae <Dsp_EQ_Right_Req+0x3e>
 800e5a6:	4b56      	ldr	r3, [pc, #344]	; (800e700 <Dsp_EQ_Right_Req+0x190>)
 800e5a8:	781b      	ldrb	r3, [r3, #0]
 800e5aa:	2b01      	cmp	r3, #1
 800e5ac:	d011      	beq.n	800e5d2 <Dsp_EQ_Right_Req+0x62>
			||(Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800e5ae:	4b51      	ldr	r3, [pc, #324]	; (800e6f4 <Dsp_EQ_Right_Req+0x184>)
 800e5b0:	781b      	ldrb	r3, [r3, #0]
 800e5b2:	2b03      	cmp	r3, #3
 800e5b4:	d903      	bls.n	800e5be <Dsp_EQ_Right_Req+0x4e>
 800e5b6:	4b52      	ldr	r3, [pc, #328]	; (800e700 <Dsp_EQ_Right_Req+0x190>)
 800e5b8:	781b      	ldrb	r3, [r3, #0]
 800e5ba:	2b02      	cmp	r3, #2
 800e5bc:	d009      	beq.n	800e5d2 <Dsp_EQ_Right_Req+0x62>
			||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800e5be:	4b4d      	ldr	r3, [pc, #308]	; (800e6f4 <Dsp_EQ_Right_Req+0x184>)
 800e5c0:	781b      	ldrb	r3, [r3, #0]
 800e5c2:	2b07      	cmp	r3, #7
 800e5c4:	f240 8091 	bls.w	800e6ea <Dsp_EQ_Right_Req+0x17a>
 800e5c8:	4b4d      	ldr	r3, [pc, #308]	; (800e700 <Dsp_EQ_Right_Req+0x190>)
 800e5ca:	781b      	ldrb	r3, [r3, #0]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	f040 808c 	bne.w	800e6ea <Dsp_EQ_Right_Req+0x17a>
		{
			Timer = 0;
 800e5d2:	4b48      	ldr	r3, [pc, #288]	; (800e6f4 <Dsp_EQ_Right_Req+0x184>)
 800e5d4:	2200      	movs	r2, #0
 800e5d6:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x04)))
 800e5d8:	4b45      	ldr	r3, [pc, #276]	; (800e6f0 <Dsp_EQ_Right_Req+0x180>)
 800e5da:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800e5de:	021b      	lsls	r3, r3, #8
 800e5e0:	b29b      	uxth	r3, r3
 800e5e2:	3304      	adds	r3, #4
 800e5e4:	b29b      	uxth	r3, r3
 800e5e6:	461a      	mov	r2, r3
 800e5e8:	210a      	movs	r1, #10
 800e5ea:	2003      	movs	r0, #3
 800e5ec:	f004 fa2c 	bl	8012a48 <PostMessage>
 800e5f0:	4603      	mov	r3, r0
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d079      	beq.n	800e6ea <Dsp_EQ_Right_Req+0x17a>
			{
				App_Dsp.RequestEQ_Right++;
 800e5f6:	4b3e      	ldr	r3, [pc, #248]	; (800e6f0 <Dsp_EQ_Right_Req+0x180>)
 800e5f8:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800e5fc:	3301      	adds	r3, #1
 800e5fe:	b29a      	uxth	r2, r3
 800e600:	4b3b      	ldr	r3, [pc, #236]	; (800e6f0 <Dsp_EQ_Right_Req+0x180>)
 800e602:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
				if(App_Dsp.RequestEQ_Right%32==0)
 800e606:	4b3a      	ldr	r3, [pc, #232]	; (800e6f0 <Dsp_EQ_Right_Req+0x180>)
 800e608:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800e60c:	f003 031f 	and.w	r3, r3, #31
 800e610:	b29b      	uxth	r3, r3
 800e612:	2b00      	cmp	r3, #0
 800e614:	d169      	bne.n	800e6ea <Dsp_EQ_Right_Req+0x17a>
					App_Dsp.RequestEQ_Right = 0x0000;
 800e616:	4b36      	ldr	r3, [pc, #216]	; (800e6f0 <Dsp_EQ_Right_Req+0x180>)
 800e618:	2200      	movs	r2, #0
 800e61a:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e61e:	e064      	b.n	800e6ea <Dsp_EQ_Right_Req+0x17a>
		}

	}
	else
	{
		if((Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e620:	4b34      	ldr	r3, [pc, #208]	; (800e6f4 <Dsp_EQ_Right_Req+0x184>)
 800e622:	781b      	ldrb	r3, [r3, #0]
 800e624:	2b04      	cmp	r3, #4
 800e626:	d103      	bne.n	800e630 <Dsp_EQ_Right_Req+0xc0>
 800e628:	4b35      	ldr	r3, [pc, #212]	; (800e700 <Dsp_EQ_Right_Req+0x190>)
 800e62a:	781b      	ldrb	r3, [r3, #0]
 800e62c:	2b01      	cmp	r3, #1
 800e62e:	d00f      	beq.n	800e650 <Dsp_EQ_Right_Req+0xe0>
			||(Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800e630:	4b30      	ldr	r3, [pc, #192]	; (800e6f4 <Dsp_EQ_Right_Req+0x184>)
 800e632:	781b      	ldrb	r3, [r3, #0]
 800e634:	2b04      	cmp	r3, #4
 800e636:	d103      	bne.n	800e640 <Dsp_EQ_Right_Req+0xd0>
 800e638:	4b31      	ldr	r3, [pc, #196]	; (800e700 <Dsp_EQ_Right_Req+0x190>)
 800e63a:	781b      	ldrb	r3, [r3, #0]
 800e63c:	2b02      	cmp	r3, #2
 800e63e:	d007      	beq.n	800e650 <Dsp_EQ_Right_Req+0xe0>
			||(Timer == T96MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800e640:	4b2c      	ldr	r3, [pc, #176]	; (800e6f4 <Dsp_EQ_Right_Req+0x184>)
 800e642:	781b      	ldrb	r3, [r3, #0]
 800e644:	2b0c      	cmp	r3, #12
 800e646:	d10f      	bne.n	800e668 <Dsp_EQ_Right_Req+0xf8>
 800e648:	4b2d      	ldr	r3, [pc, #180]	; (800e700 <Dsp_EQ_Right_Req+0x190>)
 800e64a:	781b      	ldrb	r3, [r3, #0]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d10b      	bne.n	800e668 <Dsp_EQ_Right_Req+0xf8>
		{
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x14)))
 800e650:	4b27      	ldr	r3, [pc, #156]	; (800e6f0 <Dsp_EQ_Right_Req+0x180>)
 800e652:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800e656:	021b      	lsls	r3, r3, #8
 800e658:	b29b      	uxth	r3, r3
 800e65a:	3314      	adds	r3, #20
 800e65c:	b29b      	uxth	r3, r3
 800e65e:	461a      	mov	r2, r3
 800e660:	210a      	movs	r1, #10
 800e662:	2003      	movs	r0, #3
 800e664:	f004 f9f0 	bl	8012a48 <PostMessage>
			{
		
			}
		}
		if((Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e668:	4b22      	ldr	r3, [pc, #136]	; (800e6f4 <Dsp_EQ_Right_Req+0x184>)
 800e66a:	781b      	ldrb	r3, [r3, #0]
 800e66c:	2b07      	cmp	r3, #7
 800e66e:	d903      	bls.n	800e678 <Dsp_EQ_Right_Req+0x108>
 800e670:	4b23      	ldr	r3, [pc, #140]	; (800e700 <Dsp_EQ_Right_Req+0x190>)
 800e672:	781b      	ldrb	r3, [r3, #0]
 800e674:	2b01      	cmp	r3, #1
 800e676:	d00f      	beq.n	800e698 <Dsp_EQ_Right_Req+0x128>
		||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800e678:	4b1e      	ldr	r3, [pc, #120]	; (800e6f4 <Dsp_EQ_Right_Req+0x184>)
 800e67a:	781b      	ldrb	r3, [r3, #0]
 800e67c:	2b07      	cmp	r3, #7
 800e67e:	d903      	bls.n	800e688 <Dsp_EQ_Right_Req+0x118>
 800e680:	4b1f      	ldr	r3, [pc, #124]	; (800e700 <Dsp_EQ_Right_Req+0x190>)
 800e682:	781b      	ldrb	r3, [r3, #0]
 800e684:	2b02      	cmp	r3, #2
 800e686:	d007      	beq.n	800e698 <Dsp_EQ_Right_Req+0x128>
		||(Timer >= T200MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800e688:	4b1a      	ldr	r3, [pc, #104]	; (800e6f4 <Dsp_EQ_Right_Req+0x184>)
 800e68a:	781b      	ldrb	r3, [r3, #0]
 800e68c:	2b18      	cmp	r3, #24
 800e68e:	d92d      	bls.n	800e6ec <Dsp_EQ_Right_Req+0x17c>
 800e690:	4b1b      	ldr	r3, [pc, #108]	; (800e700 <Dsp_EQ_Right_Req+0x190>)
 800e692:	781b      	ldrb	r3, [r3, #0]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d129      	bne.n	800e6ec <Dsp_EQ_Right_Req+0x17c>
		{
			Timer = 0;
 800e698:	4b16      	ldr	r3, [pc, #88]	; (800e6f4 <Dsp_EQ_Right_Req+0x184>)
 800e69a:	2200      	movs	r2, #0
 800e69c:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x15)))
 800e69e:	4b14      	ldr	r3, [pc, #80]	; (800e6f0 <Dsp_EQ_Right_Req+0x180>)
 800e6a0:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800e6a4:	021b      	lsls	r3, r3, #8
 800e6a6:	b29b      	uxth	r3, r3
 800e6a8:	3315      	adds	r3, #21
 800e6aa:	b29b      	uxth	r3, r3
 800e6ac:	461a      	mov	r2, r3
 800e6ae:	210a      	movs	r1, #10
 800e6b0:	2003      	movs	r0, #3
 800e6b2:	f004 f9c9 	bl	8012a48 <PostMessage>
 800e6b6:	4603      	mov	r3, r0
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d017      	beq.n	800e6ec <Dsp_EQ_Right_Req+0x17c>
			{
				App_Dsp.RequestEQ_Right++;
 800e6bc:	4b0c      	ldr	r3, [pc, #48]	; (800e6f0 <Dsp_EQ_Right_Req+0x180>)
 800e6be:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800e6c2:	3301      	adds	r3, #1
 800e6c4:	b29a      	uxth	r2, r3
 800e6c6:	4b0a      	ldr	r3, [pc, #40]	; (800e6f0 <Dsp_EQ_Right_Req+0x180>)
 800e6c8:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
				if(App_Dsp.RequestEQ_Right%32==0)
 800e6cc:	4b08      	ldr	r3, [pc, #32]	; (800e6f0 <Dsp_EQ_Right_Req+0x180>)
 800e6ce:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800e6d2:	f003 031f 	and.w	r3, r3, #31
 800e6d6:	b29b      	uxth	r3, r3
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d107      	bne.n	800e6ec <Dsp_EQ_Right_Req+0x17c>
					App_Dsp.RequestEQ_Right = 0x0000;
 800e6dc:	4b04      	ldr	r3, [pc, #16]	; (800e6f0 <Dsp_EQ_Right_Req+0x180>)
 800e6de:	2200      	movs	r2, #0
 800e6e0:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
 800e6e4:	e002      	b.n	800e6ec <Dsp_EQ_Right_Req+0x17c>
		return;
 800e6e6:	bf00      	nop
 800e6e8:	e000      	b.n	800e6ec <Dsp_EQ_Right_Req+0x17c>
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e6ea:	bf00      	nop
		}

	}


}
 800e6ec:	bd80      	pop	{r7, pc}
 800e6ee:	bf00      	nop
 800e6f0:	2000525c 	.word	0x2000525c
 800e6f4:	20004a5b 	.word	0x20004a5b
 800e6f8:	2000509f 	.word	0x2000509f
 800e6fc:	2000509d 	.word	0x2000509d
 800e700:	20004a58 	.word	0x20004a58

0800e704 <Dsp_Filter_Init>:
***************************************************************************************************
*/
#include "include.h"

void Dsp_Filter_Init(void)
{
 800e704:	b480      	push	{r7}
 800e706:	b083      	sub	sp, #12
 800e708:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800e70a:	2300      	movs	r3, #0
 800e70c:	80fb      	strh	r3, [r7, #6]
 800e70e:	e081      	b.n	800e814 <Dsp_Filter_Init+0x110>
	{
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.byte = 0x00;
 800e710:	88fa      	ldrh	r2, [r7, #6]
 800e712:	4945      	ldr	r1, [pc, #276]	; (800e828 <Dsp_Filter_Init+0x124>)
 800e714:	4613      	mov	r3, r2
 800e716:	005b      	lsls	r3, r3, #1
 800e718:	4413      	add	r3, r2
 800e71a:	00db      	lsls	r3, r3, #3
 800e71c:	440b      	add	r3, r1
 800e71e:	33b0      	adds	r3, #176	; 0xb0
 800e720:	2200      	movs	r2, #0
 800e722:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.byte  = 0x00;
 800e724:	88fa      	ldrh	r2, [r7, #6]
 800e726:	4940      	ldr	r1, [pc, #256]	; (800e828 <Dsp_Filter_Init+0x124>)
 800e728:	4613      	mov	r3, r2
 800e72a:	005b      	lsls	r3, r3, #1
 800e72c:	4413      	add	r3, r2
 800e72e:	00db      	lsls	r3, r3, #3
 800e730:	440b      	add	r3, r1
 800e732:	33bc      	adds	r3, #188	; 0xbc
 800e734:	2200      	movs	r2, #0
 800e736:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.bit.EN_DIS = 1;
 800e738:	88fa      	ldrh	r2, [r7, #6]
 800e73a:	493b      	ldr	r1, [pc, #236]	; (800e828 <Dsp_Filter_Init+0x124>)
 800e73c:	4613      	mov	r3, r2
 800e73e:	005b      	lsls	r3, r3, #1
 800e740:	4413      	add	r3, r2
 800e742:	00db      	lsls	r3, r3, #3
 800e744:	440b      	add	r3, r1
 800e746:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 800e74a:	7813      	ldrb	r3, [r2, #0]
 800e74c:	f043 0301 	orr.w	r3, r3, #1
 800e750:	7013      	strb	r3, [r2, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.bit.EN_DIS  = 1;
 800e752:	88fa      	ldrh	r2, [r7, #6]
 800e754:	4934      	ldr	r1, [pc, #208]	; (800e828 <Dsp_Filter_Init+0x124>)
 800e756:	4613      	mov	r3, r2
 800e758:	005b      	lsls	r3, r3, #1
 800e75a:	4413      	add	r3, r2
 800e75c:	00db      	lsls	r3, r3, #3
 800e75e:	440b      	add	r3, r1
 800e760:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
 800e764:	7813      	ldrb	r3, [r2, #0]
 800e766:	f043 0301 	orr.w	r3, r3, #1
 800e76a:	7013      	strb	r3, [r2, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].MODE0 = MODE0_BUTTERWORTH;
 800e76c:	88fa      	ldrh	r2, [r7, #6]
 800e76e:	492e      	ldr	r1, [pc, #184]	; (800e828 <Dsp_Filter_Init+0x124>)
 800e770:	4613      	mov	r3, r2
 800e772:	005b      	lsls	r3, r3, #1
 800e774:	4413      	add	r3, r2
 800e776:	00db      	lsls	r3, r3, #3
 800e778:	440b      	add	r3, r1
 800e77a:	33b1      	adds	r3, #177	; 0xb1
 800e77c:	2203      	movs	r2, #3
 800e77e:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].MODE0  = MODE0_BUTTERWORTH;
 800e780:	88fa      	ldrh	r2, [r7, #6]
 800e782:	4929      	ldr	r1, [pc, #164]	; (800e828 <Dsp_Filter_Init+0x124>)
 800e784:	4613      	mov	r3, r2
 800e786:	005b      	lsls	r3, r3, #1
 800e788:	4413      	add	r3, r2
 800e78a:	00db      	lsls	r3, r3, #3
 800e78c:	440b      	add	r3, r1
 800e78e:	33bd      	adds	r3, #189	; 0xbd
 800e790:	2203      	movs	r2, #3
 800e792:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].MODE1 = MODE1_24dB_Oct;
 800e794:	88fa      	ldrh	r2, [r7, #6]
 800e796:	4924      	ldr	r1, [pc, #144]	; (800e828 <Dsp_Filter_Init+0x124>)
 800e798:	4613      	mov	r3, r2
 800e79a:	005b      	lsls	r3, r3, #1
 800e79c:	4413      	add	r3, r2
 800e79e:	00db      	lsls	r3, r3, #3
 800e7a0:	440b      	add	r3, r1
 800e7a2:	33b2      	adds	r3, #178	; 0xb2
 800e7a4:	2203      	movs	r2, #3
 800e7a6:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].MODE1  = MODE1_24dB_Oct;
 800e7a8:	88fa      	ldrh	r2, [r7, #6]
 800e7aa:	491f      	ldr	r1, [pc, #124]	; (800e828 <Dsp_Filter_Init+0x124>)
 800e7ac:	4613      	mov	r3, r2
 800e7ae:	005b      	lsls	r3, r3, #1
 800e7b0:	4413      	add	r3, r2
 800e7b2:	00db      	lsls	r3, r3, #3
 800e7b4:	440b      	add	r3, r1
 800e7b6:	33be      	adds	r3, #190	; 0xbe
 800e7b8:	2203      	movs	r2, #3
 800e7ba:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Freq  = DSP_FREQ_FILTER_MIN;
 800e7bc:	88fa      	ldrh	r2, [r7, #6]
 800e7be:	491a      	ldr	r1, [pc, #104]	; (800e828 <Dsp_Filter_Init+0x124>)
 800e7c0:	4613      	mov	r3, r2
 800e7c2:	005b      	lsls	r3, r3, #1
 800e7c4:	4413      	add	r3, r2
 800e7c6:	00db      	lsls	r3, r3, #3
 800e7c8:	440b      	add	r3, r1
 800e7ca:	33b4      	adds	r3, #180	; 0xb4
 800e7cc:	2214      	movs	r2, #20
 800e7ce:	601a      	str	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Freq   = DSP_FREQ_FILTER_MAX;
 800e7d0:	88fa      	ldrh	r2, [r7, #6]
 800e7d2:	4915      	ldr	r1, [pc, #84]	; (800e828 <Dsp_Filter_Init+0x124>)
 800e7d4:	4613      	mov	r3, r2
 800e7d6:	005b      	lsls	r3, r3, #1
 800e7d8:	4413      	add	r3, r2
 800e7da:	00db      	lsls	r3, r3, #3
 800e7dc:	440b      	add	r3, r1
 800e7de:	33c0      	adds	r3, #192	; 0xc0
 800e7e0:	f644 6220 	movw	r2, #20000	; 0x4e20
 800e7e4:	601a      	str	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Gain  = 0x0000;
 800e7e6:	88fa      	ldrh	r2, [r7, #6]
 800e7e8:	490f      	ldr	r1, [pc, #60]	; (800e828 <Dsp_Filter_Init+0x124>)
 800e7ea:	4613      	mov	r3, r2
 800e7ec:	005b      	lsls	r3, r3, #1
 800e7ee:	4413      	add	r3, r2
 800e7f0:	00db      	lsls	r3, r3, #3
 800e7f2:	440b      	add	r3, r1
 800e7f4:	33b8      	adds	r3, #184	; 0xb8
 800e7f6:	2200      	movs	r2, #0
 800e7f8:	801a      	strh	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Gain   = 0x0000;
 800e7fa:	88fa      	ldrh	r2, [r7, #6]
 800e7fc:	490a      	ldr	r1, [pc, #40]	; (800e828 <Dsp_Filter_Init+0x124>)
 800e7fe:	4613      	mov	r3, r2
 800e800:	005b      	lsls	r3, r3, #1
 800e802:	4413      	add	r3, r2
 800e804:	00db      	lsls	r3, r3, #3
 800e806:	440b      	add	r3, r1
 800e808:	33c4      	adds	r3, #196	; 0xc4
 800e80a:	2200      	movs	r2, #0
 800e80c:	801a      	strh	r2, [r3, #0]
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800e80e:	88fb      	ldrh	r3, [r7, #6]
 800e810:	3301      	adds	r3, #1
 800e812:	80fb      	strh	r3, [r7, #6]
 800e814:	88fb      	ldrh	r3, [r7, #6]
 800e816:	2b07      	cmp	r3, #7
 800e818:	f67f af7a 	bls.w	800e710 <Dsp_Filter_Init+0xc>
	}
}
 800e81c:	bf00      	nop
 800e81e:	370c      	adds	r7, #12
 800e820:	46bd      	mov	sp, r7
 800e822:	bc80      	pop	{r7}
 800e824:	4770      	bx	lr
 800e826:	bf00      	nop
 800e828:	2000525c 	.word	0x2000525c

0800e82c <Filter_Bypassed>:
			MOD_FILTER_8_GENFILTER1_64_ALG0_STAGE0_B2_ADDR
		}
	}
};
void Filter_Bypassed(double *buff_double)
{
 800e82c:	b480      	push	{r7}
 800e82e:	b083      	sub	sp, #12
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
	*buff_double++ = 0;  ///b2
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	f103 0208 	add.w	r2, r3, #8
 800e83a:	607a      	str	r2, [r7, #4]
 800e83c:	f04f 0100 	mov.w	r1, #0
 800e840:	f04f 0200 	mov.w	r2, #0
 800e844:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///b1 
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	f103 0208 	add.w	r2, r3, #8
 800e84e:	607a      	str	r2, [r7, #4]
 800e850:	f04f 0100 	mov.w	r1, #0
 800e854:	f04f 0200 	mov.w	r2, #0
 800e858:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 1;  ///b0 
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	f103 0208 	add.w	r2, r3, #8
 800e862:	607a      	str	r2, [r7, #4]
 800e864:	f04f 0100 	mov.w	r1, #0
 800e868:	4a0d      	ldr	r2, [pc, #52]	; (800e8a0 <Filter_Bypassed+0x74>)
 800e86a:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///a2
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	f103 0208 	add.w	r2, r3, #8
 800e874:	607a      	str	r2, [r7, #4]
 800e876:	f04f 0100 	mov.w	r1, #0
 800e87a:	f04f 0200 	mov.w	r2, #0
 800e87e:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///a1
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	f103 0208 	add.w	r2, r3, #8
 800e888:	607a      	str	r2, [r7, #4]
 800e88a:	f04f 0100 	mov.w	r1, #0
 800e88e:	f04f 0200 	mov.w	r2, #0
 800e892:	e9c3 1200 	strd	r1, r2, [r3]
}
 800e896:	bf00      	nop
 800e898:	370c      	adds	r7, #12
 800e89a:	46bd      	mov	sp, r7
 800e89c:	bc80      	pop	{r7}
 800e89e:	4770      	bx	lr
 800e8a0:	3ff00000 	.word	0x3ff00000

0800e8a4 <Filter_1st_Order_Butterworth>:
	*buff_double++ = (-(1 + cos(w0)) * gainLinear / 2) / a0;     ///b0
	*buff_double++ = (alpha - 1) / a0;                           ///a2
	*buff_double   = (2 * cos(w0)) / a0;                         ////a1
}
void Filter_1st_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800e8a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e8a8:	b090      	sub	sp, #64	; 0x40
 800e8aa:	af00      	add	r7, sp, #0
 800e8ac:	6178      	str	r0, [r7, #20]
 800e8ae:	60fa      	str	r2, [r7, #12]
 800e8b0:	461a      	mov	r2, r3
 800e8b2:	460b      	mov	r3, r1
 800e8b4:	74fb      	strb	r3, [r7, #19]
 800e8b6:	4613      	mov	r3, r2
 800e8b8:	823b      	strh	r3, [r7, #16]
	double gainLinear,omega,sn,cs,a0;
	omega = 2 * pi * Freq /Fs;
 800e8ba:	4b98      	ldr	r3, [pc, #608]	; (800eb1c <Filter_1st_Order_Butterworth+0x278>)
 800e8bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e8c0:	4602      	mov	r2, r0
 800e8c2:	460b      	mov	r3, r1
 800e8c4:	f7f1 fcc2 	bl	800024c <__adddf3>
 800e8c8:	4602      	mov	r2, r0
 800e8ca:	460b      	mov	r3, r1
 800e8cc:	e9c7 2300 	strd	r2, r3, [r7]
 800e8d0:	68f8      	ldr	r0, [r7, #12]
 800e8d2:	f7f1 fdf7 	bl	80004c4 <__aeabi_ui2d>
 800e8d6:	4602      	mov	r2, r0
 800e8d8:	460b      	mov	r3, r1
 800e8da:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e8de:	f7f1 fe6b 	bl	80005b8 <__aeabi_dmul>
 800e8e2:	4602      	mov	r2, r0
 800e8e4:	460b      	mov	r3, r1
 800e8e6:	4610      	mov	r0, r2
 800e8e8:	4619      	mov	r1, r3
 800e8ea:	4b8d      	ldr	r3, [pc, #564]	; (800eb20 <Filter_1st_Order_Butterworth+0x27c>)
 800e8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8f0:	f7f1 ff8c 	bl	800080c <__aeabi_ddiv>
 800e8f4:	4602      	mov	r2, r0
 800e8f6:	460b      	mov	r3, r1
 800e8f8:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	sn = sin(omega);
 800e8fc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800e900:	f005 ff66 	bl	80147d0 <sin>
 800e904:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	cs = cos(omega);
 800e908:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800e90c:	f005 ff2a 	bl	8014764 <cos>
 800e910:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
	a0 = sn + cs + 1;
 800e914:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e918:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800e91c:	f7f1 fc96 	bl	800024c <__adddf3>
 800e920:	4602      	mov	r2, r0
 800e922:	460b      	mov	r3, r1
 800e924:	4610      	mov	r0, r2
 800e926:	4619      	mov	r1, r3
 800e928:	f04f 0200 	mov.w	r2, #0
 800e92c:	4b7d      	ldr	r3, [pc, #500]	; (800eb24 <Filter_1st_Order_Butterworth+0x280>)
 800e92e:	f7f1 fc8d 	bl	800024c <__adddf3>
 800e932:	4602      	mov	r2, r0
 800e934:	460b      	mov	r3, r1
 800e936:	e9c7 2308 	strd	r2, r3, [r7, #32]
	gainLinear = pow(10,(Gain/20));
 800e93a:	8a3b      	ldrh	r3, [r7, #16]
 800e93c:	4a7a      	ldr	r2, [pc, #488]	; (800eb28 <Filter_1st_Order_Butterworth+0x284>)
 800e93e:	fba2 2303 	umull	r2, r3, r2, r3
 800e942:	091b      	lsrs	r3, r3, #4
 800e944:	b29b      	uxth	r3, r3
 800e946:	4618      	mov	r0, r3
 800e948:	f7f1 fdcc 	bl	80004e4 <__aeabi_i2d>
 800e94c:	4602      	mov	r2, r0
 800e94e:	460b      	mov	r3, r1
 800e950:	f04f 0000 	mov.w	r0, #0
 800e954:	4975      	ldr	r1, [pc, #468]	; (800eb2c <Filter_1st_Order_Butterworth+0x288>)
 800e956:	f005 ff75 	bl	8014844 <pow>
 800e95a:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800e95e:	7cfb      	ldrb	r3, [r7, #19]
 800e960:	2b00      	cmp	r3, #0
 800e962:	d173      	bne.n	800ea4c <Filter_1st_Order_Butterworth+0x1a8>
	{
		*buff_double++ = 0;  ///b2
 800e964:	697b      	ldr	r3, [r7, #20]
 800e966:	f103 0208 	add.w	r2, r3, #8
 800e96a:	617a      	str	r2, [r7, #20]
 800e96c:	f04f 0100 	mov.w	r1, #0
 800e970:	f04f 0200 	mov.w	r2, #0
 800e974:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double++ = -gainLinear * (1 + cs) / a0;  ///b1 
 800e978:	69bc      	ldr	r4, [r7, #24]
 800e97a:	69fb      	ldr	r3, [r7, #28]
 800e97c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800e980:	f04f 0200 	mov.w	r2, #0
 800e984:	4b67      	ldr	r3, [pc, #412]	; (800eb24 <Filter_1st_Order_Butterworth+0x280>)
 800e986:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e98a:	f7f1 fc5f 	bl	800024c <__adddf3>
 800e98e:	4602      	mov	r2, r0
 800e990:	460b      	mov	r3, r1
 800e992:	4620      	mov	r0, r4
 800e994:	4629      	mov	r1, r5
 800e996:	f7f1 fe0f 	bl	80005b8 <__aeabi_dmul>
 800e99a:	4603      	mov	r3, r0
 800e99c:	460c      	mov	r4, r1
 800e99e:	4618      	mov	r0, r3
 800e9a0:	4621      	mov	r1, r4
 800e9a2:	697c      	ldr	r4, [r7, #20]
 800e9a4:	f104 0308 	add.w	r3, r4, #8
 800e9a8:	617b      	str	r3, [r7, #20]
 800e9aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e9ae:	f7f1 ff2d 	bl	800080c <__aeabi_ddiv>
 800e9b2:	4602      	mov	r2, r0
 800e9b4:	460b      	mov	r3, r1
 800e9b6:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = gainLinear * (1 + cs) / a0;  ///b0 
 800e9ba:	f04f 0200 	mov.w	r2, #0
 800e9be:	4b59      	ldr	r3, [pc, #356]	; (800eb24 <Filter_1st_Order_Butterworth+0x280>)
 800e9c0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e9c4:	f7f1 fc42 	bl	800024c <__adddf3>
 800e9c8:	4603      	mov	r3, r0
 800e9ca:	460c      	mov	r4, r1
 800e9cc:	4618      	mov	r0, r3
 800e9ce:	4621      	mov	r1, r4
 800e9d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e9d4:	f7f1 fdf0 	bl	80005b8 <__aeabi_dmul>
 800e9d8:	4603      	mov	r3, r0
 800e9da:	460c      	mov	r4, r1
 800e9dc:	4618      	mov	r0, r3
 800e9de:	4621      	mov	r1, r4
 800e9e0:	697c      	ldr	r4, [r7, #20]
 800e9e2:	f104 0308 	add.w	r3, r4, #8
 800e9e6:	617b      	str	r3, [r7, #20]
 800e9e8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e9ec:	f7f1 ff0e 	bl	800080c <__aeabi_ddiv>
 800e9f0:	4602      	mov	r2, r0
 800e9f2:	460b      	mov	r3, r1
 800e9f4:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = 0;  ///a2
 800e9f8:	697b      	ldr	r3, [r7, #20]
 800e9fa:	f103 0208 	add.w	r2, r3, #8
 800e9fe:	617a      	str	r2, [r7, #20]
 800ea00:	f04f 0100 	mov.w	r1, #0
 800ea04:	f04f 0200 	mov.w	r2, #0
 800ea08:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
 800ea0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ea10:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800ea14:	f7f1 fc18 	bl	8000248 <__aeabi_dsub>
 800ea18:	4603      	mov	r3, r0
 800ea1a:	460c      	mov	r4, r1
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	4621      	mov	r1, r4
 800ea20:	f04f 0200 	mov.w	r2, #0
 800ea24:	4b3f      	ldr	r3, [pc, #252]	; (800eb24 <Filter_1st_Order_Butterworth+0x280>)
 800ea26:	f7f1 fc0f 	bl	8000248 <__aeabi_dsub>
 800ea2a:	4603      	mov	r3, r0
 800ea2c:	460c      	mov	r4, r1
 800ea2e:	469a      	mov	sl, r3
 800ea30:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800ea34:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ea38:	4650      	mov	r0, sl
 800ea3a:	4659      	mov	r1, fp
 800ea3c:	f7f1 fee6 	bl	800080c <__aeabi_ddiv>
 800ea40:	4603      	mov	r3, r0
 800ea42:	460c      	mov	r4, r1
 800ea44:	697a      	ldr	r2, [r7, #20]
 800ea46:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ = gainLinear * sn / a0;  ///b1 
		*buff_double++ = gainLinear * sn / a0;  ///b0 
		*buff_double++ = 0;  ///a2
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
	}
}
 800ea4a:	e061      	b.n	800eb10 <Filter_1st_Order_Butterworth+0x26c>
	else if(HPLP == LOW_PASS_FILTER)
 800ea4c:	7cfb      	ldrb	r3, [r7, #19]
 800ea4e:	2b01      	cmp	r3, #1
 800ea50:	d15e      	bne.n	800eb10 <Filter_1st_Order_Butterworth+0x26c>
		*buff_double++ = 0;  ///b2
 800ea52:	697b      	ldr	r3, [r7, #20]
 800ea54:	f103 0208 	add.w	r2, r3, #8
 800ea58:	617a      	str	r2, [r7, #20]
 800ea5a:	f04f 0100 	mov.w	r1, #0
 800ea5e:	f04f 0200 	mov.w	r2, #0
 800ea62:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double++ = gainLinear * sn / a0;  ///b1 
 800ea66:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ea6a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800ea6e:	f7f1 fda3 	bl	80005b8 <__aeabi_dmul>
 800ea72:	4603      	mov	r3, r0
 800ea74:	460c      	mov	r4, r1
 800ea76:	4618      	mov	r0, r3
 800ea78:	4621      	mov	r1, r4
 800ea7a:	697c      	ldr	r4, [r7, #20]
 800ea7c:	f104 0308 	add.w	r3, r4, #8
 800ea80:	617b      	str	r3, [r7, #20]
 800ea82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ea86:	f7f1 fec1 	bl	800080c <__aeabi_ddiv>
 800ea8a:	4602      	mov	r2, r0
 800ea8c:	460b      	mov	r3, r1
 800ea8e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = gainLinear * sn / a0;  ///b0 
 800ea92:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ea96:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800ea9a:	f7f1 fd8d 	bl	80005b8 <__aeabi_dmul>
 800ea9e:	4603      	mov	r3, r0
 800eaa0:	460c      	mov	r4, r1
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	4621      	mov	r1, r4
 800eaa6:	697c      	ldr	r4, [r7, #20]
 800eaa8:	f104 0308 	add.w	r3, r4, #8
 800eaac:	617b      	str	r3, [r7, #20]
 800eaae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800eab2:	f7f1 feab 	bl	800080c <__aeabi_ddiv>
 800eab6:	4602      	mov	r2, r0
 800eab8:	460b      	mov	r3, r1
 800eaba:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = 0;  ///a2
 800eabe:	697b      	ldr	r3, [r7, #20]
 800eac0:	f103 0208 	add.w	r2, r3, #8
 800eac4:	617a      	str	r2, [r7, #20]
 800eac6:	f04f 0100 	mov.w	r1, #0
 800eaca:	f04f 0200 	mov.w	r2, #0
 800eace:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
 800ead2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ead6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800eada:	f7f1 fbb5 	bl	8000248 <__aeabi_dsub>
 800eade:	4603      	mov	r3, r0
 800eae0:	460c      	mov	r4, r1
 800eae2:	4618      	mov	r0, r3
 800eae4:	4621      	mov	r1, r4
 800eae6:	f04f 0200 	mov.w	r2, #0
 800eaea:	4b0e      	ldr	r3, [pc, #56]	; (800eb24 <Filter_1st_Order_Butterworth+0x280>)
 800eaec:	f7f1 fbac 	bl	8000248 <__aeabi_dsub>
 800eaf0:	4603      	mov	r3, r0
 800eaf2:	460c      	mov	r4, r1
 800eaf4:	4698      	mov	r8, r3
 800eaf6:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800eafa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800eafe:	4640      	mov	r0, r8
 800eb00:	4649      	mov	r1, r9
 800eb02:	f7f1 fe83 	bl	800080c <__aeabi_ddiv>
 800eb06:	4603      	mov	r3, r0
 800eb08:	460c      	mov	r4, r1
 800eb0a:	697a      	ldr	r2, [r7, #20]
 800eb0c:	e9c2 3400 	strd	r3, r4, [r2]
}
 800eb10:	bf00      	nop
 800eb12:	3740      	adds	r7, #64	; 0x40
 800eb14:	46bd      	mov	sp, r7
 800eb16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eb1a:	bf00      	nop
 800eb1c:	08024048 	.word	0x08024048
 800eb20:	08024040 	.word	0x08024040
 800eb24:	3ff00000 	.word	0x3ff00000
 800eb28:	cccccccd 	.word	0xcccccccd
 800eb2c:	40240000 	.word	0x40240000

0800eb30 <Filter_2st_Order_Butterworth>:
void Filter_2st_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800eb30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb34:	b093      	sub	sp, #76	; 0x4c
 800eb36:	af00      	add	r7, sp, #0
 800eb38:	60f8      	str	r0, [r7, #12]
 800eb3a:	607a      	str	r2, [r7, #4]
 800eb3c:	461a      	mov	r2, r3
 800eb3e:	460b      	mov	r3, r1
 800eb40:	72fb      	strb	r3, [r7, #11]
 800eb42:	4613      	mov	r3, r2
 800eb44:	813b      	strh	r3, [r7, #8]
	double gainLinear,alpha,omega,sn,cs,a0,f0;	
	f0 = Freq;
 800eb46:	6878      	ldr	r0, [r7, #4]
 800eb48:	f7f1 fcbc 	bl	80004c4 <__aeabi_ui2d>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	460c      	mov	r4, r1
 800eb50:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	omega = 2 * pi * f0 /Fs;
 800eb54:	4b7e      	ldr	r3, [pc, #504]	; (800ed50 <Filter_2st_Order_Butterworth+0x220>)
 800eb56:	e9d3 0100 	ldrd	r0, r1, [r3]
 800eb5a:	4602      	mov	r2, r0
 800eb5c:	460b      	mov	r3, r1
 800eb5e:	f7f1 fb75 	bl	800024c <__adddf3>
 800eb62:	4603      	mov	r3, r0
 800eb64:	460c      	mov	r4, r1
 800eb66:	4618      	mov	r0, r3
 800eb68:	4621      	mov	r1, r4
 800eb6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800eb6e:	f7f1 fd23 	bl	80005b8 <__aeabi_dmul>
 800eb72:	4603      	mov	r3, r0
 800eb74:	460c      	mov	r4, r1
 800eb76:	4618      	mov	r0, r3
 800eb78:	4621      	mov	r1, r4
 800eb7a:	4b76      	ldr	r3, [pc, #472]	; (800ed54 <Filter_2st_Order_Butterworth+0x224>)
 800eb7c:	cb18      	ldmia	r3, {r3, r4}
 800eb7e:	461a      	mov	r2, r3
 800eb80:	4623      	mov	r3, r4
 800eb82:	f7f1 fe43 	bl	800080c <__aeabi_ddiv>
 800eb86:	4603      	mov	r3, r0
 800eb88:	460c      	mov	r4, r1
 800eb8a:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	sn = sin(omega);
 800eb8e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800eb92:	f005 fe1d 	bl	80147d0 <sin>
 800eb96:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	cs = cos(omega);
 800eb9a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800eb9e:	f005 fde1 	bl	8014764 <cos>
 800eba2:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
	alpha = sn / (2 * (1/ sqrt(2)));
 800eba6:	a368      	add	r3, pc, #416	; (adr r3, 800ed48 <Filter_2st_Order_Butterworth+0x218>)
 800eba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebac:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800ebb0:	f7f1 fe2c 	bl	800080c <__aeabi_ddiv>
 800ebb4:	4603      	mov	r3, r0
 800ebb6:	460c      	mov	r4, r1
 800ebb8:	e9c7 3408 	strd	r3, r4, [r7, #32]
	a0 = 1 + alpha; 
 800ebbc:	f04f 0200 	mov.w	r2, #0
 800ebc0:	4b65      	ldr	r3, [pc, #404]	; (800ed58 <Filter_2st_Order_Butterworth+0x228>)
 800ebc2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ebc6:	f7f1 fb41 	bl	800024c <__adddf3>
 800ebca:	4603      	mov	r3, r0
 800ebcc:	460c      	mov	r4, r1
 800ebce:	e9c7 3406 	strd	r3, r4, [r7, #24]
	gainLinear = pow(10,(Gain/20));
 800ebd2:	893b      	ldrh	r3, [r7, #8]
 800ebd4:	4a61      	ldr	r2, [pc, #388]	; (800ed5c <Filter_2st_Order_Butterworth+0x22c>)
 800ebd6:	fba2 2303 	umull	r2, r3, r2, r3
 800ebda:	091b      	lsrs	r3, r3, #4
 800ebdc:	b29b      	uxth	r3, r3
 800ebde:	4618      	mov	r0, r3
 800ebe0:	f7f1 fc80 	bl	80004e4 <__aeabi_i2d>
 800ebe4:	4603      	mov	r3, r0
 800ebe6:	460c      	mov	r4, r1
 800ebe8:	461a      	mov	r2, r3
 800ebea:	4623      	mov	r3, r4
 800ebec:	f04f 0000 	mov.w	r0, #0
 800ebf0:	495b      	ldr	r1, [pc, #364]	; (800ed60 <Filter_2st_Order_Butterworth+0x230>)
 800ebf2:	f005 fe27 	bl	8014844 <pow>
 800ebf6:	e9c7 0104 	strd	r0, r1, [r7, #16]
	if(HPLP == HIGH_PASS_FILTER)
 800ebfa:	7afb      	ldrb	r3, [r7, #11]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	f040 80b1 	bne.w	800ed64 <Filter_2st_Order_Butterworth+0x234>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800ec02:	f04f 0200 	mov.w	r2, #0
 800ec06:	4b54      	ldr	r3, [pc, #336]	; (800ed58 <Filter_2st_Order_Butterworth+0x228>)
 800ec08:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800ec0c:	f7f1 fb1e 	bl	800024c <__adddf3>
 800ec10:	4603      	mov	r3, r0
 800ec12:	460c      	mov	r4, r1
 800ec14:	4618      	mov	r0, r3
 800ec16:	4621      	mov	r1, r4
 800ec18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ec1c:	f7f1 fdf6 	bl	800080c <__aeabi_ddiv>
 800ec20:	4603      	mov	r3, r0
 800ec22:	460c      	mov	r4, r1
 800ec24:	4618      	mov	r0, r3
 800ec26:	4621      	mov	r1, r4
 800ec28:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ec2c:	f7f1 fcc4 	bl	80005b8 <__aeabi_dmul>
 800ec30:	4603      	mov	r3, r0
 800ec32:	460c      	mov	r4, r1
 800ec34:	4618      	mov	r0, r3
 800ec36:	4621      	mov	r1, r4
 800ec38:	68fc      	ldr	r4, [r7, #12]
 800ec3a:	f104 0308 	add.w	r3, r4, #8
 800ec3e:	60fb      	str	r3, [r7, #12]
 800ec40:	f04f 0200 	mov.w	r2, #0
 800ec44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ec48:	f7f1 fde0 	bl	800080c <__aeabi_ddiv>
 800ec4c:	4602      	mov	r2, r0
 800ec4e:	460b      	mov	r3, r1
 800ec50:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800ec54:	f04f 0200 	mov.w	r2, #0
 800ec58:	4b3f      	ldr	r3, [pc, #252]	; (800ed58 <Filter_2st_Order_Butterworth+0x228>)
 800ec5a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800ec5e:	f7f1 faf5 	bl	800024c <__adddf3>
 800ec62:	4603      	mov	r3, r0
 800ec64:	460c      	mov	r4, r1
 800ec66:	469a      	mov	sl, r3
 800ec68:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800ec6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ec70:	4650      	mov	r0, sl
 800ec72:	4659      	mov	r1, fp
 800ec74:	f7f1 fdca 	bl	800080c <__aeabi_ddiv>
 800ec78:	4603      	mov	r3, r0
 800ec7a:	460c      	mov	r4, r1
 800ec7c:	4618      	mov	r0, r3
 800ec7e:	4621      	mov	r1, r4
 800ec80:	68fc      	ldr	r4, [r7, #12]
 800ec82:	f104 0308 	add.w	r3, r4, #8
 800ec86:	60fb      	str	r3, [r7, #12]
 800ec88:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ec8c:	f7f1 fc94 	bl	80005b8 <__aeabi_dmul>
 800ec90:	4602      	mov	r2, r0
 800ec92:	460b      	mov	r3, r1
 800ec94:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800ec98:	f04f 0200 	mov.w	r2, #0
 800ec9c:	4b2e      	ldr	r3, [pc, #184]	; (800ed58 <Filter_2st_Order_Butterworth+0x228>)
 800ec9e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800eca2:	f7f1 fad3 	bl	800024c <__adddf3>
 800eca6:	4603      	mov	r3, r0
 800eca8:	460c      	mov	r4, r1
 800ecaa:	4618      	mov	r0, r3
 800ecac:	4621      	mov	r1, r4
 800ecae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ecb2:	f7f1 fdab 	bl	800080c <__aeabi_ddiv>
 800ecb6:	4603      	mov	r3, r0
 800ecb8:	460c      	mov	r4, r1
 800ecba:	4618      	mov	r0, r3
 800ecbc:	4621      	mov	r1, r4
 800ecbe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ecc2:	f7f1 fc79 	bl	80005b8 <__aeabi_dmul>
 800ecc6:	4603      	mov	r3, r0
 800ecc8:	460c      	mov	r4, r1
 800ecca:	4618      	mov	r0, r3
 800eccc:	4621      	mov	r1, r4
 800ecce:	68fc      	ldr	r4, [r7, #12]
 800ecd0:	f104 0308 	add.w	r3, r4, #8
 800ecd4:	60fb      	str	r3, [r7, #12]
 800ecd6:	f04f 0200 	mov.w	r2, #0
 800ecda:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ecde:	f7f1 fd95 	bl	800080c <__aeabi_ddiv>
 800ece2:	4602      	mov	r2, r0
 800ece4:	460b      	mov	r3, r1
 800ece6:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800ecea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ecee:	f04f 0000 	mov.w	r0, #0
 800ecf2:	4919      	ldr	r1, [pc, #100]	; (800ed58 <Filter_2st_Order_Butterworth+0x228>)
 800ecf4:	f7f1 faa8 	bl	8000248 <__aeabi_dsub>
 800ecf8:	4603      	mov	r3, r0
 800ecfa:	460c      	mov	r4, r1
 800ecfc:	4698      	mov	r8, r3
 800ecfe:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800ed02:	68fc      	ldr	r4, [r7, #12]
 800ed04:	f104 0308 	add.w	r3, r4, #8
 800ed08:	60fb      	str	r3, [r7, #12]
 800ed0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ed0e:	4640      	mov	r0, r8
 800ed10:	4649      	mov	r1, r9
 800ed12:	f7f1 fd7b 	bl	800080c <__aeabi_ddiv>
 800ed16:	4602      	mov	r2, r0
 800ed18:	460b      	mov	r3, r1
 800ed1a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800ed1e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800ed22:	4602      	mov	r2, r0
 800ed24:	460b      	mov	r3, r1
 800ed26:	f7f1 fa91 	bl	800024c <__adddf3>
 800ed2a:	4603      	mov	r3, r0
 800ed2c:	460c      	mov	r4, r1
 800ed2e:	4618      	mov	r0, r3
 800ed30:	4621      	mov	r1, r4
 800ed32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ed36:	f7f1 fd69 	bl	800080c <__aeabi_ddiv>
 800ed3a:	4603      	mov	r3, r0
 800ed3c:	460c      	mov	r4, r1
 800ed3e:	68fa      	ldr	r2, [r7, #12]
 800ed40:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800ed44:	e0b0      	b.n	800eea8 <Filter_2st_Order_Butterworth+0x378>
 800ed46:	bf00      	nop
 800ed48:	667f3bcc 	.word	0x667f3bcc
 800ed4c:	3ff6a09e 	.word	0x3ff6a09e
 800ed50:	08024048 	.word	0x08024048
 800ed54:	08024040 	.word	0x08024040
 800ed58:	3ff00000 	.word	0x3ff00000
 800ed5c:	cccccccd 	.word	0xcccccccd
 800ed60:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800ed64:	7afb      	ldrb	r3, [r7, #11]
 800ed66:	2b01      	cmp	r3, #1
 800ed68:	f040 809e 	bne.w	800eea8 <Filter_2st_Order_Butterworth+0x378>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800ed6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ed70:	f04f 0000 	mov.w	r0, #0
 800ed74:	494f      	ldr	r1, [pc, #316]	; (800eeb4 <Filter_2st_Order_Butterworth+0x384>)
 800ed76:	f7f1 fa67 	bl	8000248 <__aeabi_dsub>
 800ed7a:	4603      	mov	r3, r0
 800ed7c:	460c      	mov	r4, r1
 800ed7e:	4618      	mov	r0, r3
 800ed80:	4621      	mov	r1, r4
 800ed82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ed86:	f7f1 fd41 	bl	800080c <__aeabi_ddiv>
 800ed8a:	4603      	mov	r3, r0
 800ed8c:	460c      	mov	r4, r1
 800ed8e:	4618      	mov	r0, r3
 800ed90:	4621      	mov	r1, r4
 800ed92:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ed96:	f7f1 fc0f 	bl	80005b8 <__aeabi_dmul>
 800ed9a:	4603      	mov	r3, r0
 800ed9c:	460c      	mov	r4, r1
 800ed9e:	4618      	mov	r0, r3
 800eda0:	4621      	mov	r1, r4
 800eda2:	68fc      	ldr	r4, [r7, #12]
 800eda4:	f104 0308 	add.w	r3, r4, #8
 800eda8:	60fb      	str	r3, [r7, #12]
 800edaa:	f04f 0200 	mov.w	r2, #0
 800edae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800edb2:	f7f1 fd2b 	bl	800080c <__aeabi_ddiv>
 800edb6:	4602      	mov	r2, r0
 800edb8:	460b      	mov	r3, r1
 800edba:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800edbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800edc2:	f04f 0000 	mov.w	r0, #0
 800edc6:	493b      	ldr	r1, [pc, #236]	; (800eeb4 <Filter_2st_Order_Butterworth+0x384>)
 800edc8:	f7f1 fa3e 	bl	8000248 <__aeabi_dsub>
 800edcc:	4603      	mov	r3, r0
 800edce:	460c      	mov	r4, r1
 800edd0:	4618      	mov	r0, r3
 800edd2:	4621      	mov	r1, r4
 800edd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800edd8:	f7f1 fd18 	bl	800080c <__aeabi_ddiv>
 800eddc:	4603      	mov	r3, r0
 800edde:	460c      	mov	r4, r1
 800ede0:	4618      	mov	r0, r3
 800ede2:	4621      	mov	r1, r4
 800ede4:	68fc      	ldr	r4, [r7, #12]
 800ede6:	f104 0308 	add.w	r3, r4, #8
 800edea:	60fb      	str	r3, [r7, #12]
 800edec:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800edf0:	f7f1 fbe2 	bl	80005b8 <__aeabi_dmul>
 800edf4:	4602      	mov	r2, r0
 800edf6:	460b      	mov	r3, r1
 800edf8:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800edfc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ee00:	f04f 0000 	mov.w	r0, #0
 800ee04:	492b      	ldr	r1, [pc, #172]	; (800eeb4 <Filter_2st_Order_Butterworth+0x384>)
 800ee06:	f7f1 fa1f 	bl	8000248 <__aeabi_dsub>
 800ee0a:	4603      	mov	r3, r0
 800ee0c:	460c      	mov	r4, r1
 800ee0e:	4618      	mov	r0, r3
 800ee10:	4621      	mov	r1, r4
 800ee12:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ee16:	f7f1 fcf9 	bl	800080c <__aeabi_ddiv>
 800ee1a:	4603      	mov	r3, r0
 800ee1c:	460c      	mov	r4, r1
 800ee1e:	4618      	mov	r0, r3
 800ee20:	4621      	mov	r1, r4
 800ee22:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ee26:	f7f1 fbc7 	bl	80005b8 <__aeabi_dmul>
 800ee2a:	4603      	mov	r3, r0
 800ee2c:	460c      	mov	r4, r1
 800ee2e:	4618      	mov	r0, r3
 800ee30:	4621      	mov	r1, r4
 800ee32:	68fc      	ldr	r4, [r7, #12]
 800ee34:	f104 0308 	add.w	r3, r4, #8
 800ee38:	60fb      	str	r3, [r7, #12]
 800ee3a:	f04f 0200 	mov.w	r2, #0
 800ee3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ee42:	f7f1 fce3 	bl	800080c <__aeabi_ddiv>
 800ee46:	4602      	mov	r2, r0
 800ee48:	460b      	mov	r3, r1
 800ee4a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800ee4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ee52:	f04f 0000 	mov.w	r0, #0
 800ee56:	4917      	ldr	r1, [pc, #92]	; (800eeb4 <Filter_2st_Order_Butterworth+0x384>)
 800ee58:	f7f1 f9f6 	bl	8000248 <__aeabi_dsub>
 800ee5c:	4603      	mov	r3, r0
 800ee5e:	460c      	mov	r4, r1
 800ee60:	461d      	mov	r5, r3
 800ee62:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800ee66:	68fc      	ldr	r4, [r7, #12]
 800ee68:	f104 0308 	add.w	r3, r4, #8
 800ee6c:	60fb      	str	r3, [r7, #12]
 800ee6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ee72:	4628      	mov	r0, r5
 800ee74:	4631      	mov	r1, r6
 800ee76:	f7f1 fcc9 	bl	800080c <__aeabi_ddiv>
 800ee7a:	4602      	mov	r2, r0
 800ee7c:	460b      	mov	r3, r1
 800ee7e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800ee82:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800ee86:	4602      	mov	r2, r0
 800ee88:	460b      	mov	r3, r1
 800ee8a:	f7f1 f9df 	bl	800024c <__adddf3>
 800ee8e:	4603      	mov	r3, r0
 800ee90:	460c      	mov	r4, r1
 800ee92:	4618      	mov	r0, r3
 800ee94:	4621      	mov	r1, r4
 800ee96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ee9a:	f7f1 fcb7 	bl	800080c <__aeabi_ddiv>
 800ee9e:	4603      	mov	r3, r0
 800eea0:	460c      	mov	r4, r1
 800eea2:	68fa      	ldr	r2, [r7, #12]
 800eea4:	e9c2 3400 	strd	r3, r4, [r2]
}
 800eea8:	bf00      	nop
 800eeaa:	374c      	adds	r7, #76	; 0x4c
 800eeac:	46bd      	mov	sp, r7
 800eeae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeb2:	bf00      	nop
 800eeb4:	3ff00000 	.word	0x3ff00000

0800eeb8 <Filter_Higher_Order_Butterworth>:
void Filter_Higher_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain, SCH_U8 orderindex,SCH_U8 i)
{
 800eeb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eebc:	b095      	sub	sp, #84	; 0x54
 800eebe:	af00      	add	r7, sp, #0
 800eec0:	6178      	str	r0, [r7, #20]
 800eec2:	60fa      	str	r2, [r7, #12]
 800eec4:	461a      	mov	r2, r3
 800eec6:	460b      	mov	r3, r1
 800eec8:	74fb      	strb	r3, [r7, #19]
 800eeca:	4613      	mov	r3, r2
 800eecc:	823b      	strh	r3, [r7, #16]
	double gainLinear,alpha,omega,sn,cs,a0,orderangle;
	omega = 2 * pi * Freq /Fs;
 800eece:	4ba2      	ldr	r3, [pc, #648]	; (800f158 <Filter_Higher_Order_Butterworth+0x2a0>)
 800eed0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800eed4:	4602      	mov	r2, r0
 800eed6:	460b      	mov	r3, r1
 800eed8:	f7f1 f9b8 	bl	800024c <__adddf3>
 800eedc:	4603      	mov	r3, r0
 800eede:	460c      	mov	r4, r1
 800eee0:	e9c7 3400 	strd	r3, r4, [r7]
 800eee4:	68f8      	ldr	r0, [r7, #12]
 800eee6:	f7f1 faed 	bl	80004c4 <__aeabi_ui2d>
 800eeea:	4603      	mov	r3, r0
 800eeec:	460c      	mov	r4, r1
 800eeee:	461a      	mov	r2, r3
 800eef0:	4623      	mov	r3, r4
 800eef2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eef6:	f7f1 fb5f 	bl	80005b8 <__aeabi_dmul>
 800eefa:	4603      	mov	r3, r0
 800eefc:	460c      	mov	r4, r1
 800eefe:	4618      	mov	r0, r3
 800ef00:	4621      	mov	r1, r4
 800ef02:	4b96      	ldr	r3, [pc, #600]	; (800f15c <Filter_Higher_Order_Butterworth+0x2a4>)
 800ef04:	cb18      	ldmia	r3, {r3, r4}
 800ef06:	461a      	mov	r2, r3
 800ef08:	4623      	mov	r3, r4
 800ef0a:	f7f1 fc7f 	bl	800080c <__aeabi_ddiv>
 800ef0e:	4603      	mov	r3, r0
 800ef10:	460c      	mov	r4, r1
 800ef12:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	sn = sin(omega);
 800ef16:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800ef1a:	f005 fc59 	bl	80147d0 <sin>
 800ef1e:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
	cs = cos(omega);
 800ef22:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800ef26:	f005 fc1d 	bl	8014764 <cos>
 800ef2a:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
	orderangle = (pi / orderindex) * (i + 0.5);
 800ef2e:	4b8a      	ldr	r3, [pc, #552]	; (800f158 <Filter_Higher_Order_Butterworth+0x2a0>)
 800ef30:	cb18      	ldmia	r3, {r3, r4}
 800ef32:	e9c7 3400 	strd	r3, r4, [r7]
 800ef36:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	f7f1 fad2 	bl	80004e4 <__aeabi_i2d>
 800ef40:	4603      	mov	r3, r0
 800ef42:	460c      	mov	r4, r1
 800ef44:	461a      	mov	r2, r3
 800ef46:	4623      	mov	r3, r4
 800ef48:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef4c:	f7f1 fc5e 	bl	800080c <__aeabi_ddiv>
 800ef50:	4603      	mov	r3, r0
 800ef52:	460c      	mov	r4, r1
 800ef54:	e9c7 3400 	strd	r3, r4, [r7]
 800ef58:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	f7f1 fac1 	bl	80004e4 <__aeabi_i2d>
 800ef62:	f04f 0200 	mov.w	r2, #0
 800ef66:	4b7e      	ldr	r3, [pc, #504]	; (800f160 <Filter_Higher_Order_Butterworth+0x2a8>)
 800ef68:	f7f1 f970 	bl	800024c <__adddf3>
 800ef6c:	4603      	mov	r3, r0
 800ef6e:	460c      	mov	r4, r1
 800ef70:	461a      	mov	r2, r3
 800ef72:	4623      	mov	r3, r4
 800ef74:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef78:	f7f1 fb1e 	bl	80005b8 <__aeabi_dmul>
 800ef7c:	4603      	mov	r3, r0
 800ef7e:	460c      	mov	r4, r1
 800ef80:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	alpha = sn / (2 * (1 / (2 * sin(orderangle))));
 800ef84:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800ef88:	f005 fc22 	bl	80147d0 <sin>
 800ef8c:	4602      	mov	r2, r0
 800ef8e:	460b      	mov	r3, r1
 800ef90:	f7f1 f95c 	bl	800024c <__adddf3>
 800ef94:	4603      	mov	r3, r0
 800ef96:	460c      	mov	r4, r1
 800ef98:	461a      	mov	r2, r3
 800ef9a:	4623      	mov	r3, r4
 800ef9c:	f04f 0000 	mov.w	r0, #0
 800efa0:	4970      	ldr	r1, [pc, #448]	; (800f164 <Filter_Higher_Order_Butterworth+0x2ac>)
 800efa2:	f7f1 fc33 	bl	800080c <__aeabi_ddiv>
 800efa6:	4603      	mov	r3, r0
 800efa8:	460c      	mov	r4, r1
 800efaa:	4618      	mov	r0, r3
 800efac:	4621      	mov	r1, r4
 800efae:	4602      	mov	r2, r0
 800efb0:	460b      	mov	r3, r1
 800efb2:	f7f1 f94b 	bl	800024c <__adddf3>
 800efb6:	4603      	mov	r3, r0
 800efb8:	460c      	mov	r4, r1
 800efba:	461a      	mov	r2, r3
 800efbc:	4623      	mov	r3, r4
 800efbe:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800efc2:	f7f1 fc23 	bl	800080c <__aeabi_ddiv>
 800efc6:	4603      	mov	r3, r0
 800efc8:	460c      	mov	r4, r1
 800efca:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	a0 = 1 + alpha; 
 800efce:	f04f 0200 	mov.w	r2, #0
 800efd2:	4b64      	ldr	r3, [pc, #400]	; (800f164 <Filter_Higher_Order_Butterworth+0x2ac>)
 800efd4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800efd8:	f7f1 f938 	bl	800024c <__adddf3>
 800efdc:	4603      	mov	r3, r0
 800efde:	460c      	mov	r4, r1
 800efe0:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(Gain/20));	
 800efe4:	8a3b      	ldrh	r3, [r7, #16]
 800efe6:	4a60      	ldr	r2, [pc, #384]	; (800f168 <Filter_Higher_Order_Butterworth+0x2b0>)
 800efe8:	fba2 2303 	umull	r2, r3, r2, r3
 800efec:	091b      	lsrs	r3, r3, #4
 800efee:	b29b      	uxth	r3, r3
 800eff0:	4618      	mov	r0, r3
 800eff2:	f7f1 fa77 	bl	80004e4 <__aeabi_i2d>
 800eff6:	4603      	mov	r3, r0
 800eff8:	460c      	mov	r4, r1
 800effa:	461a      	mov	r2, r3
 800effc:	4623      	mov	r3, r4
 800effe:	f04f 0000 	mov.w	r0, #0
 800f002:	495a      	ldr	r1, [pc, #360]	; (800f16c <Filter_Higher_Order_Butterworth+0x2b4>)
 800f004:	f005 fc1e 	bl	8014844 <pow>
 800f008:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800f00c:	7cfb      	ldrb	r3, [r7, #19]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	f040 80ae 	bne.w	800f170 <Filter_Higher_Order_Butterworth+0x2b8>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800f014:	f04f 0200 	mov.w	r2, #0
 800f018:	4b52      	ldr	r3, [pc, #328]	; (800f164 <Filter_Higher_Order_Butterworth+0x2ac>)
 800f01a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800f01e:	f7f1 f915 	bl	800024c <__adddf3>
 800f022:	4603      	mov	r3, r0
 800f024:	460c      	mov	r4, r1
 800f026:	4618      	mov	r0, r3
 800f028:	4621      	mov	r1, r4
 800f02a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f02e:	f7f1 fbed 	bl	800080c <__aeabi_ddiv>
 800f032:	4603      	mov	r3, r0
 800f034:	460c      	mov	r4, r1
 800f036:	4618      	mov	r0, r3
 800f038:	4621      	mov	r1, r4
 800f03a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f03e:	f7f1 fabb 	bl	80005b8 <__aeabi_dmul>
 800f042:	4603      	mov	r3, r0
 800f044:	460c      	mov	r4, r1
 800f046:	4618      	mov	r0, r3
 800f048:	4621      	mov	r1, r4
 800f04a:	697c      	ldr	r4, [r7, #20]
 800f04c:	f104 0308 	add.w	r3, r4, #8
 800f050:	617b      	str	r3, [r7, #20]
 800f052:	f04f 0200 	mov.w	r2, #0
 800f056:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f05a:	f7f1 fbd7 	bl	800080c <__aeabi_ddiv>
 800f05e:	4602      	mov	r2, r0
 800f060:	460b      	mov	r3, r1
 800f062:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800f066:	f04f 0200 	mov.w	r2, #0
 800f06a:	4b3e      	ldr	r3, [pc, #248]	; (800f164 <Filter_Higher_Order_Butterworth+0x2ac>)
 800f06c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800f070:	f7f1 f8ec 	bl	800024c <__adddf3>
 800f074:	4603      	mov	r3, r0
 800f076:	460c      	mov	r4, r1
 800f078:	469a      	mov	sl, r3
 800f07a:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800f07e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f082:	4650      	mov	r0, sl
 800f084:	4659      	mov	r1, fp
 800f086:	f7f1 fbc1 	bl	800080c <__aeabi_ddiv>
 800f08a:	4603      	mov	r3, r0
 800f08c:	460c      	mov	r4, r1
 800f08e:	4618      	mov	r0, r3
 800f090:	4621      	mov	r1, r4
 800f092:	697c      	ldr	r4, [r7, #20]
 800f094:	f104 0308 	add.w	r3, r4, #8
 800f098:	617b      	str	r3, [r7, #20]
 800f09a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f09e:	f7f1 fa8b 	bl	80005b8 <__aeabi_dmul>
 800f0a2:	4602      	mov	r2, r0
 800f0a4:	460b      	mov	r3, r1
 800f0a6:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800f0aa:	f04f 0200 	mov.w	r2, #0
 800f0ae:	4b2d      	ldr	r3, [pc, #180]	; (800f164 <Filter_Higher_Order_Butterworth+0x2ac>)
 800f0b0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800f0b4:	f7f1 f8ca 	bl	800024c <__adddf3>
 800f0b8:	4603      	mov	r3, r0
 800f0ba:	460c      	mov	r4, r1
 800f0bc:	4618      	mov	r0, r3
 800f0be:	4621      	mov	r1, r4
 800f0c0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f0c4:	f7f1 fba2 	bl	800080c <__aeabi_ddiv>
 800f0c8:	4603      	mov	r3, r0
 800f0ca:	460c      	mov	r4, r1
 800f0cc:	4618      	mov	r0, r3
 800f0ce:	4621      	mov	r1, r4
 800f0d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f0d4:	f7f1 fa70 	bl	80005b8 <__aeabi_dmul>
 800f0d8:	4603      	mov	r3, r0
 800f0da:	460c      	mov	r4, r1
 800f0dc:	4618      	mov	r0, r3
 800f0de:	4621      	mov	r1, r4
 800f0e0:	697c      	ldr	r4, [r7, #20]
 800f0e2:	f104 0308 	add.w	r3, r4, #8
 800f0e6:	617b      	str	r3, [r7, #20]
 800f0e8:	f04f 0200 	mov.w	r2, #0
 800f0ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f0f0:	f7f1 fb8c 	bl	800080c <__aeabi_ddiv>
 800f0f4:	4602      	mov	r2, r0
 800f0f6:	460b      	mov	r3, r1
 800f0f8:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800f0fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f100:	f04f 0000 	mov.w	r0, #0
 800f104:	4917      	ldr	r1, [pc, #92]	; (800f164 <Filter_Higher_Order_Butterworth+0x2ac>)
 800f106:	f7f1 f89f 	bl	8000248 <__aeabi_dsub>
 800f10a:	4603      	mov	r3, r0
 800f10c:	460c      	mov	r4, r1
 800f10e:	4698      	mov	r8, r3
 800f110:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800f114:	697c      	ldr	r4, [r7, #20]
 800f116:	f104 0308 	add.w	r3, r4, #8
 800f11a:	617b      	str	r3, [r7, #20]
 800f11c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f120:	4640      	mov	r0, r8
 800f122:	4649      	mov	r1, r9
 800f124:	f7f1 fb72 	bl	800080c <__aeabi_ddiv>
 800f128:	4602      	mov	r2, r0
 800f12a:	460b      	mov	r3, r1
 800f12c:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800f130:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800f134:	4602      	mov	r2, r0
 800f136:	460b      	mov	r3, r1
 800f138:	f7f1 f888 	bl	800024c <__adddf3>
 800f13c:	4603      	mov	r3, r0
 800f13e:	460c      	mov	r4, r1
 800f140:	4618      	mov	r0, r3
 800f142:	4621      	mov	r1, r4
 800f144:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f148:	f7f1 fb60 	bl	800080c <__aeabi_ddiv>
 800f14c:	4603      	mov	r3, r0
 800f14e:	460c      	mov	r4, r1
 800f150:	697a      	ldr	r2, [r7, #20]
 800f152:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800f156:	e0ad      	b.n	800f2b4 <Filter_Higher_Order_Butterworth+0x3fc>
 800f158:	08024048 	.word	0x08024048
 800f15c:	08024040 	.word	0x08024040
 800f160:	3fe00000 	.word	0x3fe00000
 800f164:	3ff00000 	.word	0x3ff00000
 800f168:	cccccccd 	.word	0xcccccccd
 800f16c:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800f170:	7cfb      	ldrb	r3, [r7, #19]
 800f172:	2b01      	cmp	r3, #1
 800f174:	f040 809e 	bne.w	800f2b4 <Filter_Higher_Order_Butterworth+0x3fc>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800f178:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800f17c:	f04f 0000 	mov.w	r0, #0
 800f180:	494f      	ldr	r1, [pc, #316]	; (800f2c0 <Filter_Higher_Order_Butterworth+0x408>)
 800f182:	f7f1 f861 	bl	8000248 <__aeabi_dsub>
 800f186:	4603      	mov	r3, r0
 800f188:	460c      	mov	r4, r1
 800f18a:	4618      	mov	r0, r3
 800f18c:	4621      	mov	r1, r4
 800f18e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f192:	f7f1 fb3b 	bl	800080c <__aeabi_ddiv>
 800f196:	4603      	mov	r3, r0
 800f198:	460c      	mov	r4, r1
 800f19a:	4618      	mov	r0, r3
 800f19c:	4621      	mov	r1, r4
 800f19e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f1a2:	f7f1 fa09 	bl	80005b8 <__aeabi_dmul>
 800f1a6:	4603      	mov	r3, r0
 800f1a8:	460c      	mov	r4, r1
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	4621      	mov	r1, r4
 800f1ae:	697c      	ldr	r4, [r7, #20]
 800f1b0:	f104 0308 	add.w	r3, r4, #8
 800f1b4:	617b      	str	r3, [r7, #20]
 800f1b6:	f04f 0200 	mov.w	r2, #0
 800f1ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f1be:	f7f1 fb25 	bl	800080c <__aeabi_ddiv>
 800f1c2:	4602      	mov	r2, r0
 800f1c4:	460b      	mov	r3, r1
 800f1c6:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800f1ca:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800f1ce:	f04f 0000 	mov.w	r0, #0
 800f1d2:	493b      	ldr	r1, [pc, #236]	; (800f2c0 <Filter_Higher_Order_Butterworth+0x408>)
 800f1d4:	f7f1 f838 	bl	8000248 <__aeabi_dsub>
 800f1d8:	4603      	mov	r3, r0
 800f1da:	460c      	mov	r4, r1
 800f1dc:	4618      	mov	r0, r3
 800f1de:	4621      	mov	r1, r4
 800f1e0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f1e4:	f7f1 fb12 	bl	800080c <__aeabi_ddiv>
 800f1e8:	4603      	mov	r3, r0
 800f1ea:	460c      	mov	r4, r1
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	4621      	mov	r1, r4
 800f1f0:	697c      	ldr	r4, [r7, #20]
 800f1f2:	f104 0308 	add.w	r3, r4, #8
 800f1f6:	617b      	str	r3, [r7, #20]
 800f1f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f1fc:	f7f1 f9dc 	bl	80005b8 <__aeabi_dmul>
 800f200:	4602      	mov	r2, r0
 800f202:	460b      	mov	r3, r1
 800f204:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800f208:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800f20c:	f04f 0000 	mov.w	r0, #0
 800f210:	492b      	ldr	r1, [pc, #172]	; (800f2c0 <Filter_Higher_Order_Butterworth+0x408>)
 800f212:	f7f1 f819 	bl	8000248 <__aeabi_dsub>
 800f216:	4603      	mov	r3, r0
 800f218:	460c      	mov	r4, r1
 800f21a:	4618      	mov	r0, r3
 800f21c:	4621      	mov	r1, r4
 800f21e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f222:	f7f1 faf3 	bl	800080c <__aeabi_ddiv>
 800f226:	4603      	mov	r3, r0
 800f228:	460c      	mov	r4, r1
 800f22a:	4618      	mov	r0, r3
 800f22c:	4621      	mov	r1, r4
 800f22e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f232:	f7f1 f9c1 	bl	80005b8 <__aeabi_dmul>
 800f236:	4603      	mov	r3, r0
 800f238:	460c      	mov	r4, r1
 800f23a:	4618      	mov	r0, r3
 800f23c:	4621      	mov	r1, r4
 800f23e:	697c      	ldr	r4, [r7, #20]
 800f240:	f104 0308 	add.w	r3, r4, #8
 800f244:	617b      	str	r3, [r7, #20]
 800f246:	f04f 0200 	mov.w	r2, #0
 800f24a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f24e:	f7f1 fadd 	bl	800080c <__aeabi_ddiv>
 800f252:	4602      	mov	r2, r0
 800f254:	460b      	mov	r3, r1
 800f256:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800f25a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f25e:	f04f 0000 	mov.w	r0, #0
 800f262:	4917      	ldr	r1, [pc, #92]	; (800f2c0 <Filter_Higher_Order_Butterworth+0x408>)
 800f264:	f7f0 fff0 	bl	8000248 <__aeabi_dsub>
 800f268:	4603      	mov	r3, r0
 800f26a:	460c      	mov	r4, r1
 800f26c:	461d      	mov	r5, r3
 800f26e:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800f272:	697c      	ldr	r4, [r7, #20]
 800f274:	f104 0308 	add.w	r3, r4, #8
 800f278:	617b      	str	r3, [r7, #20]
 800f27a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f27e:	4628      	mov	r0, r5
 800f280:	4631      	mov	r1, r6
 800f282:	f7f1 fac3 	bl	800080c <__aeabi_ddiv>
 800f286:	4602      	mov	r2, r0
 800f288:	460b      	mov	r3, r1
 800f28a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800f28e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800f292:	4602      	mov	r2, r0
 800f294:	460b      	mov	r3, r1
 800f296:	f7f0 ffd9 	bl	800024c <__adddf3>
 800f29a:	4603      	mov	r3, r0
 800f29c:	460c      	mov	r4, r1
 800f29e:	4618      	mov	r0, r3
 800f2a0:	4621      	mov	r1, r4
 800f2a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f2a6:	f7f1 fab1 	bl	800080c <__aeabi_ddiv>
 800f2aa:	4603      	mov	r3, r0
 800f2ac:	460c      	mov	r4, r1
 800f2ae:	697a      	ldr	r2, [r7, #20]
 800f2b0:	e9c2 3400 	strd	r3, r4, [r2]
}
 800f2b4:	bf00      	nop
 800f2b6:	3754      	adds	r7, #84	; 0x54
 800f2b8:	46bd      	mov	sp, r7
 800f2ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2be:	bf00      	nop
 800f2c0:	3ff00000 	.word	0x3ff00000
 800f2c4:	00000000 	.word	0x00000000

0800f2c8 <Filter_2st_Order_Bessel>:
void Filter_2st_Order_Bessel(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800f2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2cc:	b093      	sub	sp, #76	; 0x4c
 800f2ce:	af00      	add	r7, sp, #0
 800f2d0:	6178      	str	r0, [r7, #20]
 800f2d2:	60fa      	str	r2, [r7, #12]
 800f2d4:	461a      	mov	r2, r3
 800f2d6:	460b      	mov	r3, r1
 800f2d8:	74fb      	strb	r3, [r7, #19]
 800f2da:	4613      	mov	r3, r2
 800f2dc:	823b      	strh	r3, [r7, #16]
	double gainLinear,alpha,omega,sn,cs,a0;
	omega = 2 * pi * Freq /Fs;
 800f2de:	4b82      	ldr	r3, [pc, #520]	; (800f4e8 <Filter_2st_Order_Bessel+0x220>)
 800f2e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f2e4:	4602      	mov	r2, r0
 800f2e6:	460b      	mov	r3, r1
 800f2e8:	f7f0 ffb0 	bl	800024c <__adddf3>
 800f2ec:	4603      	mov	r3, r0
 800f2ee:	460c      	mov	r4, r1
 800f2f0:	e9c7 3400 	strd	r3, r4, [r7]
 800f2f4:	68f8      	ldr	r0, [r7, #12]
 800f2f6:	f7f1 f8e5 	bl	80004c4 <__aeabi_ui2d>
 800f2fa:	4603      	mov	r3, r0
 800f2fc:	460c      	mov	r4, r1
 800f2fe:	461a      	mov	r2, r3
 800f300:	4623      	mov	r3, r4
 800f302:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f306:	f7f1 f957 	bl	80005b8 <__aeabi_dmul>
 800f30a:	4603      	mov	r3, r0
 800f30c:	460c      	mov	r4, r1
 800f30e:	4618      	mov	r0, r3
 800f310:	4621      	mov	r1, r4
 800f312:	4b76      	ldr	r3, [pc, #472]	; (800f4ec <Filter_2st_Order_Bessel+0x224>)
 800f314:	cb18      	ldmia	r3, {r3, r4}
 800f316:	461a      	mov	r2, r3
 800f318:	4623      	mov	r3, r4
 800f31a:	f7f1 fa77 	bl	800080c <__aeabi_ddiv>
 800f31e:	4603      	mov	r3, r0
 800f320:	460c      	mov	r4, r1
 800f322:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	sn = sin(omega);
 800f326:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800f32a:	f005 fa51 	bl	80147d0 <sin>
 800f32e:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
	cs = cos(omega);
 800f332:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800f336:	f005 fa15 	bl	8014764 <cos>
 800f33a:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	alpha = sn / (2 * (1 / sqrt(3)));
 800f33e:	a368      	add	r3, pc, #416	; (adr r3, 800f4e0 <Filter_2st_Order_Bessel+0x218>)
 800f340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f344:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800f348:	f7f1 fa60 	bl	800080c <__aeabi_ddiv>
 800f34c:	4603      	mov	r3, r0
 800f34e:	460c      	mov	r4, r1
 800f350:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	a0 = 1 + alpha; 
 800f354:	f04f 0200 	mov.w	r2, #0
 800f358:	4b65      	ldr	r3, [pc, #404]	; (800f4f0 <Filter_2st_Order_Bessel+0x228>)
 800f35a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800f35e:	f7f0 ff75 	bl	800024c <__adddf3>
 800f362:	4603      	mov	r3, r0
 800f364:	460c      	mov	r4, r1
 800f366:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(Gain/20));
 800f36a:	8a3b      	ldrh	r3, [r7, #16]
 800f36c:	4a61      	ldr	r2, [pc, #388]	; (800f4f4 <Filter_2st_Order_Bessel+0x22c>)
 800f36e:	fba2 2303 	umull	r2, r3, r2, r3
 800f372:	091b      	lsrs	r3, r3, #4
 800f374:	b29b      	uxth	r3, r3
 800f376:	4618      	mov	r0, r3
 800f378:	f7f1 f8b4 	bl	80004e4 <__aeabi_i2d>
 800f37c:	4603      	mov	r3, r0
 800f37e:	460c      	mov	r4, r1
 800f380:	461a      	mov	r2, r3
 800f382:	4623      	mov	r3, r4
 800f384:	f04f 0000 	mov.w	r0, #0
 800f388:	495b      	ldr	r1, [pc, #364]	; (800f4f8 <Filter_2st_Order_Bessel+0x230>)
 800f38a:	f005 fa5b 	bl	8014844 <pow>
 800f38e:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800f392:	7cfb      	ldrb	r3, [r7, #19]
 800f394:	2b00      	cmp	r3, #0
 800f396:	f040 80b1 	bne.w	800f4fc <Filter_2st_Order_Bessel+0x234>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800f39a:	f04f 0200 	mov.w	r2, #0
 800f39e:	4b54      	ldr	r3, [pc, #336]	; (800f4f0 <Filter_2st_Order_Bessel+0x228>)
 800f3a0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800f3a4:	f7f0 ff52 	bl	800024c <__adddf3>
 800f3a8:	4603      	mov	r3, r0
 800f3aa:	460c      	mov	r4, r1
 800f3ac:	4618      	mov	r0, r3
 800f3ae:	4621      	mov	r1, r4
 800f3b0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f3b4:	f7f1 fa2a 	bl	800080c <__aeabi_ddiv>
 800f3b8:	4603      	mov	r3, r0
 800f3ba:	460c      	mov	r4, r1
 800f3bc:	4618      	mov	r0, r3
 800f3be:	4621      	mov	r1, r4
 800f3c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f3c4:	f7f1 f8f8 	bl	80005b8 <__aeabi_dmul>
 800f3c8:	4603      	mov	r3, r0
 800f3ca:	460c      	mov	r4, r1
 800f3cc:	4618      	mov	r0, r3
 800f3ce:	4621      	mov	r1, r4
 800f3d0:	697c      	ldr	r4, [r7, #20]
 800f3d2:	f104 0308 	add.w	r3, r4, #8
 800f3d6:	617b      	str	r3, [r7, #20]
 800f3d8:	f04f 0200 	mov.w	r2, #0
 800f3dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f3e0:	f7f1 fa14 	bl	800080c <__aeabi_ddiv>
 800f3e4:	4602      	mov	r2, r0
 800f3e6:	460b      	mov	r3, r1
 800f3e8:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800f3ec:	f04f 0200 	mov.w	r2, #0
 800f3f0:	4b3f      	ldr	r3, [pc, #252]	; (800f4f0 <Filter_2st_Order_Bessel+0x228>)
 800f3f2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800f3f6:	f7f0 ff29 	bl	800024c <__adddf3>
 800f3fa:	4603      	mov	r3, r0
 800f3fc:	460c      	mov	r4, r1
 800f3fe:	469a      	mov	sl, r3
 800f400:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800f404:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f408:	4650      	mov	r0, sl
 800f40a:	4659      	mov	r1, fp
 800f40c:	f7f1 f9fe 	bl	800080c <__aeabi_ddiv>
 800f410:	4603      	mov	r3, r0
 800f412:	460c      	mov	r4, r1
 800f414:	4618      	mov	r0, r3
 800f416:	4621      	mov	r1, r4
 800f418:	697c      	ldr	r4, [r7, #20]
 800f41a:	f104 0308 	add.w	r3, r4, #8
 800f41e:	617b      	str	r3, [r7, #20]
 800f420:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f424:	f7f1 f8c8 	bl	80005b8 <__aeabi_dmul>
 800f428:	4602      	mov	r2, r0
 800f42a:	460b      	mov	r3, r1
 800f42c:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800f430:	f04f 0200 	mov.w	r2, #0
 800f434:	4b2e      	ldr	r3, [pc, #184]	; (800f4f0 <Filter_2st_Order_Bessel+0x228>)
 800f436:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800f43a:	f7f0 ff07 	bl	800024c <__adddf3>
 800f43e:	4603      	mov	r3, r0
 800f440:	460c      	mov	r4, r1
 800f442:	4618      	mov	r0, r3
 800f444:	4621      	mov	r1, r4
 800f446:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f44a:	f7f1 f9df 	bl	800080c <__aeabi_ddiv>
 800f44e:	4603      	mov	r3, r0
 800f450:	460c      	mov	r4, r1
 800f452:	4618      	mov	r0, r3
 800f454:	4621      	mov	r1, r4
 800f456:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f45a:	f7f1 f8ad 	bl	80005b8 <__aeabi_dmul>
 800f45e:	4603      	mov	r3, r0
 800f460:	460c      	mov	r4, r1
 800f462:	4618      	mov	r0, r3
 800f464:	4621      	mov	r1, r4
 800f466:	697c      	ldr	r4, [r7, #20]
 800f468:	f104 0308 	add.w	r3, r4, #8
 800f46c:	617b      	str	r3, [r7, #20]
 800f46e:	f04f 0200 	mov.w	r2, #0
 800f472:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f476:	f7f1 f9c9 	bl	800080c <__aeabi_ddiv>
 800f47a:	4602      	mov	r2, r0
 800f47c:	460b      	mov	r3, r1
 800f47e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800f482:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f486:	f04f 0000 	mov.w	r0, #0
 800f48a:	4919      	ldr	r1, [pc, #100]	; (800f4f0 <Filter_2st_Order_Bessel+0x228>)
 800f48c:	f7f0 fedc 	bl	8000248 <__aeabi_dsub>
 800f490:	4603      	mov	r3, r0
 800f492:	460c      	mov	r4, r1
 800f494:	4698      	mov	r8, r3
 800f496:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800f49a:	697c      	ldr	r4, [r7, #20]
 800f49c:	f104 0308 	add.w	r3, r4, #8
 800f4a0:	617b      	str	r3, [r7, #20]
 800f4a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f4a6:	4640      	mov	r0, r8
 800f4a8:	4649      	mov	r1, r9
 800f4aa:	f7f1 f9af 	bl	800080c <__aeabi_ddiv>
 800f4ae:	4602      	mov	r2, r0
 800f4b0:	460b      	mov	r3, r1
 800f4b2:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800f4b6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800f4ba:	4602      	mov	r2, r0
 800f4bc:	460b      	mov	r3, r1
 800f4be:	f7f0 fec5 	bl	800024c <__adddf3>
 800f4c2:	4603      	mov	r3, r0
 800f4c4:	460c      	mov	r4, r1
 800f4c6:	4618      	mov	r0, r3
 800f4c8:	4621      	mov	r1, r4
 800f4ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f4ce:	f7f1 f99d 	bl	800080c <__aeabi_ddiv>
 800f4d2:	4603      	mov	r3, r0
 800f4d4:	460c      	mov	r4, r1
 800f4d6:	697a      	ldr	r2, [r7, #20]
 800f4d8:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800f4dc:	e0b0      	b.n	800f640 <Filter_2st_Order_Bessel+0x378>
 800f4de:	bf00      	nop
 800f4e0:	4590331d 	.word	0x4590331d
 800f4e4:	3ff279a7 	.word	0x3ff279a7
 800f4e8:	08024048 	.word	0x08024048
 800f4ec:	08024040 	.word	0x08024040
 800f4f0:	3ff00000 	.word	0x3ff00000
 800f4f4:	cccccccd 	.word	0xcccccccd
 800f4f8:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800f4fc:	7cfb      	ldrb	r3, [r7, #19]
 800f4fe:	2b01      	cmp	r3, #1
 800f500:	f040 809e 	bne.w	800f640 <Filter_2st_Order_Bessel+0x378>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800f504:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f508:	f04f 0000 	mov.w	r0, #0
 800f50c:	494f      	ldr	r1, [pc, #316]	; (800f64c <Filter_2st_Order_Bessel+0x384>)
 800f50e:	f7f0 fe9b 	bl	8000248 <__aeabi_dsub>
 800f512:	4603      	mov	r3, r0
 800f514:	460c      	mov	r4, r1
 800f516:	4618      	mov	r0, r3
 800f518:	4621      	mov	r1, r4
 800f51a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f51e:	f7f1 f975 	bl	800080c <__aeabi_ddiv>
 800f522:	4603      	mov	r3, r0
 800f524:	460c      	mov	r4, r1
 800f526:	4618      	mov	r0, r3
 800f528:	4621      	mov	r1, r4
 800f52a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f52e:	f7f1 f843 	bl	80005b8 <__aeabi_dmul>
 800f532:	4603      	mov	r3, r0
 800f534:	460c      	mov	r4, r1
 800f536:	4618      	mov	r0, r3
 800f538:	4621      	mov	r1, r4
 800f53a:	697c      	ldr	r4, [r7, #20]
 800f53c:	f104 0308 	add.w	r3, r4, #8
 800f540:	617b      	str	r3, [r7, #20]
 800f542:	f04f 0200 	mov.w	r2, #0
 800f546:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f54a:	f7f1 f95f 	bl	800080c <__aeabi_ddiv>
 800f54e:	4602      	mov	r2, r0
 800f550:	460b      	mov	r3, r1
 800f552:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800f556:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f55a:	f04f 0000 	mov.w	r0, #0
 800f55e:	493b      	ldr	r1, [pc, #236]	; (800f64c <Filter_2st_Order_Bessel+0x384>)
 800f560:	f7f0 fe72 	bl	8000248 <__aeabi_dsub>
 800f564:	4603      	mov	r3, r0
 800f566:	460c      	mov	r4, r1
 800f568:	4618      	mov	r0, r3
 800f56a:	4621      	mov	r1, r4
 800f56c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f570:	f7f1 f94c 	bl	800080c <__aeabi_ddiv>
 800f574:	4603      	mov	r3, r0
 800f576:	460c      	mov	r4, r1
 800f578:	4618      	mov	r0, r3
 800f57a:	4621      	mov	r1, r4
 800f57c:	697c      	ldr	r4, [r7, #20]
 800f57e:	f104 0308 	add.w	r3, r4, #8
 800f582:	617b      	str	r3, [r7, #20]
 800f584:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f588:	f7f1 f816 	bl	80005b8 <__aeabi_dmul>
 800f58c:	4602      	mov	r2, r0
 800f58e:	460b      	mov	r3, r1
 800f590:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800f594:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f598:	f04f 0000 	mov.w	r0, #0
 800f59c:	492b      	ldr	r1, [pc, #172]	; (800f64c <Filter_2st_Order_Bessel+0x384>)
 800f59e:	f7f0 fe53 	bl	8000248 <__aeabi_dsub>
 800f5a2:	4603      	mov	r3, r0
 800f5a4:	460c      	mov	r4, r1
 800f5a6:	4618      	mov	r0, r3
 800f5a8:	4621      	mov	r1, r4
 800f5aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f5ae:	f7f1 f92d 	bl	800080c <__aeabi_ddiv>
 800f5b2:	4603      	mov	r3, r0
 800f5b4:	460c      	mov	r4, r1
 800f5b6:	4618      	mov	r0, r3
 800f5b8:	4621      	mov	r1, r4
 800f5ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f5be:	f7f0 fffb 	bl	80005b8 <__aeabi_dmul>
 800f5c2:	4603      	mov	r3, r0
 800f5c4:	460c      	mov	r4, r1
 800f5c6:	4618      	mov	r0, r3
 800f5c8:	4621      	mov	r1, r4
 800f5ca:	697c      	ldr	r4, [r7, #20]
 800f5cc:	f104 0308 	add.w	r3, r4, #8
 800f5d0:	617b      	str	r3, [r7, #20]
 800f5d2:	f04f 0200 	mov.w	r2, #0
 800f5d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f5da:	f7f1 f917 	bl	800080c <__aeabi_ddiv>
 800f5de:	4602      	mov	r2, r0
 800f5e0:	460b      	mov	r3, r1
 800f5e2:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800f5e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f5ea:	f04f 0000 	mov.w	r0, #0
 800f5ee:	4917      	ldr	r1, [pc, #92]	; (800f64c <Filter_2st_Order_Bessel+0x384>)
 800f5f0:	f7f0 fe2a 	bl	8000248 <__aeabi_dsub>
 800f5f4:	4603      	mov	r3, r0
 800f5f6:	460c      	mov	r4, r1
 800f5f8:	461d      	mov	r5, r3
 800f5fa:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800f5fe:	697c      	ldr	r4, [r7, #20]
 800f600:	f104 0308 	add.w	r3, r4, #8
 800f604:	617b      	str	r3, [r7, #20]
 800f606:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f60a:	4628      	mov	r0, r5
 800f60c:	4631      	mov	r1, r6
 800f60e:	f7f1 f8fd 	bl	800080c <__aeabi_ddiv>
 800f612:	4602      	mov	r2, r0
 800f614:	460b      	mov	r3, r1
 800f616:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800f61a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800f61e:	4602      	mov	r2, r0
 800f620:	460b      	mov	r3, r1
 800f622:	f7f0 fe13 	bl	800024c <__adddf3>
 800f626:	4603      	mov	r3, r0
 800f628:	460c      	mov	r4, r1
 800f62a:	4618      	mov	r0, r3
 800f62c:	4621      	mov	r1, r4
 800f62e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f632:	f7f1 f8eb 	bl	800080c <__aeabi_ddiv>
 800f636:	4603      	mov	r3, r0
 800f638:	460c      	mov	r4, r1
 800f63a:	697a      	ldr	r2, [r7, #20]
 800f63c:	e9c2 3400 	strd	r3, r4, [r2]
}
 800f640:	bf00      	nop
 800f642:	374c      	adds	r7, #76	; 0x4c
 800f644:	46bd      	mov	sp, r7
 800f646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f64a:	bf00      	nop
 800f64c:	3ff00000 	.word	0x3ff00000

0800f650 <Dsp_GEN_Filter>:
SCH_BOOL Dsp_GEN_Filter(SCH_U8 Channel,Filter_HPLP HPLP,Filters_T *P_Filter)
{
 800f650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f654:	b0b5      	sub	sp, #212	; 0xd4
 800f656:	af02      	add	r7, sp, #8
 800f658:	4603      	mov	r3, r0
 800f65a:	603a      	str	r2, [r7, #0]
 800f65c:	71fb      	strb	r3, [r7, #7]
 800f65e:	460b      	mov	r3, r1
 800f660:	71bb      	strb	r3, [r7, #6]
	double buff_double[4][5];
	SCH_U8 index,buff[20] = {0x00};
 800f662:	f107 030c 	add.w	r3, r7, #12
 800f666:	2200      	movs	r2, #0
 800f668:	601a      	str	r2, [r3, #0]
 800f66a:	605a      	str	r2, [r3, #4]
 800f66c:	609a      	str	r2, [r3, #8]
 800f66e:	60da      	str	r2, [r3, #12]
 800f670:	611a      	str	r2, [r3, #16]
	SCH_BOOL PHASE_Flag;
	if(Channel >= DSP_CHANNEL_CNT || HPLP>= HPLP_FILTER_CNT)
 800f672:	79fb      	ldrb	r3, [r7, #7]
 800f674:	2b07      	cmp	r3, #7
 800f676:	d802      	bhi.n	800f67e <Dsp_GEN_Filter+0x2e>
 800f678:	79bb      	ldrb	r3, [r7, #6]
 800f67a:	2b01      	cmp	r3, #1
 800f67c:	d901      	bls.n	800f682 <Dsp_GEN_Filter+0x32>
		return FALSE;
 800f67e:	2300      	movs	r3, #0
 800f680:	e2fe      	b.n	800fc80 <Dsp_GEN_Filter+0x630>
	PHASE_Flag = (P_Filter->Other.bit.PHASE != App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Other.bit.PHASE) ? TRUE : FALSE;
 800f682:	683b      	ldr	r3, [r7, #0]
 800f684:	781b      	ldrb	r3, [r3, #0]
 800f686:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800f68a:	b2d8      	uxtb	r0, r3
 800f68c:	79f9      	ldrb	r1, [r7, #7]
 800f68e:	79bb      	ldrb	r3, [r7, #6]
 800f690:	4ea8      	ldr	r6, [pc, #672]	; (800f934 <Dsp_GEN_Filter+0x2e4>)
 800f692:	461a      	mov	r2, r3
 800f694:	0052      	lsls	r2, r2, #1
 800f696:	441a      	add	r2, r3
 800f698:	0093      	lsls	r3, r2, #2
 800f69a:	461a      	mov	r2, r3
 800f69c:	460b      	mov	r3, r1
 800f69e:	005b      	lsls	r3, r3, #1
 800f6a0:	440b      	add	r3, r1
 800f6a2:	00db      	lsls	r3, r3, #3
 800f6a4:	4413      	add	r3, r2
 800f6a6:	4433      	add	r3, r6
 800f6a8:	33b0      	adds	r3, #176	; 0xb0
 800f6aa:	781b      	ldrb	r3, [r3, #0]
 800f6ac:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800f6b0:	b2db      	uxtb	r3, r3
 800f6b2:	4298      	cmp	r0, r3
 800f6b4:	bf14      	ite	ne
 800f6b6:	2301      	movne	r3, #1
 800f6b8:	2300      	moveq	r3, #0
 800f6ba:	b2db      	uxtb	r3, r3
 800f6bc:	f887 30c6 	strb.w	r3, [r7, #198]	; 0xc6
	P_Filter->Freq = LimitMaxMin(DSP_FREQ_MIN, P_Filter->Freq, DSP_FREQ_MAX);
 800f6c0:	683b      	ldr	r3, [r7, #0]
 800f6c2:	685b      	ldr	r3, [r3, #4]
 800f6c4:	4a9c      	ldr	r2, [pc, #624]	; (800f938 <Dsp_GEN_Filter+0x2e8>)
 800f6c6:	4619      	mov	r1, r3
 800f6c8:	2000      	movs	r0, #0
 800f6ca:	f003 f955 	bl	8012978 <LimitMaxMin>
 800f6ce:	4602      	mov	r2, r0
 800f6d0:	683b      	ldr	r3, [r7, #0]
 800f6d2:	605a      	str	r2, [r3, #4]
	if(P_Filter->Other.bit.EN_DIS)//enable
 800f6d4:	683b      	ldr	r3, [r7, #0]
 800f6d6:	781b      	ldrb	r3, [r3, #0]
 800f6d8:	f003 0301 	and.w	r3, r3, #1
 800f6dc:	b2db      	uxtb	r3, r3
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	f000 81de 	beq.w	800faa0 <Dsp_GEN_Filter+0x450>
	{
		if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800f6e4:	683b      	ldr	r3, [r7, #0]
 800f6e6:	785b      	ldrb	r3, [r3, #1]
 800f6e8:	2b01      	cmp	r3, #1
 800f6ea:	d125      	bne.n	800f738 <Dsp_GEN_Filter+0xe8>
 800f6ec:	683b      	ldr	r3, [r7, #0]
 800f6ee:	789b      	ldrb	r3, [r3, #2]
 800f6f0:	2b01      	cmp	r3, #1
 800f6f2:	d121      	bne.n	800f738 <Dsp_GEN_Filter+0xe8>
		{
			Filter_1st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f6f4:	683b      	ldr	r3, [r7, #0]
 800f6f6:	685a      	ldr	r2, [r3, #4]
 800f6f8:	683b      	ldr	r3, [r7, #0]
 800f6fa:	891b      	ldrh	r3, [r3, #8]
 800f6fc:	79b9      	ldrb	r1, [r7, #6]
 800f6fe:	f107 0020 	add.w	r0, r7, #32
 800f702:	f7ff f8cf 	bl	800e8a4 <Filter_1st_Order_Butterworth>
			Filter_1st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f706:	683b      	ldr	r3, [r7, #0]
 800f708:	685a      	ldr	r2, [r3, #4]
 800f70a:	683b      	ldr	r3, [r7, #0]
 800f70c:	891e      	ldrh	r6, [r3, #8]
 800f70e:	79b9      	ldrb	r1, [r7, #6]
 800f710:	f107 0320 	add.w	r3, r7, #32
 800f714:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f718:	4633      	mov	r3, r6
 800f71a:	f7ff f8c3 	bl	800e8a4 <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800f71e:	f107 0320 	add.w	r3, r7, #32
 800f722:	3350      	adds	r3, #80	; 0x50
 800f724:	4618      	mov	r0, r3
 800f726:	f7ff f881 	bl	800e82c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f72a:	f107 0320 	add.w	r3, r7, #32
 800f72e:	3378      	adds	r3, #120	; 0x78
 800f730:	4618      	mov	r0, r3
 800f732:	f7ff f87b 	bl	800e82c <Filter_Bypassed>
 800f736:	e1ce      	b.n	800fad6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800f738:	683b      	ldr	r3, [r7, #0]
 800f73a:	785b      	ldrb	r3, [r3, #1]
 800f73c:	2b01      	cmp	r3, #1
 800f73e:	d125      	bne.n	800f78c <Dsp_GEN_Filter+0x13c>
 800f740:	683b      	ldr	r3, [r7, #0]
 800f742:	789b      	ldrb	r3, [r3, #2]
 800f744:	2b03      	cmp	r3, #3
 800f746:	d121      	bne.n	800f78c <Dsp_GEN_Filter+0x13c>
		{
			Filter_2st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f748:	683b      	ldr	r3, [r7, #0]
 800f74a:	685a      	ldr	r2, [r3, #4]
 800f74c:	683b      	ldr	r3, [r7, #0]
 800f74e:	891b      	ldrh	r3, [r3, #8]
 800f750:	79b9      	ldrb	r1, [r7, #6]
 800f752:	f107 0020 	add.w	r0, r7, #32
 800f756:	f7ff f9eb 	bl	800eb30 <Filter_2st_Order_Butterworth>
			Filter_2st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f75a:	683b      	ldr	r3, [r7, #0]
 800f75c:	685a      	ldr	r2, [r3, #4]
 800f75e:	683b      	ldr	r3, [r7, #0]
 800f760:	891e      	ldrh	r6, [r3, #8]
 800f762:	79b9      	ldrb	r1, [r7, #6]
 800f764:	f107 0320 	add.w	r3, r7, #32
 800f768:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f76c:	4633      	mov	r3, r6
 800f76e:	f7ff f9df 	bl	800eb30 <Filter_2st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800f772:	f107 0320 	add.w	r3, r7, #32
 800f776:	3350      	adds	r3, #80	; 0x50
 800f778:	4618      	mov	r0, r3
 800f77a:	f7ff f857 	bl	800e82c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f77e:	f107 0320 	add.w	r3, r7, #32
 800f782:	3378      	adds	r3, #120	; 0x78
 800f784:	4618      	mov	r0, r3
 800f786:	f7ff f851 	bl	800e82c <Filter_Bypassed>
 800f78a:	e1a4      	b.n	800fad6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_36dB_Oct))
 800f78c:	683b      	ldr	r3, [r7, #0]
 800f78e:	785b      	ldrb	r3, [r3, #1]
 800f790:	2b01      	cmp	r3, #1
 800f792:	d13a      	bne.n	800f80a <Dsp_GEN_Filter+0x1ba>
 800f794:	683b      	ldr	r3, [r7, #0]
 800f796:	789b      	ldrb	r3, [r3, #2]
 800f798:	2b05      	cmp	r3, #5
 800f79a:	d136      	bne.n	800f80a <Dsp_GEN_Filter+0x1ba>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800f79c:	683b      	ldr	r3, [r7, #0]
 800f79e:	685a      	ldr	r2, [r3, #4]
 800f7a0:	683b      	ldr	r3, [r7, #0]
 800f7a2:	891e      	ldrh	r6, [r3, #8]
 800f7a4:	79b9      	ldrb	r1, [r7, #6]
 800f7a6:	f107 0020 	add.w	r0, r7, #32
 800f7aa:	2300      	movs	r3, #0
 800f7ac:	9301      	str	r3, [sp, #4]
 800f7ae:	2303      	movs	r3, #3
 800f7b0:	9300      	str	r3, [sp, #0]
 800f7b2:	4633      	mov	r3, r6
 800f7b4:	f7ff fb80 	bl	800eeb8 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f7b8:	683b      	ldr	r3, [r7, #0]
 800f7ba:	685a      	ldr	r2, [r3, #4]
 800f7bc:	683b      	ldr	r3, [r7, #0]
 800f7be:	891e      	ldrh	r6, [r3, #8]
 800f7c0:	79b9      	ldrb	r1, [r7, #6]
 800f7c2:	f107 0320 	add.w	r3, r7, #32
 800f7c6:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f7ca:	4633      	mov	r3, r6
 800f7cc:	f7ff f86a 	bl	800e8a4 <Filter_1st_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[2],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800f7d0:	683b      	ldr	r3, [r7, #0]
 800f7d2:	685a      	ldr	r2, [r3, #4]
 800f7d4:	683b      	ldr	r3, [r7, #0]
 800f7d6:	891e      	ldrh	r6, [r3, #8]
 800f7d8:	79b9      	ldrb	r1, [r7, #6]
 800f7da:	f107 0320 	add.w	r3, r7, #32
 800f7de:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	9301      	str	r3, [sp, #4]
 800f7e6:	2303      	movs	r3, #3
 800f7e8:	9300      	str	r3, [sp, #0]
 800f7ea:	4633      	mov	r3, r6
 800f7ec:	f7ff fb64 	bl	800eeb8 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[3],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f7f0:	683b      	ldr	r3, [r7, #0]
 800f7f2:	685a      	ldr	r2, [r3, #4]
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	891e      	ldrh	r6, [r3, #8]
 800f7f8:	79b9      	ldrb	r1, [r7, #6]
 800f7fa:	f107 0320 	add.w	r3, r7, #32
 800f7fe:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800f802:	4633      	mov	r3, r6
 800f804:	f7ff f84e 	bl	800e8a4 <Filter_1st_Order_Butterworth>
 800f808:	e165      	b.n	800fad6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_48dB_Oct))
 800f80a:	683b      	ldr	r3, [r7, #0]
 800f80c:	785b      	ldrb	r3, [r3, #1]
 800f80e:	2b01      	cmp	r3, #1
 800f810:	d142      	bne.n	800f898 <Dsp_GEN_Filter+0x248>
 800f812:	683b      	ldr	r3, [r7, #0]
 800f814:	789b      	ldrb	r3, [r3, #2]
 800f816:	2b07      	cmp	r3, #7
 800f818:	d13e      	bne.n	800f898 <Dsp_GEN_Filter+0x248>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800f81a:	683b      	ldr	r3, [r7, #0]
 800f81c:	685a      	ldr	r2, [r3, #4]
 800f81e:	683b      	ldr	r3, [r7, #0]
 800f820:	891e      	ldrh	r6, [r3, #8]
 800f822:	79b9      	ldrb	r1, [r7, #6]
 800f824:	f107 0020 	add.w	r0, r7, #32
 800f828:	2300      	movs	r3, #0
 800f82a:	9301      	str	r3, [sp, #4]
 800f82c:	2304      	movs	r3, #4
 800f82e:	9300      	str	r3, [sp, #0]
 800f830:	4633      	mov	r3, r6
 800f832:	f7ff fb41 	bl	800eeb8 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800f836:	683b      	ldr	r3, [r7, #0]
 800f838:	685a      	ldr	r2, [r3, #4]
 800f83a:	683b      	ldr	r3, [r7, #0]
 800f83c:	891e      	ldrh	r6, [r3, #8]
 800f83e:	79b9      	ldrb	r1, [r7, #6]
 800f840:	f107 0320 	add.w	r3, r7, #32
 800f844:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f848:	2301      	movs	r3, #1
 800f84a:	9301      	str	r3, [sp, #4]
 800f84c:	2304      	movs	r3, #4
 800f84e:	9300      	str	r3, [sp, #0]
 800f850:	4633      	mov	r3, r6
 800f852:	f7ff fb31 	bl	800eeb8 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[2],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	685a      	ldr	r2, [r3, #4]
 800f85a:	683b      	ldr	r3, [r7, #0]
 800f85c:	891e      	ldrh	r6, [r3, #8]
 800f85e:	79b9      	ldrb	r1, [r7, #6]
 800f860:	f107 0320 	add.w	r3, r7, #32
 800f864:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800f868:	2300      	movs	r3, #0
 800f86a:	9301      	str	r3, [sp, #4]
 800f86c:	2304      	movs	r3, #4
 800f86e:	9300      	str	r3, [sp, #0]
 800f870:	4633      	mov	r3, r6
 800f872:	f7ff fb21 	bl	800eeb8 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[3],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800f876:	683b      	ldr	r3, [r7, #0]
 800f878:	685a      	ldr	r2, [r3, #4]
 800f87a:	683b      	ldr	r3, [r7, #0]
 800f87c:	891e      	ldrh	r6, [r3, #8]
 800f87e:	79b9      	ldrb	r1, [r7, #6]
 800f880:	f107 0320 	add.w	r3, r7, #32
 800f884:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800f888:	2301      	movs	r3, #1
 800f88a:	9301      	str	r3, [sp, #4]
 800f88c:	2304      	movs	r3, #4
 800f88e:	9300      	str	r3, [sp, #0]
 800f890:	4633      	mov	r3, r6
 800f892:	f7ff fb11 	bl	800eeb8 <Filter_Higher_Order_Butterworth>
 800f896:	e11e      	b.n	800fad6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800f898:	683b      	ldr	r3, [r7, #0]
 800f89a:	785b      	ldrb	r3, [r3, #1]
 800f89c:	2b02      	cmp	r3, #2
 800f89e:	d11f      	bne.n	800f8e0 <Dsp_GEN_Filter+0x290>
 800f8a0:	683b      	ldr	r3, [r7, #0]
 800f8a2:	789b      	ldrb	r3, [r3, #2]
 800f8a4:	2b01      	cmp	r3, #1
 800f8a6:	d11b      	bne.n	800f8e0 <Dsp_GEN_Filter+0x290>
		{
			Filter_2st_Order_Bessel(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f8a8:	683b      	ldr	r3, [r7, #0]
 800f8aa:	685a      	ldr	r2, [r3, #4]
 800f8ac:	683b      	ldr	r3, [r7, #0]
 800f8ae:	891b      	ldrh	r3, [r3, #8]
 800f8b0:	79b9      	ldrb	r1, [r7, #6]
 800f8b2:	f107 0020 	add.w	r0, r7, #32
 800f8b6:	f7ff fd07 	bl	800f2c8 <Filter_2st_Order_Bessel>
			Filter_Bypassed(buff_double[1]);
 800f8ba:	f107 0320 	add.w	r3, r7, #32
 800f8be:	3328      	adds	r3, #40	; 0x28
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	f7fe ffb3 	bl	800e82c <Filter_Bypassed>
			Filter_Bypassed(buff_double[2]);
 800f8c6:	f107 0320 	add.w	r3, r7, #32
 800f8ca:	3350      	adds	r3, #80	; 0x50
 800f8cc:	4618      	mov	r0, r3
 800f8ce:	f7fe ffad 	bl	800e82c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f8d2:	f107 0320 	add.w	r3, r7, #32
 800f8d6:	3378      	adds	r3, #120	; 0x78
 800f8d8:	4618      	mov	r0, r3
 800f8da:	f7fe ffa7 	bl	800e82c <Filter_Bypassed>
 800f8de:	e0fa      	b.n	800fad6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_18dB_Oct))
 800f8e0:	683b      	ldr	r3, [r7, #0]
 800f8e2:	785b      	ldrb	r3, [r3, #1]
 800f8e4:	2b02      	cmp	r3, #2
 800f8e6:	d129      	bne.n	800f93c <Dsp_GEN_Filter+0x2ec>
 800f8e8:	683b      	ldr	r3, [r7, #0]
 800f8ea:	789b      	ldrb	r3, [r3, #2]
 800f8ec:	2b02      	cmp	r3, #2
 800f8ee:	d125      	bne.n	800f93c <Dsp_GEN_Filter+0x2ec>
		{
			Filter_2st_Order_Bessel(     buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f8f0:	683b      	ldr	r3, [r7, #0]
 800f8f2:	685a      	ldr	r2, [r3, #4]
 800f8f4:	683b      	ldr	r3, [r7, #0]
 800f8f6:	891b      	ldrh	r3, [r3, #8]
 800f8f8:	79b9      	ldrb	r1, [r7, #6]
 800f8fa:	f107 0020 	add.w	r0, r7, #32
 800f8fe:	f7ff fce3 	bl	800f2c8 <Filter_2st_Order_Bessel>
			Filter_1st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f902:	683b      	ldr	r3, [r7, #0]
 800f904:	685a      	ldr	r2, [r3, #4]
 800f906:	683b      	ldr	r3, [r7, #0]
 800f908:	891e      	ldrh	r6, [r3, #8]
 800f90a:	79b9      	ldrb	r1, [r7, #6]
 800f90c:	f107 0320 	add.w	r3, r7, #32
 800f910:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f914:	4633      	mov	r3, r6
 800f916:	f7fe ffc5 	bl	800e8a4 <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800f91a:	f107 0320 	add.w	r3, r7, #32
 800f91e:	3350      	adds	r3, #80	; 0x50
 800f920:	4618      	mov	r0, r3
 800f922:	f7fe ff83 	bl	800e82c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f926:	f107 0320 	add.w	r3, r7, #32
 800f92a:	3378      	adds	r3, #120	; 0x78
 800f92c:	4618      	mov	r0, r3
 800f92e:	f7fe ff7d 	bl	800e82c <Filter_Bypassed>
 800f932:	e0d0      	b.n	800fad6 <Dsp_GEN_Filter+0x486>
 800f934:	2000525c 	.word	0x2000525c
 800f938:	00017700 	.word	0x00017700
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800f93c:	683b      	ldr	r3, [r7, #0]
 800f93e:	785b      	ldrb	r3, [r3, #1]
 800f940:	2b02      	cmp	r3, #2
 800f942:	d125      	bne.n	800f990 <Dsp_GEN_Filter+0x340>
 800f944:	683b      	ldr	r3, [r7, #0]
 800f946:	789b      	ldrb	r3, [r3, #2]
 800f948:	2b03      	cmp	r3, #3
 800f94a:	d121      	bne.n	800f990 <Dsp_GEN_Filter+0x340>
		{
			Filter_2st_Order_Bessel(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f94c:	683b      	ldr	r3, [r7, #0]
 800f94e:	685a      	ldr	r2, [r3, #4]
 800f950:	683b      	ldr	r3, [r7, #0]
 800f952:	891b      	ldrh	r3, [r3, #8]
 800f954:	79b9      	ldrb	r1, [r7, #6]
 800f956:	f107 0020 	add.w	r0, r7, #32
 800f95a:	f7ff fcb5 	bl	800f2c8 <Filter_2st_Order_Bessel>
			Filter_2st_Order_Bessel(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f95e:	683b      	ldr	r3, [r7, #0]
 800f960:	685a      	ldr	r2, [r3, #4]
 800f962:	683b      	ldr	r3, [r7, #0]
 800f964:	891e      	ldrh	r6, [r3, #8]
 800f966:	79b9      	ldrb	r1, [r7, #6]
 800f968:	f107 0320 	add.w	r3, r7, #32
 800f96c:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f970:	4633      	mov	r3, r6
 800f972:	f7ff fca9 	bl	800f2c8 <Filter_2st_Order_Bessel>
			Filter_Bypassed(buff_double[2]);
 800f976:	f107 0320 	add.w	r3, r7, #32
 800f97a:	3350      	adds	r3, #80	; 0x50
 800f97c:	4618      	mov	r0, r3
 800f97e:	f7fe ff55 	bl	800e82c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f982:	f107 0320 	add.w	r3, r7, #32
 800f986:	3378      	adds	r3, #120	; 0x78
 800f988:	4618      	mov	r0, r3
 800f98a:	f7fe ff4f 	bl	800e82c <Filter_Bypassed>
 800f98e:	e0a2      	b.n	800fad6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800f990:	683b      	ldr	r3, [r7, #0]
 800f992:	785b      	ldrb	r3, [r3, #1]
 800f994:	2b03      	cmp	r3, #3
 800f996:	d11f      	bne.n	800f9d8 <Dsp_GEN_Filter+0x388>
 800f998:	683b      	ldr	r3, [r7, #0]
 800f99a:	789b      	ldrb	r3, [r3, #2]
 800f99c:	2b01      	cmp	r3, #1
 800f99e:	d11b      	bne.n	800f9d8 <Dsp_GEN_Filter+0x388>
		{
			Filter_2st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f9a0:	683b      	ldr	r3, [r7, #0]
 800f9a2:	685a      	ldr	r2, [r3, #4]
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	891b      	ldrh	r3, [r3, #8]
 800f9a8:	79b9      	ldrb	r1, [r7, #6]
 800f9aa:	f107 0020 	add.w	r0, r7, #32
 800f9ae:	f7ff f8bf 	bl	800eb30 <Filter_2st_Order_Butterworth>
			Filter_Bypassed(buff_double[1]);
 800f9b2:	f107 0320 	add.w	r3, r7, #32
 800f9b6:	3328      	adds	r3, #40	; 0x28
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f7fe ff37 	bl	800e82c <Filter_Bypassed>
			Filter_Bypassed(buff_double[2]);
 800f9be:	f107 0320 	add.w	r3, r7, #32
 800f9c2:	3350      	adds	r3, #80	; 0x50
 800f9c4:	4618      	mov	r0, r3
 800f9c6:	f7fe ff31 	bl	800e82c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f9ca:	f107 0320 	add.w	r3, r7, #32
 800f9ce:	3378      	adds	r3, #120	; 0x78
 800f9d0:	4618      	mov	r0, r3
 800f9d2:	f7fe ff2b 	bl	800e82c <Filter_Bypassed>
 800f9d6:	e07e      	b.n	800fad6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_18dB_Oct))
 800f9d8:	683b      	ldr	r3, [r7, #0]
 800f9da:	785b      	ldrb	r3, [r3, #1]
 800f9dc:	2b03      	cmp	r3, #3
 800f9de:	d12a      	bne.n	800fa36 <Dsp_GEN_Filter+0x3e6>
 800f9e0:	683b      	ldr	r3, [r7, #0]
 800f9e2:	789b      	ldrb	r3, [r3, #2]
 800f9e4:	2b02      	cmp	r3, #2
 800f9e6:	d126      	bne.n	800fa36 <Dsp_GEN_Filter+0x3e6>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800f9e8:	683b      	ldr	r3, [r7, #0]
 800f9ea:	685a      	ldr	r2, [r3, #4]
 800f9ec:	683b      	ldr	r3, [r7, #0]
 800f9ee:	891e      	ldrh	r6, [r3, #8]
 800f9f0:	79b9      	ldrb	r1, [r7, #6]
 800f9f2:	f107 0020 	add.w	r0, r7, #32
 800f9f6:	2300      	movs	r3, #0
 800f9f8:	9301      	str	r3, [sp, #4]
 800f9fa:	2303      	movs	r3, #3
 800f9fc:	9300      	str	r3, [sp, #0]
 800f9fe:	4633      	mov	r3, r6
 800fa00:	f7ff fa5a 	bl	800eeb8 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800fa04:	683b      	ldr	r3, [r7, #0]
 800fa06:	685a      	ldr	r2, [r3, #4]
 800fa08:	683b      	ldr	r3, [r7, #0]
 800fa0a:	891e      	ldrh	r6, [r3, #8]
 800fa0c:	79b9      	ldrb	r1, [r7, #6]
 800fa0e:	f107 0320 	add.w	r3, r7, #32
 800fa12:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800fa16:	4633      	mov	r3, r6
 800fa18:	f7fe ff44 	bl	800e8a4 <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800fa1c:	f107 0320 	add.w	r3, r7, #32
 800fa20:	3350      	adds	r3, #80	; 0x50
 800fa22:	4618      	mov	r0, r3
 800fa24:	f7fe ff02 	bl	800e82c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800fa28:	f107 0320 	add.w	r3, r7, #32
 800fa2c:	3378      	adds	r3, #120	; 0x78
 800fa2e:	4618      	mov	r0, r3
 800fa30:	f7fe fefc 	bl	800e82c <Filter_Bypassed>
 800fa34:	e04f      	b.n	800fad6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800fa36:	683b      	ldr	r3, [r7, #0]
 800fa38:	785b      	ldrb	r3, [r3, #1]
 800fa3a:	2b03      	cmp	r3, #3
 800fa3c:	d12e      	bne.n	800fa9c <Dsp_GEN_Filter+0x44c>
 800fa3e:	683b      	ldr	r3, [r7, #0]
 800fa40:	789b      	ldrb	r3, [r3, #2]
 800fa42:	2b03      	cmp	r3, #3
 800fa44:	d12a      	bne.n	800fa9c <Dsp_GEN_Filter+0x44c>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800fa46:	683b      	ldr	r3, [r7, #0]
 800fa48:	685a      	ldr	r2, [r3, #4]
 800fa4a:	683b      	ldr	r3, [r7, #0]
 800fa4c:	891e      	ldrh	r6, [r3, #8]
 800fa4e:	79b9      	ldrb	r1, [r7, #6]
 800fa50:	f107 0020 	add.w	r0, r7, #32
 800fa54:	2300      	movs	r3, #0
 800fa56:	9301      	str	r3, [sp, #4]
 800fa58:	2304      	movs	r3, #4
 800fa5a:	9300      	str	r3, [sp, #0]
 800fa5c:	4633      	mov	r3, r6
 800fa5e:	f7ff fa2b 	bl	800eeb8 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800fa62:	683b      	ldr	r3, [r7, #0]
 800fa64:	685a      	ldr	r2, [r3, #4]
 800fa66:	683b      	ldr	r3, [r7, #0]
 800fa68:	891e      	ldrh	r6, [r3, #8]
 800fa6a:	79b9      	ldrb	r1, [r7, #6]
 800fa6c:	f107 0320 	add.w	r3, r7, #32
 800fa70:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800fa74:	2301      	movs	r3, #1
 800fa76:	9301      	str	r3, [sp, #4]
 800fa78:	2304      	movs	r3, #4
 800fa7a:	9300      	str	r3, [sp, #0]
 800fa7c:	4633      	mov	r3, r6
 800fa7e:	f7ff fa1b 	bl	800eeb8 <Filter_Higher_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800fa82:	f107 0320 	add.w	r3, r7, #32
 800fa86:	3350      	adds	r3, #80	; 0x50
 800fa88:	4618      	mov	r0, r3
 800fa8a:	f7fe fecf 	bl	800e82c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800fa8e:	f107 0320 	add.w	r3, r7, #32
 800fa92:	3378      	adds	r3, #120	; 0x78
 800fa94:	4618      	mov	r0, r3
 800fa96:	f7fe fec9 	bl	800e82c <Filter_Bypassed>
 800fa9a:	e01c      	b.n	800fad6 <Dsp_GEN_Filter+0x486>
		}
		else
			return FALSE;
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	e0ef      	b.n	800fc80 <Dsp_GEN_Filter+0x630>
	}
	else///disable
	{
		SysWaitUs(300);
 800faa0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800faa4:	f002 ff28 	bl	80128f8 <SysWaitUs>
		Filter_Bypassed(buff_double[0]);
 800faa8:	f107 0320 	add.w	r3, r7, #32
 800faac:	4618      	mov	r0, r3
 800faae:	f7fe febd 	bl	800e82c <Filter_Bypassed>
		Filter_Bypassed(buff_double[1]);
 800fab2:	f107 0320 	add.w	r3, r7, #32
 800fab6:	3328      	adds	r3, #40	; 0x28
 800fab8:	4618      	mov	r0, r3
 800faba:	f7fe feb7 	bl	800e82c <Filter_Bypassed>
		Filter_Bypassed(buff_double[2]);
 800fabe:	f107 0320 	add.w	r3, r7, #32
 800fac2:	3350      	adds	r3, #80	; 0x50
 800fac4:	4618      	mov	r0, r3
 800fac6:	f7fe feb1 	bl	800e82c <Filter_Bypassed>
		Filter_Bypassed(buff_double[3]);
 800faca:	f107 0320 	add.w	r3, r7, #32
 800face:	3378      	adds	r3, #120	; 0x78
 800fad0:	4618      	mov	r0, r3
 800fad2:	f7fe feab 	bl	800e82c <Filter_Bypassed>
	}
	if(P_Filter->Other.bit.PHASE)///
 800fad6:	683b      	ldr	r3, [r7, #0]
 800fad8:	781b      	ldrb	r3, [r3, #0]
 800fada:	f003 0310 	and.w	r3, r3, #16
 800fade:	b2db      	uxtb	r3, r3
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d014      	beq.n	800fb0e <Dsp_GEN_Filter+0x4be>
	{
		buff_double[0][0] = -buff_double[0][0];
 800fae4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800fae8:	4692      	mov	sl, r2
 800faea:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800faee:	e9c7 ab08 	strd	sl, fp, [r7, #32]
		buff_double[0][1] = -buff_double[0][1];
 800faf2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800faf6:	4690      	mov	r8, r2
 800faf8:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800fafc:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
		buff_double[0][2] = -buff_double[0][2];
 800fb00:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800fb04:	4614      	mov	r4, r2
 800fb06:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800fb0a:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
	}
	if((PHASE_Flag)&&(App_Dsp.Dsp_Data.Mute[Channel+1]==DSP_UNMUTE))
 800fb0e:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d012      	beq.n	800fb3c <Dsp_GEN_Filter+0x4ec>
 800fb16:	79fb      	ldrb	r3, [r7, #7]
 800fb18:	3301      	adds	r3, #1
 800fb1a:	4a5c      	ldr	r2, [pc, #368]	; (800fc8c <Dsp_GEN_Filter+0x63c>)
 800fb1c:	4413      	add	r3, r2
 800fb1e:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800fb22:	2b01      	cmp	r3, #1
 800fb24:	d10a      	bne.n	800fb3c <Dsp_GEN_Filter+0x4ec>
	{
		Dsp_Mute_A(Channel+1,DSP_MUTE,0);
 800fb26:	79fb      	ldrb	r3, [r7, #7]
 800fb28:	3301      	adds	r3, #1
 800fb2a:	b2db      	uxtb	r3, r3
 800fb2c:	2200      	movs	r2, #0
 800fb2e:	2100      	movs	r1, #0
 800fb30:	4618      	mov	r0, r3
 800fb32:	f000 fced 	bl	8010510 <Dsp_Mute_A>
		SysWaitMs(10);
 800fb36:	200a      	movs	r0, #10
 800fb38:	f002 feee 	bl	8012918 <SysWaitMs>
	}
	for(index=0;index<4;index++)
 800fb3c:	2300      	movs	r3, #0
 800fb3e:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800fb42:	e06e      	b.n	800fc22 <Dsp_GEN_Filter+0x5d2>
	{
		SIGMASTUDIOTYPE(buff_double[index][0],&buff[0]);
 800fb44:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800fb48:	4613      	mov	r3, r2
 800fb4a:	009b      	lsls	r3, r3, #2
 800fb4c:	4413      	add	r3, r2
 800fb4e:	00db      	lsls	r3, r3, #3
 800fb50:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800fb54:	4413      	add	r3, r2
 800fb56:	3ba8      	subs	r3, #168	; 0xa8
 800fb58:	cb18      	ldmia	r3, {r3, r4}
 800fb5a:	f107 020c 	add.w	r2, r7, #12
 800fb5e:	4618      	mov	r0, r3
 800fb60:	4621      	mov	r1, r4
 800fb62:	f7fd fc43 	bl	800d3ec <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][1],&buff[4]);
 800fb66:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800fb6a:	4613      	mov	r3, r2
 800fb6c:	009b      	lsls	r3, r3, #2
 800fb6e:	4413      	add	r3, r2
 800fb70:	00db      	lsls	r3, r3, #3
 800fb72:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800fb76:	4413      	add	r3, r2
 800fb78:	3ba0      	subs	r3, #160	; 0xa0
 800fb7a:	cb18      	ldmia	r3, {r3, r4}
 800fb7c:	f107 020c 	add.w	r2, r7, #12
 800fb80:	3204      	adds	r2, #4
 800fb82:	4618      	mov	r0, r3
 800fb84:	4621      	mov	r1, r4
 800fb86:	f7fd fc31 	bl	800d3ec <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][2],&buff[8]);
 800fb8a:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800fb8e:	4613      	mov	r3, r2
 800fb90:	009b      	lsls	r3, r3, #2
 800fb92:	4413      	add	r3, r2
 800fb94:	00db      	lsls	r3, r3, #3
 800fb96:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800fb9a:	4413      	add	r3, r2
 800fb9c:	3b98      	subs	r3, #152	; 0x98
 800fb9e:	cb18      	ldmia	r3, {r3, r4}
 800fba0:	f107 020c 	add.w	r2, r7, #12
 800fba4:	3208      	adds	r2, #8
 800fba6:	4618      	mov	r0, r3
 800fba8:	4621      	mov	r1, r4
 800fbaa:	f7fd fc1f 	bl	800d3ec <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][3],&buff[12]);
 800fbae:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800fbb2:	4613      	mov	r3, r2
 800fbb4:	009b      	lsls	r3, r3, #2
 800fbb6:	4413      	add	r3, r2
 800fbb8:	00db      	lsls	r3, r3, #3
 800fbba:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800fbbe:	4413      	add	r3, r2
 800fbc0:	3b90      	subs	r3, #144	; 0x90
 800fbc2:	cb18      	ldmia	r3, {r3, r4}
 800fbc4:	f107 020c 	add.w	r2, r7, #12
 800fbc8:	320c      	adds	r2, #12
 800fbca:	4618      	mov	r0, r3
 800fbcc:	4621      	mov	r1, r4
 800fbce:	f7fd fc0d 	bl	800d3ec <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][4],&buff[16]);
 800fbd2:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800fbd6:	4613      	mov	r3, r2
 800fbd8:	009b      	lsls	r3, r3, #2
 800fbda:	4413      	add	r3, r2
 800fbdc:	00db      	lsls	r3, r3, #3
 800fbde:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800fbe2:	4413      	add	r3, r2
 800fbe4:	3b88      	subs	r3, #136	; 0x88
 800fbe6:	cb18      	ldmia	r3, {r3, r4}
 800fbe8:	f107 020c 	add.w	r2, r7, #12
 800fbec:	3210      	adds	r2, #16
 800fbee:	4618      	mov	r0, r3
 800fbf0:	4621      	mov	r1, r4
 800fbf2:	f7fd fbfb 	bl	800d3ec <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, GEN_Filter_addr[Channel][HPLP][index],   5, buff);
 800fbf6:	79f9      	ldrb	r1, [r7, #7]
 800fbf8:	79ba      	ldrb	r2, [r7, #6]
 800fbfa:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800fbfe:	4824      	ldr	r0, [pc, #144]	; (800fc90 <Dsp_GEN_Filter+0x640>)
 800fc00:	0049      	lsls	r1, r1, #1
 800fc02:	440a      	add	r2, r1
 800fc04:	0092      	lsls	r2, r2, #2
 800fc06:	4413      	add	r3, r2
 800fc08:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
 800fc0c:	f107 030c 	add.w	r3, r7, #12
 800fc10:	2205      	movs	r2, #5
 800fc12:	2000      	movs	r0, #0
 800fc14:	f7fd ffb6 	bl	800db84 <SIGMA_SAFELOAD_WRITE_REGISTER>
	for(index=0;index<4;index++)
 800fc18:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800fc1c:	3301      	adds	r3, #1
 800fc1e:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800fc22:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800fc26:	2b03      	cmp	r3, #3
 800fc28:	d98c      	bls.n	800fb44 <Dsp_GEN_Filter+0x4f4>
	}
	if((PHASE_Flag)&&(App_Dsp.Dsp_Data.Mute[Channel+1]==DSP_UNMUTE))
 800fc2a:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d012      	beq.n	800fc58 <Dsp_GEN_Filter+0x608>
 800fc32:	79fb      	ldrb	r3, [r7, #7]
 800fc34:	3301      	adds	r3, #1
 800fc36:	4a15      	ldr	r2, [pc, #84]	; (800fc8c <Dsp_GEN_Filter+0x63c>)
 800fc38:	4413      	add	r3, r2
 800fc3a:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800fc3e:	2b01      	cmp	r3, #1
 800fc40:	d10a      	bne.n	800fc58 <Dsp_GEN_Filter+0x608>
	{
		SysWaitMs(30);
 800fc42:	201e      	movs	r0, #30
 800fc44:	f002 fe68 	bl	8012918 <SysWaitMs>
		Dsp_Mute_A(Channel+1,DSP_UNMUTE,0);
 800fc48:	79fb      	ldrb	r3, [r7, #7]
 800fc4a:	3301      	adds	r3, #1
 800fc4c:	b2db      	uxtb	r3, r3
 800fc4e:	2200      	movs	r2, #0
 800fc50:	2101      	movs	r1, #1
 800fc52:	4618      	mov	r0, r3
 800fc54:	f000 fc5c 	bl	8010510 <Dsp_Mute_A>
	}
	App_Dsp.Dsp_Data.FiltersData[Channel][HPLP] = *P_Filter;
 800fc58:	79f9      	ldrb	r1, [r7, #7]
 800fc5a:	79bb      	ldrb	r3, [r7, #6]
 800fc5c:	480b      	ldr	r0, [pc, #44]	; (800fc8c <Dsp_GEN_Filter+0x63c>)
 800fc5e:	461a      	mov	r2, r3
 800fc60:	0052      	lsls	r2, r2, #1
 800fc62:	441a      	add	r2, r3
 800fc64:	0093      	lsls	r3, r2, #2
 800fc66:	461a      	mov	r2, r3
 800fc68:	460b      	mov	r3, r1
 800fc6a:	005b      	lsls	r3, r3, #1
 800fc6c:	440b      	add	r3, r1
 800fc6e:	00db      	lsls	r3, r3, #3
 800fc70:	4413      	add	r3, r2
 800fc72:	4403      	add	r3, r0
 800fc74:	33b0      	adds	r3, #176	; 0xb0
 800fc76:	683a      	ldr	r2, [r7, #0]
 800fc78:	ca07      	ldmia	r2, {r0, r1, r2}
 800fc7a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return TRUE;
 800fc7e:	2301      	movs	r3, #1
}
 800fc80:	4618      	mov	r0, r3
 800fc82:	37cc      	adds	r7, #204	; 0xcc
 800fc84:	46bd      	mov	sp, r7
 800fc86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc8a:	bf00      	nop
 800fc8c:	2000525c 	.word	0x2000525c
 800fc90:	0802416c 	.word	0x0802416c

0800fc94 <Dsp_Mix_Init>:
***************************************************************************************************
*/
#include "include.h"

void Dsp_Mix_Init(void)
{
 800fc94:	b480      	push	{r7}
 800fc96:	b083      	sub	sp, #12
 800fc98:	af00      	add	r7, sp, #0
	SCH_U16 index,index0;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800fc9a:	2300      	movs	r3, #0
 800fc9c:	80fb      	strh	r3, [r7, #6]
 800fc9e:	e030      	b.n	800fd02 <Dsp_Mix_Init+0x6e>
	{
		for(index0=0;index0<(DSP_INPUT_CNT+1);index0++)
 800fca0:	2300      	movs	r3, #0
 800fca2:	80bb      	strh	r3, [r7, #4]
 800fca4:	e027      	b.n	800fcf6 <Dsp_Mix_Init+0x62>
		{
			if((index==0x00)||(index0==0x00)||(index==index0))
 800fca6:	88fb      	ldrh	r3, [r7, #6]
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d006      	beq.n	800fcba <Dsp_Mix_Init+0x26>
 800fcac:	88bb      	ldrh	r3, [r7, #4]
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d003      	beq.n	800fcba <Dsp_Mix_Init+0x26>
 800fcb2:	88fa      	ldrh	r2, [r7, #6]
 800fcb4:	88bb      	ldrh	r3, [r7, #4]
 800fcb6:	429a      	cmp	r2, r3
 800fcb8:	d10d      	bne.n	800fcd6 <Dsp_Mix_Init+0x42>
				App_Dsp.Dsp_Data.MixData[index][index0] = DSP_MIXER_DEFAULT;
 800fcba:	88fa      	ldrh	r2, [r7, #6]
 800fcbc:	88b9      	ldrh	r1, [r7, #4]
 800fcbe:	4815      	ldr	r0, [pc, #84]	; (800fd14 <Dsp_Mix_Init+0x80>)
 800fcc0:	4613      	mov	r3, r2
 800fcc2:	009b      	lsls	r3, r3, #2
 800fcc4:	4413      	add	r3, r2
 800fcc6:	005b      	lsls	r3, r3, #1
 800fcc8:	4413      	add	r3, r2
 800fcca:	4403      	add	r3, r0
 800fccc:	440b      	add	r3, r1
 800fcce:	334c      	adds	r3, #76	; 0x4c
 800fcd0:	2290      	movs	r2, #144	; 0x90
 800fcd2:	701a      	strb	r2, [r3, #0]
 800fcd4:	e00c      	b.n	800fcf0 <Dsp_Mix_Init+0x5c>
			else
				App_Dsp.Dsp_Data.MixData[index][index0] = DSP_MIXER_MIN;
 800fcd6:	88fa      	ldrh	r2, [r7, #6]
 800fcd8:	88b9      	ldrh	r1, [r7, #4]
 800fcda:	480e      	ldr	r0, [pc, #56]	; (800fd14 <Dsp_Mix_Init+0x80>)
 800fcdc:	4613      	mov	r3, r2
 800fcde:	009b      	lsls	r3, r3, #2
 800fce0:	4413      	add	r3, r2
 800fce2:	005b      	lsls	r3, r3, #1
 800fce4:	4413      	add	r3, r2
 800fce6:	4403      	add	r3, r0
 800fce8:	440b      	add	r3, r1
 800fcea:	334c      	adds	r3, #76	; 0x4c
 800fcec:	2200      	movs	r2, #0
 800fcee:	701a      	strb	r2, [r3, #0]
		for(index0=0;index0<(DSP_INPUT_CNT+1);index0++)
 800fcf0:	88bb      	ldrh	r3, [r7, #4]
 800fcf2:	3301      	adds	r3, #1
 800fcf4:	80bb      	strh	r3, [r7, #4]
 800fcf6:	88bb      	ldrh	r3, [r7, #4]
 800fcf8:	2b0a      	cmp	r3, #10
 800fcfa:	d9d4      	bls.n	800fca6 <Dsp_Mix_Init+0x12>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800fcfc:	88fb      	ldrh	r3, [r7, #6]
 800fcfe:	3301      	adds	r3, #1
 800fd00:	80fb      	strh	r3, [r7, #6]
 800fd02:	88fb      	ldrh	r3, [r7, #6]
 800fd04:	2b08      	cmp	r3, #8
 800fd06:	d9cb      	bls.n	800fca0 <Dsp_Mix_Init+0xc>
		}
	}
}
 800fd08:	bf00      	nop
 800fd0a:	370c      	adds	r7, #12
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	bc80      	pop	{r7}
 800fd10:	4770      	bx	lr
 800fd12:	bf00      	nop
 800fd14:	2000525c 	.word	0x2000525c

0800fd18 <Dsp_Mix_Mixer>:
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN50_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN60_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN70_ADDR
};
SCH_BOOL Dsp_Mix_Mixer(SCH_U8 Channel,SCH_U8 *data)
{
 800fd18:	b590      	push	{r4, r7, lr}
 800fd1a:	b089      	sub	sp, #36	; 0x24
 800fd1c:	af00      	add	r7, sp, #0
 800fd1e:	4603      	mov	r3, r0
 800fd20:	6039      	str	r1, [r7, #0]
 800fd22:	71fb      	strb	r3, [r7, #7]
	double Data;
	SCH_U8 index,buff[4] = {0x00, 0x00, 0x00, 0x00};
 800fd24:	2300      	movs	r3, #0
 800fd26:	60fb      	str	r3, [r7, #12]
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800fd28:	79fb      	ldrb	r3, [r7, #7]
 800fd2a:	2b08      	cmp	r3, #8
 800fd2c:	d802      	bhi.n	800fd34 <Dsp_Mix_Mixer+0x1c>
 800fd2e:	79fb      	ldrb	r3, [r7, #7]
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d101      	bne.n	800fd38 <Dsp_Mix_Mixer+0x20>
		return FALSE;
 800fd34:	2300      	movs	r3, #0
 800fd36:	e057      	b.n	800fde8 <Dsp_Mix_Mixer+0xd0>
	for(index=0;index<DSP_INPUT_CNT;index++)
 800fd38:	2300      	movs	r3, #0
 800fd3a:	77fb      	strb	r3, [r7, #31]
 800fd3c:	e050      	b.n	800fde0 <Dsp_Mix_Mixer+0xc8>
	{
		*data = LimitMaxMin(DSP_MIXER_MIN,*data,DSP_MIXER_MAX);
 800fd3e:	683b      	ldr	r3, [r7, #0]
 800fd40:	781b      	ldrb	r3, [r3, #0]
 800fd42:	22ba      	movs	r2, #186	; 0xba
 800fd44:	4619      	mov	r1, r3
 800fd46:	2000      	movs	r0, #0
 800fd48:	f002 fe16 	bl	8012978 <LimitMaxMin>
 800fd4c:	4603      	mov	r3, r0
 800fd4e:	b2da      	uxtb	r2, r3
 800fd50:	683b      	ldr	r3, [r7, #0]
 800fd52:	701a      	strb	r2, [r3, #0]
		Data = (double)*data-144;
 800fd54:	683b      	ldr	r3, [r7, #0]
 800fd56:	781b      	ldrb	r3, [r3, #0]
 800fd58:	4618      	mov	r0, r3
 800fd5a:	f7f0 fbb3 	bl	80004c4 <__aeabi_ui2d>
 800fd5e:	f04f 0200 	mov.w	r2, #0
 800fd62:	4b23      	ldr	r3, [pc, #140]	; (800fdf0 <Dsp_Mix_Mixer+0xd8>)
 800fd64:	f7f0 fa70 	bl	8000248 <__aeabi_dsub>
 800fd68:	4603      	mov	r3, r0
 800fd6a:	460c      	mov	r4, r1
 800fd6c:	e9c7 3404 	strd	r3, r4, [r7, #16]
		SIGMASTUDIOTYPE(pow(10,Data/20),buff);
 800fd70:	f04f 0200 	mov.w	r2, #0
 800fd74:	4b1f      	ldr	r3, [pc, #124]	; (800fdf4 <Dsp_Mix_Mixer+0xdc>)
 800fd76:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800fd7a:	f7f0 fd47 	bl	800080c <__aeabi_ddiv>
 800fd7e:	4603      	mov	r3, r0
 800fd80:	460c      	mov	r4, r1
 800fd82:	461a      	mov	r2, r3
 800fd84:	4623      	mov	r3, r4
 800fd86:	f04f 0000 	mov.w	r0, #0
 800fd8a:	491b      	ldr	r1, [pc, #108]	; (800fdf8 <Dsp_Mix_Mixer+0xe0>)
 800fd8c:	f004 fd5a 	bl	8014844 <pow>
 800fd90:	f107 030c 	add.w	r3, r7, #12
 800fd94:	461a      	mov	r2, r3
 800fd96:	f7fd fb29 	bl	800d3ec <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, Mix_Mixer_addr[Channel]+index, 1, buff);
 800fd9a:	79fb      	ldrb	r3, [r7, #7]
 800fd9c:	4a17      	ldr	r2, [pc, #92]	; (800fdfc <Dsp_Mix_Mixer+0xe4>)
 800fd9e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800fda2:	7ffb      	ldrb	r3, [r7, #31]
 800fda4:	b29b      	uxth	r3, r3
 800fda6:	4413      	add	r3, r2
 800fda8:	b299      	uxth	r1, r3
 800fdaa:	f107 030c 	add.w	r3, r7, #12
 800fdae:	2201      	movs	r2, #1
 800fdb0:	2000      	movs	r0, #0
 800fdb2:	f7fd fee7 	bl	800db84 <SIGMA_SAFELOAD_WRITE_REGISTER>
		App_Dsp.Dsp_Data.MixData[Channel][index+1] = *data++;
 800fdb6:	683b      	ldr	r3, [r7, #0]
 800fdb8:	1c5a      	adds	r2, r3, #1
 800fdba:	603a      	str	r2, [r7, #0]
 800fdbc:	79fa      	ldrb	r2, [r7, #7]
 800fdbe:	7ff9      	ldrb	r1, [r7, #31]
 800fdc0:	3101      	adds	r1, #1
 800fdc2:	781c      	ldrb	r4, [r3, #0]
 800fdc4:	480e      	ldr	r0, [pc, #56]	; (800fe00 <Dsp_Mix_Mixer+0xe8>)
 800fdc6:	4613      	mov	r3, r2
 800fdc8:	009b      	lsls	r3, r3, #2
 800fdca:	4413      	add	r3, r2
 800fdcc:	005b      	lsls	r3, r3, #1
 800fdce:	4413      	add	r3, r2
 800fdd0:	4403      	add	r3, r0
 800fdd2:	440b      	add	r3, r1
 800fdd4:	334c      	adds	r3, #76	; 0x4c
 800fdd6:	4622      	mov	r2, r4
 800fdd8:	701a      	strb	r2, [r3, #0]
	for(index=0;index<DSP_INPUT_CNT;index++)
 800fdda:	7ffb      	ldrb	r3, [r7, #31]
 800fddc:	3301      	adds	r3, #1
 800fdde:	77fb      	strb	r3, [r7, #31]
 800fde0:	7ffb      	ldrb	r3, [r7, #31]
 800fde2:	2b09      	cmp	r3, #9
 800fde4:	d9ab      	bls.n	800fd3e <Dsp_Mix_Mixer+0x26>
	}
	return TRUE;
 800fde6:	2301      	movs	r3, #1
}
 800fde8:	4618      	mov	r0, r3
 800fdea:	3724      	adds	r7, #36	; 0x24
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bd90      	pop	{r4, r7, pc}
 800fdf0:	40620000 	.word	0x40620000
 800fdf4:	40340000 	.word	0x40340000
 800fdf8:	40240000 	.word	0x40240000
 800fdfc:	080241ec 	.word	0x080241ec
 800fe00:	2000525c 	.word	0x2000525c

0800fe04 <Dsp_Mix_Input>:
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN7_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN8_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN9_ADDR
};
SCH_BOOL Dsp_Mix_Input(SCH_U8 data)
{
 800fe04:	b590      	push	{r4, r7, lr}
 800fe06:	b089      	sub	sp, #36	; 0x24
 800fe08:	af00      	add	r7, sp, #0
 800fe0a:	4603      	mov	r3, r0
 800fe0c:	71fb      	strb	r3, [r7, #7]
	double Data;
	SCH_U8 index,buff[4] = {0x00, 0x00, 0x00, 0x00};
 800fe0e:	2300      	movs	r3, #0
 800fe10:	60fb      	str	r3, [r7, #12]
	for(index=0;index<DSP_INPUT_CNT;index++)
 800fe12:	2300      	movs	r3, #0
 800fe14:	77fb      	strb	r3, [r7, #31]
 800fe16:	e02e      	b.n	800fe76 <Dsp_Mix_Input+0x72>
	{
		Data = (double)data-144;
 800fe18:	79fb      	ldrb	r3, [r7, #7]
 800fe1a:	4618      	mov	r0, r3
 800fe1c:	f7f0 fb52 	bl	80004c4 <__aeabi_ui2d>
 800fe20:	f04f 0200 	mov.w	r2, #0
 800fe24:	4b18      	ldr	r3, [pc, #96]	; (800fe88 <Dsp_Mix_Input+0x84>)
 800fe26:	f7f0 fa0f 	bl	8000248 <__aeabi_dsub>
 800fe2a:	4603      	mov	r3, r0
 800fe2c:	460c      	mov	r4, r1
 800fe2e:	e9c7 3404 	strd	r3, r4, [r7, #16]
		SIGMASTUDIOTYPE(pow(10,Data/20),buff);
 800fe32:	f04f 0200 	mov.w	r2, #0
 800fe36:	4b15      	ldr	r3, [pc, #84]	; (800fe8c <Dsp_Mix_Input+0x88>)
 800fe38:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800fe3c:	f7f0 fce6 	bl	800080c <__aeabi_ddiv>
 800fe40:	4603      	mov	r3, r0
 800fe42:	460c      	mov	r4, r1
 800fe44:	461a      	mov	r2, r3
 800fe46:	4623      	mov	r3, r4
 800fe48:	f04f 0000 	mov.w	r0, #0
 800fe4c:	4910      	ldr	r1, [pc, #64]	; (800fe90 <Dsp_Mix_Input+0x8c>)
 800fe4e:	f004 fcf9 	bl	8014844 <pow>
 800fe52:	f107 030c 	add.w	r3, r7, #12
 800fe56:	461a      	mov	r2, r3
 800fe58:	f7fd fac8 	bl	800d3ec <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, Mix_Mixer_Input_addr[index], 1, buff);
 800fe5c:	7ffb      	ldrb	r3, [r7, #31]
 800fe5e:	4a0d      	ldr	r2, [pc, #52]	; (800fe94 <Dsp_Mix_Input+0x90>)
 800fe60:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800fe64:	f107 030c 	add.w	r3, r7, #12
 800fe68:	2201      	movs	r2, #1
 800fe6a:	2000      	movs	r0, #0
 800fe6c:	f7fd fe8a 	bl	800db84 <SIGMA_SAFELOAD_WRITE_REGISTER>
	for(index=0;index<DSP_INPUT_CNT;index++)
 800fe70:	7ffb      	ldrb	r3, [r7, #31]
 800fe72:	3301      	adds	r3, #1
 800fe74:	77fb      	strb	r3, [r7, #31]
 800fe76:	7ffb      	ldrb	r3, [r7, #31]
 800fe78:	2b09      	cmp	r3, #9
 800fe7a:	d9cd      	bls.n	800fe18 <Dsp_Mix_Input+0x14>
	}
	return TRUE;
 800fe7c:	2301      	movs	r3, #1
}
 800fe7e:	4618      	mov	r0, r3
 800fe80:	3724      	adds	r7, #36	; 0x24
 800fe82:	46bd      	mov	sp, r7
 800fe84:	bd90      	pop	{r4, r7, pc}
 800fe86:	bf00      	nop
 800fe88:	40620000 	.word	0x40620000
 800fe8c:	40340000 	.word	0x40340000
 800fe90:	40240000 	.word	0x40240000
 800fe94:	08024200 	.word	0x08024200

0800fe98 <Dsp_Info_Data>:
	{0.00130,  0.00200,  0.00500},
	{0.00130,  0.00200,  0.00500},
	{0.00130,  0.00200,  0.00500},
};
void Dsp_Info_Data(SCH_U8 Channel,SCH_U8 *Cnt)
{
 800fe98:	b5b0      	push	{r4, r5, r7, lr}
 800fe9a:	b084      	sub	sp, #16
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	4603      	mov	r3, r0
 800fea0:	6039      	str	r1, [r7, #0]
 800fea2:	71fb      	strb	r3, [r7, #7]
	SCH_U8 DataBuff[4];
	SCH_S32 Data_S32;
	SIGMA_READ(DEVICE_ADDR_IC_1|0x01,Mix_READBACK_addr[Channel-1],DataBuff);
 800fea4:	79fb      	ldrb	r3, [r7, #7]
 800fea6:	3b01      	subs	r3, #1
 800fea8:	4a7a      	ldr	r2, [pc, #488]	; (8010094 <Dsp_Info_Data+0x1fc>)
 800feaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800feae:	f107 0208 	add.w	r2, r7, #8
 800feb2:	4619      	mov	r1, r3
 800feb4:	2001      	movs	r0, #1
 800feb6:	f7fd fe03 	bl	800dac0 <SIGMA_READ>
	Data_S32 = (DataBuff[0]<<24)+(DataBuff[1]<<16)+(DataBuff[2]<<8)+DataBuff[3];
 800feba:	7a3b      	ldrb	r3, [r7, #8]
 800febc:	061a      	lsls	r2, r3, #24
 800febe:	7a7b      	ldrb	r3, [r7, #9]
 800fec0:	041b      	lsls	r3, r3, #16
 800fec2:	441a      	add	r2, r3
 800fec4:	7abb      	ldrb	r3, [r7, #10]
 800fec6:	021b      	lsls	r3, r3, #8
 800fec8:	4413      	add	r3, r2
 800feca:	7afa      	ldrb	r2, [r7, #11]
 800fecc:	4413      	add	r3, r2
 800fece:	60fb      	str	r3, [r7, #12]
	Data_dbe[Channel-1] = fabs((double)Data_S32/0x1000000);
 800fed0:	68f8      	ldr	r0, [r7, #12]
 800fed2:	f7f0 fb07 	bl	80004e4 <__aeabi_i2d>
 800fed6:	f04f 0200 	mov.w	r2, #0
 800feda:	4b6f      	ldr	r3, [pc, #444]	; (8010098 <Dsp_Info_Data+0x200>)
 800fedc:	f7f0 fc96 	bl	800080c <__aeabi_ddiv>
 800fee0:	4602      	mov	r2, r0
 800fee2:	460b      	mov	r3, r1
 800fee4:	79f9      	ldrb	r1, [r7, #7]
 800fee6:	3901      	subs	r1, #1
 800fee8:	4614      	mov	r4, r2
 800feea:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800feee:	4a6b      	ldr	r2, [pc, #428]	; (801009c <Dsp_Info_Data+0x204>)
 800fef0:	00cb      	lsls	r3, r1, #3
 800fef2:	4413      	add	r3, r2
 800fef4:	e9c3 4500 	strd	r4, r5, [r3]
	if(Data_dbe[Channel-1] == 0)
 800fef8:	79fb      	ldrb	r3, [r7, #7]
 800fefa:	3b01      	subs	r3, #1
 800fefc:	4a67      	ldr	r2, [pc, #412]	; (801009c <Dsp_Info_Data+0x204>)
 800fefe:	00db      	lsls	r3, r3, #3
 800ff00:	4413      	add	r3, r2
 800ff02:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ff06:	f04f 0200 	mov.w	r2, #0
 800ff0a:	f04f 0300 	mov.w	r3, #0
 800ff0e:	f7f0 fdbb 	bl	8000a88 <__aeabi_dcmpeq>
 800ff12:	4603      	mov	r3, r0
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d005      	beq.n	800ff24 <Dsp_Info_Data+0x8c>
	{
		Dsp_REM_Flag[Channel-1] = 0;
 800ff18:	79fb      	ldrb	r3, [r7, #7]
 800ff1a:	3b01      	subs	r3, #1
 800ff1c:	4a60      	ldr	r2, [pc, #384]	; (80100a0 <Dsp_Info_Data+0x208>)
 800ff1e:	2100      	movs	r1, #0
 800ff20:	54d1      	strb	r1, [r2, r3]
	}
	else
	{
		*Cnt = 0;
	}
}
 800ff22:	e0b3      	b.n	801008c <Dsp_Info_Data+0x1f4>
	else if(Data_dbe[Channel-1] < Data_dbe_MaxMin[Channel-1][0])
 800ff24:	79fb      	ldrb	r3, [r7, #7]
 800ff26:	3b01      	subs	r3, #1
 800ff28:	4a5c      	ldr	r2, [pc, #368]	; (801009c <Dsp_Info_Data+0x204>)
 800ff2a:	00db      	lsls	r3, r3, #3
 800ff2c:	4413      	add	r3, r2
 800ff2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ff32:	79fb      	ldrb	r3, [r7, #7]
 800ff34:	1e5a      	subs	r2, r3, #1
 800ff36:	4c5b      	ldr	r4, [pc, #364]	; (80100a4 <Dsp_Info_Data+0x20c>)
 800ff38:	4613      	mov	r3, r2
 800ff3a:	005b      	lsls	r3, r3, #1
 800ff3c:	4413      	add	r3, r2
 800ff3e:	00db      	lsls	r3, r3, #3
 800ff40:	4423      	add	r3, r4
 800ff42:	cb18      	ldmia	r3, {r3, r4}
 800ff44:	461a      	mov	r2, r3
 800ff46:	4623      	mov	r3, r4
 800ff48:	f7f0 fda8 	bl	8000a9c <__aeabi_dcmplt>
 800ff4c:	4603      	mov	r3, r0
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d033      	beq.n	800ffba <Dsp_Info_Data+0x122>
		if(*Cnt >= 50)
 800ff52:	683b      	ldr	r3, [r7, #0]
 800ff54:	781b      	ldrb	r3, [r3, #0]
 800ff56:	2b31      	cmp	r3, #49	; 0x31
 800ff58:	d904      	bls.n	800ff64 <Dsp_Info_Data+0xcc>
			Dsp_REM_Flag[Channel-1] = 0;
 800ff5a:	79fb      	ldrb	r3, [r7, #7]
 800ff5c:	3b01      	subs	r3, #1
 800ff5e:	4a50      	ldr	r2, [pc, #320]	; (80100a0 <Dsp_Info_Data+0x208>)
 800ff60:	2100      	movs	r1, #0
 800ff62:	54d1      	strb	r1, [r2, r3]
		if(++*Cnt >= 100)
 800ff64:	683b      	ldr	r3, [r7, #0]
 800ff66:	781b      	ldrb	r3, [r3, #0]
 800ff68:	3301      	adds	r3, #1
 800ff6a:	b2da      	uxtb	r2, r3
 800ff6c:	683b      	ldr	r3, [r7, #0]
 800ff6e:	701a      	strb	r2, [r3, #0]
 800ff70:	683b      	ldr	r3, [r7, #0]
 800ff72:	781b      	ldrb	r3, [r3, #0]
 800ff74:	2b63      	cmp	r3, #99	; 0x63
 800ff76:	d916      	bls.n	800ffa6 <Dsp_Info_Data+0x10e>
			*Cnt = 0;
 800ff78:	683b      	ldr	r3, [r7, #0]
 800ff7a:	2200      	movs	r2, #0
 800ff7c:	701a      	strb	r2, [r3, #0]
			if(Dsp_Audio_Flag[Channel-1] == 0)
 800ff7e:	79fb      	ldrb	r3, [r7, #7]
 800ff80:	3b01      	subs	r3, #1
 800ff82:	4a49      	ldr	r2, [pc, #292]	; (80100a8 <Dsp_Info_Data+0x210>)
 800ff84:	5cd3      	ldrb	r3, [r2, r3]
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d10d      	bne.n	800ffa6 <Dsp_Info_Data+0x10e>
				Dsp_Audio_Flag[Channel-1] = 1;
 800ff8a:	79fb      	ldrb	r3, [r7, #7]
 800ff8c:	3b01      	subs	r3, #1
 800ff8e:	4a46      	ldr	r2, [pc, #280]	; (80100a8 <Dsp_Info_Data+0x210>)
 800ff90:	2101      	movs	r1, #1
 800ff92:	54d1      	strb	r1, [r2, r3]
				Dsp_Mute_A(Channel,DSP_MUTE,1);
 800ff94:	79fb      	ldrb	r3, [r7, #7]
 800ff96:	2201      	movs	r2, #1
 800ff98:	2100      	movs	r1, #0
 800ff9a:	4618      	mov	r0, r3
 800ff9c:	f000 fab8 	bl	8010510 <Dsp_Mute_A>
				AudioMute(HARDON);
 800ffa0:	2002      	movs	r0, #2
 800ffa2:	f001 fd1d 	bl	80119e0 <AudioMute>
		if(Dsp_Audio_Flag[Channel-1] == 1)
 800ffa6:	79fb      	ldrb	r3, [r7, #7]
 800ffa8:	3b01      	subs	r3, #1
 800ffaa:	4a3f      	ldr	r2, [pc, #252]	; (80100a8 <Dsp_Info_Data+0x210>)
 800ffac:	5cd3      	ldrb	r3, [r2, r3]
 800ffae:	2b01      	cmp	r3, #1
 800ffb0:	d16c      	bne.n	801008c <Dsp_Info_Data+0x1f4>
			*Cnt = 0;
 800ffb2:	683b      	ldr	r3, [r7, #0]
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	701a      	strb	r2, [r3, #0]
}
 800ffb8:	e068      	b.n	801008c <Dsp_Info_Data+0x1f4>
	else if(Data_dbe[Channel-1] > Data_dbe_MaxMin[Channel-1][1])
 800ffba:	79fb      	ldrb	r3, [r7, #7]
 800ffbc:	3b01      	subs	r3, #1
 800ffbe:	4a37      	ldr	r2, [pc, #220]	; (801009c <Dsp_Info_Data+0x204>)
 800ffc0:	00db      	lsls	r3, r3, #3
 800ffc2:	4413      	add	r3, r2
 800ffc4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ffc8:	79fb      	ldrb	r3, [r7, #7]
 800ffca:	1e5a      	subs	r2, r3, #1
 800ffcc:	4c35      	ldr	r4, [pc, #212]	; (80100a4 <Dsp_Info_Data+0x20c>)
 800ffce:	4613      	mov	r3, r2
 800ffd0:	005b      	lsls	r3, r3, #1
 800ffd2:	4413      	add	r3, r2
 800ffd4:	00db      	lsls	r3, r3, #3
 800ffd6:	4423      	add	r3, r4
 800ffd8:	3308      	adds	r3, #8
 800ffda:	cb18      	ldmia	r3, {r3, r4}
 800ffdc:	461a      	mov	r2, r3
 800ffde:	4623      	mov	r3, r4
 800ffe0:	f7f0 fd7a 	bl	8000ad8 <__aeabi_dcmpgt>
 800ffe4:	4603      	mov	r3, r0
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d04d      	beq.n	8010086 <Dsp_Info_Data+0x1ee>
		if(Data_dbe[Channel-1] > Data_dbe_MaxMin[Channel-1][2])
 800ffea:	79fb      	ldrb	r3, [r7, #7]
 800ffec:	3b01      	subs	r3, #1
 800ffee:	4a2b      	ldr	r2, [pc, #172]	; (801009c <Dsp_Info_Data+0x204>)
 800fff0:	00db      	lsls	r3, r3, #3
 800fff2:	4413      	add	r3, r2
 800fff4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800fff8:	79fb      	ldrb	r3, [r7, #7]
 800fffa:	1e5a      	subs	r2, r3, #1
 800fffc:	4c29      	ldr	r4, [pc, #164]	; (80100a4 <Dsp_Info_Data+0x20c>)
 800fffe:	4613      	mov	r3, r2
 8010000:	005b      	lsls	r3, r3, #1
 8010002:	4413      	add	r3, r2
 8010004:	00db      	lsls	r3, r3, #3
 8010006:	4423      	add	r3, r4
 8010008:	3310      	adds	r3, #16
 801000a:	cb18      	ldmia	r3, {r3, r4}
 801000c:	461a      	mov	r2, r3
 801000e:	4623      	mov	r3, r4
 8010010:	f7f0 fd62 	bl	8000ad8 <__aeabi_dcmpgt>
 8010014:	4603      	mov	r3, r0
 8010016:	2b00      	cmp	r3, #0
 8010018:	d016      	beq.n	8010048 <Dsp_Info_Data+0x1b0>
			if(SysPower.nPowerState == POWER_NORMAL_RUN)
 801001a:	4b24      	ldr	r3, [pc, #144]	; (80100ac <Dsp_Info_Data+0x214>)
 801001c:	781b      	ldrb	r3, [r3, #0]
 801001e:	2b06      	cmp	r3, #6
 8010020:	d115      	bne.n	801004e <Dsp_Info_Data+0x1b6>
				if(++*Cnt >= 10)
 8010022:	683b      	ldr	r3, [r7, #0]
 8010024:	781b      	ldrb	r3, [r3, #0]
 8010026:	3301      	adds	r3, #1
 8010028:	b2da      	uxtb	r2, r3
 801002a:	683b      	ldr	r3, [r7, #0]
 801002c:	701a      	strb	r2, [r3, #0]
 801002e:	683b      	ldr	r3, [r7, #0]
 8010030:	781b      	ldrb	r3, [r3, #0]
 8010032:	2b09      	cmp	r3, #9
 8010034:	d90b      	bls.n	801004e <Dsp_Info_Data+0x1b6>
					*Cnt = 0;
 8010036:	683b      	ldr	r3, [r7, #0]
 8010038:	2200      	movs	r2, #0
 801003a:	701a      	strb	r2, [r3, #0]
					Dsp_REM_Flag[Channel-1] = 1;
 801003c:	79fb      	ldrb	r3, [r7, #7]
 801003e:	3b01      	subs	r3, #1
 8010040:	4a17      	ldr	r2, [pc, #92]	; (80100a0 <Dsp_Info_Data+0x208>)
 8010042:	2101      	movs	r1, #1
 8010044:	54d1      	strb	r1, [r2, r3]
 8010046:	e002      	b.n	801004e <Dsp_Info_Data+0x1b6>
			*Cnt = 0;
 8010048:	683b      	ldr	r3, [r7, #0]
 801004a:	2200      	movs	r2, #0
 801004c:	701a      	strb	r2, [r3, #0]
		if(Dsp_Audio_Flag[Channel-1] == 1)
 801004e:	79fb      	ldrb	r3, [r7, #7]
 8010050:	3b01      	subs	r3, #1
 8010052:	4a15      	ldr	r2, [pc, #84]	; (80100a8 <Dsp_Info_Data+0x210>)
 8010054:	5cd3      	ldrb	r3, [r2, r3]
 8010056:	2b01      	cmp	r3, #1
 8010058:	d118      	bne.n	801008c <Dsp_Info_Data+0x1f4>
			Dsp_Audio_Flag[Channel-1] = 0;
 801005a:	79fb      	ldrb	r3, [r7, #7]
 801005c:	3b01      	subs	r3, #1
 801005e:	4a12      	ldr	r2, [pc, #72]	; (80100a8 <Dsp_Info_Data+0x210>)
 8010060:	2100      	movs	r1, #0
 8010062:	54d1      	strb	r1, [r2, r3]
			if(App_Dsp.Dsp_Data.Mute[Channel] == DSP_UNMUTE)
 8010064:	79fb      	ldrb	r3, [r7, #7]
 8010066:	4a12      	ldr	r2, [pc, #72]	; (80100b0 <Dsp_Info_Data+0x218>)
 8010068:	4413      	add	r3, r2
 801006a:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 801006e:	2b01      	cmp	r3, #1
 8010070:	d10c      	bne.n	801008c <Dsp_Info_Data+0x1f4>
				Dsp_Mute_A(Channel,DSP_UNMUTE,1);
 8010072:	79fb      	ldrb	r3, [r7, #7]
 8010074:	2201      	movs	r2, #1
 8010076:	2101      	movs	r1, #1
 8010078:	4618      	mov	r0, r3
 801007a:	f000 fa49 	bl	8010510 <Dsp_Mute_A>
				AudioMute(HARDOFF);
 801007e:	2003      	movs	r0, #3
 8010080:	f001 fcae 	bl	80119e0 <AudioMute>
}
 8010084:	e002      	b.n	801008c <Dsp_Info_Data+0x1f4>
		*Cnt = 0;
 8010086:	683b      	ldr	r3, [r7, #0]
 8010088:	2200      	movs	r2, #0
 801008a:	701a      	strb	r2, [r3, #0]
}
 801008c:	bf00      	nop
 801008e:	3710      	adds	r7, #16
 8010090:	46bd      	mov	sp, r7
 8010092:	bdb0      	pop	{r4, r5, r7, pc}
 8010094:	08024214 	.word	0x08024214
 8010098:	41700000 	.word	0x41700000
 801009c:	20006068 	.word	0x20006068
 80100a0:	200000e8 	.word	0x200000e8
 80100a4:	08024228 	.word	0x08024228
 80100a8:	200060a8 	.word	0x200060a8
 80100ac:	200060bc 	.word	0x200060bc
 80100b0:	2000525c 	.word	0x2000525c

080100b4 <Dsp_Info_Det>:
void Dsp_Info_Det(void)
{
 80100b4:	b580      	push	{r7, lr}
 80100b6:	b082      	sub	sp, #8
 80100b8:	af00      	add	r7, sp, #0
	SCH_U8 index;
	static SCH_U8 Timer=0;
	static SCH_U8 Cnt[DSP_CHANNEL_CNT];
	if(App_Dsp.DspPwrState != DSP_NORMAL)
 80100ba:	4b39      	ldr	r3, [pc, #228]	; (80101a0 <Dsp_Info_Det+0xec>)
 80100bc:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 80100c0:	2b03      	cmp	r3, #3
 80100c2:	d162      	bne.n	801018a <Dsp_Info_Det+0xd6>
		return;
	if(SysPower.nPowerState != POWER_NORMAL_RUN)
 80100c4:	4b37      	ldr	r3, [pc, #220]	; (80101a4 <Dsp_Info_Det+0xf0>)
 80100c6:	781b      	ldrb	r3, [r3, #0]
 80100c8:	2b06      	cmp	r3, #6
 80100ca:	d160      	bne.n	801018e <Dsp_Info_Det+0xda>
		return;
	if(App_Dsp.DSP_Updata_State != UpData_Idle)
 80100cc:	4b34      	ldr	r3, [pc, #208]	; (80101a0 <Dsp_Info_Det+0xec>)
 80100ce:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d15d      	bne.n	8010192 <Dsp_Info_Det+0xde>
		return;
	switch(Timer)
 80100d6:	4b34      	ldr	r3, [pc, #208]	; (80101a8 <Dsp_Info_Det+0xf4>)
 80100d8:	781b      	ldrb	r3, [r3, #0]
 80100da:	2b07      	cmp	r3, #7
 80100dc:	d83a      	bhi.n	8010154 <Dsp_Info_Det+0xa0>
 80100de:	a201      	add	r2, pc, #4	; (adr r2, 80100e4 <Dsp_Info_Det+0x30>)
 80100e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100e4:	08010105 	.word	0x08010105
 80100e8:	0801010f 	.word	0x0801010f
 80100ec:	08010119 	.word	0x08010119
 80100f0:	08010123 	.word	0x08010123
 80100f4:	0801012d 	.word	0x0801012d
 80100f8:	08010137 	.word	0x08010137
 80100fc:	08010141 	.word	0x08010141
 8010100:	0801014b 	.word	0x0801014b
	{
		case 0:
			Dsp_Info_Data(1,&Cnt[0]);
 8010104:	4929      	ldr	r1, [pc, #164]	; (80101ac <Dsp_Info_Det+0xf8>)
 8010106:	2001      	movs	r0, #1
 8010108:	f7ff fec6 	bl	800fe98 <Dsp_Info_Data>
			break;
 801010c:	e023      	b.n	8010156 <Dsp_Info_Det+0xa2>
		case 1:
			Dsp_Info_Data(2,&Cnt[1]);
 801010e:	4928      	ldr	r1, [pc, #160]	; (80101b0 <Dsp_Info_Det+0xfc>)
 8010110:	2002      	movs	r0, #2
 8010112:	f7ff fec1 	bl	800fe98 <Dsp_Info_Data>
			break;
 8010116:	e01e      	b.n	8010156 <Dsp_Info_Det+0xa2>
		case 2:
			Dsp_Info_Data(3,&Cnt[2]);
 8010118:	4926      	ldr	r1, [pc, #152]	; (80101b4 <Dsp_Info_Det+0x100>)
 801011a:	2003      	movs	r0, #3
 801011c:	f7ff febc 	bl	800fe98 <Dsp_Info_Data>
			break;
 8010120:	e019      	b.n	8010156 <Dsp_Info_Det+0xa2>
		case 3:
			Dsp_Info_Data(4,&Cnt[3]);
 8010122:	4925      	ldr	r1, [pc, #148]	; (80101b8 <Dsp_Info_Det+0x104>)
 8010124:	2004      	movs	r0, #4
 8010126:	f7ff feb7 	bl	800fe98 <Dsp_Info_Data>
			break;
 801012a:	e014      	b.n	8010156 <Dsp_Info_Det+0xa2>
		case 4:
			Dsp_Info_Data(5,&Cnt[4]);
 801012c:	4923      	ldr	r1, [pc, #140]	; (80101bc <Dsp_Info_Det+0x108>)
 801012e:	2005      	movs	r0, #5
 8010130:	f7ff feb2 	bl	800fe98 <Dsp_Info_Data>
			break;
 8010134:	e00f      	b.n	8010156 <Dsp_Info_Det+0xa2>
		case 5:
			Dsp_Info_Data(6,&Cnt[5]);
 8010136:	4922      	ldr	r1, [pc, #136]	; (80101c0 <Dsp_Info_Det+0x10c>)
 8010138:	2006      	movs	r0, #6
 801013a:	f7ff fead 	bl	800fe98 <Dsp_Info_Data>
			break;
 801013e:	e00a      	b.n	8010156 <Dsp_Info_Det+0xa2>
		case 6:
			Dsp_Info_Data(7,&Cnt[6]);
 8010140:	4920      	ldr	r1, [pc, #128]	; (80101c4 <Dsp_Info_Det+0x110>)
 8010142:	2007      	movs	r0, #7
 8010144:	f7ff fea8 	bl	800fe98 <Dsp_Info_Data>
			break;
 8010148:	e005      	b.n	8010156 <Dsp_Info_Det+0xa2>
		case 7:
			Dsp_Info_Data(8,&Cnt[7]);
 801014a:	491f      	ldr	r1, [pc, #124]	; (80101c8 <Dsp_Info_Det+0x114>)
 801014c:	2008      	movs	r0, #8
 801014e:	f7ff fea3 	bl	800fe98 <Dsp_Info_Data>
			break;
 8010152:	e000      	b.n	8010156 <Dsp_Info_Det+0xa2>
		default:break;
 8010154:	bf00      	nop
	}
	if(Timer++ >= T96MS_8)
 8010156:	4b14      	ldr	r3, [pc, #80]	; (80101a8 <Dsp_Info_Det+0xf4>)
 8010158:	781b      	ldrb	r3, [r3, #0]
 801015a:	1c5a      	adds	r2, r3, #1
 801015c:	b2d1      	uxtb	r1, r2
 801015e:	4a12      	ldr	r2, [pc, #72]	; (80101a8 <Dsp_Info_Det+0xf4>)
 8010160:	7011      	strb	r1, [r2, #0]
 8010162:	2b0b      	cmp	r3, #11
 8010164:	d902      	bls.n	801016c <Dsp_Info_Det+0xb8>
	{
		Timer = 0;
 8010166:	4b10      	ldr	r3, [pc, #64]	; (80101a8 <Dsp_Info_Det+0xf4>)
 8010168:	2200      	movs	r2, #0
 801016a:	701a      	strb	r2, [r3, #0]
	}
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 801016c:	2300      	movs	r3, #0
 801016e:	71fb      	strb	r3, [r7, #7]
 8010170:	e007      	b.n	8010182 <Dsp_Info_Det+0xce>
	{
		if(Dsp_REM_Flag[index] == 1)
 8010172:	79fb      	ldrb	r3, [r7, #7]
 8010174:	4a15      	ldr	r2, [pc, #84]	; (80101cc <Dsp_Info_Det+0x118>)
 8010176:	5cd3      	ldrb	r3, [r2, r3]
 8010178:	2b01      	cmp	r3, #1
 801017a:	d00c      	beq.n	8010196 <Dsp_Info_Det+0xe2>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 801017c:	79fb      	ldrb	r3, [r7, #7]
 801017e:	3301      	adds	r3, #1
 8010180:	71fb      	strb	r3, [r7, #7]
 8010182:	79fb      	ldrb	r3, [r7, #7]
 8010184:	2b07      	cmp	r3, #7
 8010186:	d9f4      	bls.n	8010172 <Dsp_Info_Det+0xbe>
 8010188:	e006      	b.n	8010198 <Dsp_Info_Det+0xe4>
		return;
 801018a:	bf00      	nop
 801018c:	e004      	b.n	8010198 <Dsp_Info_Det+0xe4>
		return;
 801018e:	bf00      	nop
 8010190:	e002      	b.n	8010198 <Dsp_Info_Det+0xe4>
		return;
 8010192:	bf00      	nop
 8010194:	e000      	b.n	8010198 <Dsp_Info_Det+0xe4>
			break;
 8010196:	bf00      	nop
	}
	if(index == DSP_CHANNEL_CNT)
		TurnOff_REM_EN;
}
 8010198:	3708      	adds	r7, #8
 801019a:	46bd      	mov	sp, r7
 801019c:	bd80      	pop	{r7, pc}
 801019e:	bf00      	nop
 80101a0:	2000525c 	.word	0x2000525c
 80101a4:	200060bc 	.word	0x200060bc
 80101a8:	20004a5c 	.word	0x20004a5c
 80101ac:	20004a60 	.word	0x20004a60
 80101b0:	20004a61 	.word	0x20004a61
 80101b4:	20004a62 	.word	0x20004a62
 80101b8:	20004a63 	.word	0x20004a63
 80101bc:	20004a64 	.word	0x20004a64
 80101c0:	20004a65 	.word	0x20004a65
 80101c4:	20004a66 	.word	0x20004a66
 80101c8:	20004a67 	.word	0x20004a67
 80101cc:	200000e8 	.word	0x200000e8

080101d0 <Dsp_Single_Init>:

SCH_U8 VolData = DSP_VOL_DEFAULT;


void Dsp_Single_Init(void)
{
 80101d0:	b480      	push	{r7}
 80101d2:	b083      	sub	sp, #12
 80101d4:	af00      	add	r7, sp, #0
	SCH_U16 index;	
	App_Dsp.Dsp_Data.SingleData[DSP_CHANNEL_ALL_NONE] = DSP_SINGLE_ALL_DEFAULT;
 80101d6:	4b10      	ldr	r3, [pc, #64]	; (8010218 <Dsp_Single_Init+0x48>)
 80101d8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80101dc:	f8a3 2d82 	strh.w	r2, [r3, #3458]	; 0xd82
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 80101e0:	2301      	movs	r3, #1
 80101e2:	80fb      	strh	r3, [r7, #6]
 80101e4:	e00b      	b.n	80101fe <Dsp_Single_Init+0x2e>
	{
		App_Dsp.Dsp_Data.SingleData[index] = DSP_SINGLE_DEFAULT;
 80101e6:	88fb      	ldrh	r3, [r7, #6]
 80101e8:	4a0b      	ldr	r2, [pc, #44]	; (8010218 <Dsp_Single_Init+0x48>)
 80101ea:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 80101ee:	005b      	lsls	r3, r3, #1
 80101f0:	4413      	add	r3, r2
 80101f2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80101f6:	805a      	strh	r2, [r3, #2]
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 80101f8:	88fb      	ldrh	r3, [r7, #6]
 80101fa:	3301      	adds	r3, #1
 80101fc:	80fb      	strh	r3, [r7, #6]
 80101fe:	88fb      	ldrh	r3, [r7, #6]
 8010200:	2b08      	cmp	r3, #8
 8010202:	d9f0      	bls.n	80101e6 <Dsp_Single_Init+0x16>
	}
	App_Dsp.Dsp_Data.SingleMaxData = DSP_SINGLE_ALL_MAX;
 8010204:	4b04      	ldr	r3, [pc, #16]	; (8010218 <Dsp_Single_Init+0x48>)
 8010206:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801020a:	f8a3 2d96 	strh.w	r2, [r3, #3478]	; 0xd96
}
 801020e:	bf00      	nop
 8010210:	370c      	adds	r7, #12
 8010212:	46bd      	mov	sp, r7
 8010214:	bc80      	pop	{r7}
 8010216:	4770      	bx	lr
 8010218:	2000525c 	.word	0x2000525c

0801021c <Dsp_Mute_Init>:
void Dsp_Mute_Init(void)
{
 801021c:	b480      	push	{r7}
 801021e:	b083      	sub	sp, #12
 8010220:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8010222:	2300      	movs	r3, #0
 8010224:	80fb      	strh	r3, [r7, #6]
 8010226:	e008      	b.n	801023a <Dsp_Mute_Init+0x1e>
	{
		App_Dsp.Dsp_Data.Mute[index] = DSP_UNMUTE;///unmute
 8010228:	88fb      	ldrh	r3, [r7, #6]
 801022a:	4a08      	ldr	r2, [pc, #32]	; (801024c <Dsp_Mute_Init+0x30>)
 801022c:	4413      	add	r3, r2
 801022e:	2201      	movs	r2, #1
 8010230:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8010234:	88fb      	ldrh	r3, [r7, #6]
 8010236:	3301      	adds	r3, #1
 8010238:	80fb      	strh	r3, [r7, #6]
 801023a:	88fb      	ldrh	r3, [r7, #6]
 801023c:	2b08      	cmp	r3, #8
 801023e:	d9f3      	bls.n	8010228 <Dsp_Mute_Init+0xc>
	}
}
 8010240:	bf00      	nop
 8010242:	370c      	adds	r7, #12
 8010244:	46bd      	mov	sp, r7
 8010246:	bc80      	pop	{r7}
 8010248:	4770      	bx	lr
 801024a:	bf00      	nop
 801024c:	2000525c 	.word	0x2000525c

08010250 <Dsp_Single_A>:
	MOD_DELAY_6_SINGLE1_ALG0_TARGET_ADDR,
	MOD_DELAY_7_SINGLE1_ALG0_TARGET_ADDR,
	MOD_DELAY_8_SINGLE1_ALG0_TARGET_ADDR
};
void Dsp_Single_A(SCH_U8 Channel,SCH_U16 data)
{
 8010250:	b590      	push	{r4, r7, lr}
 8010252:	b089      	sub	sp, #36	; 0x24
 8010254:	af00      	add	r7, sp, #0
 8010256:	4603      	mov	r3, r0
 8010258:	460a      	mov	r2, r1
 801025a:	71fb      	strb	r3, [r7, #7]
 801025c:	4613      	mov	r3, r2
 801025e:	80bb      	strh	r3, [r7, #4]
	double Data,index;
	SCH_U8 buff[4] = {0x00, 0x00, 0x20, 0x8A};
 8010260:	4b2b      	ldr	r3, [pc, #172]	; (8010310 <Dsp_Single_A+0xc0>)
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	60fb      	str	r3, [r7, #12]
	data = LimitMaxMin(DSP_SINGLE_MIN, data, DSP_SINGLE_MAX);
 8010266:	88bb      	ldrh	r3, [r7, #4]
 8010268:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801026c:	4619      	mov	r1, r3
 801026e:	2000      	movs	r0, #0
 8010270:	f002 fb82 	bl	8012978 <LimitMaxMin>
 8010274:	4603      	mov	r3, r0
 8010276:	80bb      	strh	r3, [r7, #4]
	Data = ((double)data-8000)/100;
 8010278:	88bb      	ldrh	r3, [r7, #4]
 801027a:	4618      	mov	r0, r3
 801027c:	f7f0 f922 	bl	80004c4 <__aeabi_ui2d>
 8010280:	f04f 0200 	mov.w	r2, #0
 8010284:	4b23      	ldr	r3, [pc, #140]	; (8010314 <Dsp_Single_A+0xc4>)
 8010286:	f7ef ffdf 	bl	8000248 <__aeabi_dsub>
 801028a:	4603      	mov	r3, r0
 801028c:	460c      	mov	r4, r1
 801028e:	4618      	mov	r0, r3
 8010290:	4621      	mov	r1, r4
 8010292:	f04f 0200 	mov.w	r2, #0
 8010296:	4b20      	ldr	r3, [pc, #128]	; (8010318 <Dsp_Single_A+0xc8>)
 8010298:	f7f0 fab8 	bl	800080c <__aeabi_ddiv>
 801029c:	4603      	mov	r3, r0
 801029e:	460c      	mov	r4, r1
 80102a0:	e9c7 3406 	strd	r3, r4, [r7, #24]
	index = pow(10,Data/20);
 80102a4:	f04f 0200 	mov.w	r2, #0
 80102a8:	4b1c      	ldr	r3, [pc, #112]	; (801031c <Dsp_Single_A+0xcc>)
 80102aa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80102ae:	f7f0 faad 	bl	800080c <__aeabi_ddiv>
 80102b2:	4603      	mov	r3, r0
 80102b4:	460c      	mov	r4, r1
 80102b6:	461a      	mov	r2, r3
 80102b8:	4623      	mov	r3, r4
 80102ba:	f04f 0000 	mov.w	r0, #0
 80102be:	4918      	ldr	r1, [pc, #96]	; (8010320 <Dsp_Single_A+0xd0>)
 80102c0:	f004 fac0 	bl	8014844 <pow>
 80102c4:	e9c7 0104 	strd	r0, r1, [r7, #16]
	SIGMA_WRITE_REGISTER_BLOCK(    DEVICE_ADDR_IC_1, Single_addr[Channel]+1,  4, buff);
 80102c8:	79fb      	ldrb	r3, [r7, #7]
 80102ca:	4a16      	ldr	r2, [pc, #88]	; (8010324 <Dsp_Single_A+0xd4>)
 80102cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80102d0:	3301      	adds	r3, #1
 80102d2:	b299      	uxth	r1, r3
 80102d4:	f107 030c 	add.w	r3, r7, #12
 80102d8:	2204      	movs	r2, #4
 80102da:	2000      	movs	r0, #0
 80102dc:	f7fd fca0 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMASTUDIOTYPE(index,buff);
 80102e0:	f107 030c 	add.w	r3, r7, #12
 80102e4:	461a      	mov	r2, r3
 80102e6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80102ea:	f7fd f87f 	bl	800d3ec <SIGMASTUDIOTYPE>
	SIGMA_SAFELOAD_WRITE_REGISTER( DEVICE_ADDR_IC_1, Single_addr[Channel],    1, buff);
 80102ee:	79fb      	ldrb	r3, [r7, #7]
 80102f0:	4a0c      	ldr	r2, [pc, #48]	; (8010324 <Dsp_Single_A+0xd4>)
 80102f2:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80102f6:	f107 030c 	add.w	r3, r7, #12
 80102fa:	2201      	movs	r2, #1
 80102fc:	2000      	movs	r0, #0
 80102fe:	f7fd fc41 	bl	800db84 <SIGMA_SAFELOAD_WRITE_REGISTER>
	SysWaitMs(1);
 8010302:	2001      	movs	r0, #1
 8010304:	f002 fb08 	bl	8012918 <SysWaitMs>
}
 8010308:	bf00      	nop
 801030a:	3724      	adds	r7, #36	; 0x24
 801030c:	46bd      	mov	sp, r7
 801030e:	bd90      	pop	{r4, r7, pc}
 8010310:	08016a20 	.word	0x08016a20
 8010314:	40bf4000 	.word	0x40bf4000
 8010318:	40590000 	.word	0x40590000
 801031c:	40340000 	.word	0x40340000
 8010320:	40240000 	.word	0x40240000
 8010324:	080242e8 	.word	0x080242e8

08010328 <Dsp_Single>:
void Dsp_Single(SCH_U8 Channel,SCH_U16 data)
{
 8010328:	b580      	push	{r7, lr}
 801032a:	b084      	sub	sp, #16
 801032c:	af00      	add	r7, sp, #0
 801032e:	4603      	mov	r3, r0
 8010330:	460a      	mov	r2, r1
 8010332:	71fb      	strb	r3, [r7, #7]
 8010334:	4613      	mov	r3, r2
 8010336:	80bb      	strh	r3, [r7, #4]
	SCH_U16 startVol,targetVol;
	if(Channel > DSP_CHANNEL_CNT)
 8010338:	79fb      	ldrb	r3, [r7, #7]
 801033a:	2b08      	cmp	r3, #8
 801033c:	d851      	bhi.n	80103e2 <Dsp_Single+0xba>
		return;
	if(Channel == DSP_CHANNEL_ALL_NONE)
 801033e:	79fb      	ldrb	r3, [r7, #7]
 8010340:	2b00      	cmp	r3, #0
 8010342:	d109      	bne.n	8010358 <Dsp_Single+0x30>
		data = LimitMaxMin(DSP_SINGLE_MIN, data, App_Dsp.Dsp_Data.SingleMaxData);
 8010344:	88b9      	ldrh	r1, [r7, #4]
 8010346:	4b29      	ldr	r3, [pc, #164]	; (80103ec <Dsp_Single+0xc4>)
 8010348:	f8b3 3d96 	ldrh.w	r3, [r3, #3478]	; 0xd96
 801034c:	461a      	mov	r2, r3
 801034e:	2000      	movs	r0, #0
 8010350:	f002 fb12 	bl	8012978 <LimitMaxMin>
 8010354:	4603      	mov	r3, r0
 8010356:	80bb      	strh	r3, [r7, #4]
	startVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 8010358:	79fb      	ldrb	r3, [r7, #7]
 801035a:	4a24      	ldr	r2, [pc, #144]	; (80103ec <Dsp_Single+0xc4>)
 801035c:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 8010360:	005b      	lsls	r3, r3, #1
 8010362:	4413      	add	r3, r2
 8010364:	885b      	ldrh	r3, [r3, #2]
 8010366:	4a22      	ldr	r2, [pc, #136]	; (80103f0 <Dsp_Single+0xc8>)
 8010368:	fba2 2303 	umull	r2, r3, r2, r3
 801036c:	095b      	lsrs	r3, r3, #5
 801036e:	81fb      	strh	r3, [r7, #14]
	targetVol = data/100;
 8010370:	88bb      	ldrh	r3, [r7, #4]
 8010372:	4a1f      	ldr	r2, [pc, #124]	; (80103f0 <Dsp_Single+0xc8>)
 8010374:	fba2 2303 	umull	r2, r3, r2, r3
 8010378:	095b      	lsrs	r3, r3, #5
 801037a:	81bb      	strh	r3, [r7, #12]
	while(1)
	{	        
		if(startVol>targetVol)
 801037c:	89fa      	ldrh	r2, [r7, #14]
 801037e:	89bb      	ldrh	r3, [r7, #12]
 8010380:	429a      	cmp	r2, r3
 8010382:	d903      	bls.n	801038c <Dsp_Single+0x64>
			--startVol;       
 8010384:	89fb      	ldrh	r3, [r7, #14]
 8010386:	3b01      	subs	r3, #1
 8010388:	81fb      	strh	r3, [r7, #14]
 801038a:	e006      	b.n	801039a <Dsp_Single+0x72>
		else if(startVol<targetVol)
 801038c:	89fa      	ldrh	r2, [r7, #14]
 801038e:	89bb      	ldrh	r3, [r7, #12]
 8010390:	429a      	cmp	r2, r3
 8010392:	d202      	bcs.n	801039a <Dsp_Single+0x72>
			++startVol;
 8010394:	89fb      	ldrh	r3, [r7, #14]
 8010396:	3301      	adds	r3, #1
 8010398:	81fb      	strh	r3, [r7, #14]
		Dsp_Single_A(Channel,startVol*100);
 801039a:	89fb      	ldrh	r3, [r7, #14]
 801039c:	461a      	mov	r2, r3
 801039e:	0092      	lsls	r2, r2, #2
 80103a0:	4413      	add	r3, r2
 80103a2:	461a      	mov	r2, r3
 80103a4:	0091      	lsls	r1, r2, #2
 80103a6:	461a      	mov	r2, r3
 80103a8:	460b      	mov	r3, r1
 80103aa:	4413      	add	r3, r2
 80103ac:	009b      	lsls	r3, r3, #2
 80103ae:	b29a      	uxth	r2, r3
 80103b0:	79fb      	ldrb	r3, [r7, #7]
 80103b2:	4611      	mov	r1, r2
 80103b4:	4618      	mov	r0, r3
 80103b6:	f7ff ff4b 	bl	8010250 <Dsp_Single_A>
		if(startVol==targetVol)
 80103ba:	89fa      	ldrh	r2, [r7, #14]
 80103bc:	89bb      	ldrh	r3, [r7, #12]
 80103be:	429a      	cmp	r2, r3
 80103c0:	d1dc      	bne.n	801037c <Dsp_Single+0x54>
		{
			Dsp_Single_A(Channel,data);
 80103c2:	88ba      	ldrh	r2, [r7, #4]
 80103c4:	79fb      	ldrb	r3, [r7, #7]
 80103c6:	4611      	mov	r1, r2
 80103c8:	4618      	mov	r0, r3
 80103ca:	f7ff ff41 	bl	8010250 <Dsp_Single_A>
			break;
 80103ce:	bf00      	nop
		}
	}
	App_Dsp.Dsp_Data.SingleData[Channel] = data;
 80103d0:	79fb      	ldrb	r3, [r7, #7]
 80103d2:	4a06      	ldr	r2, [pc, #24]	; (80103ec <Dsp_Single+0xc4>)
 80103d4:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 80103d8:	005b      	lsls	r3, r3, #1
 80103da:	4413      	add	r3, r2
 80103dc:	88ba      	ldrh	r2, [r7, #4]
 80103de:	805a      	strh	r2, [r3, #2]
 80103e0:	e000      	b.n	80103e4 <Dsp_Single+0xbc>
		return;
 80103e2:	bf00      	nop
}
 80103e4:	3710      	adds	r7, #16
 80103e6:	46bd      	mov	sp, r7
 80103e8:	bd80      	pop	{r7, pc}
 80103ea:	bf00      	nop
 80103ec:	2000525c 	.word	0x2000525c
 80103f0:	51eb851f 	.word	0x51eb851f

080103f4 <Dsp_VolUpdate>:
void Dsp_VolUpdate(SCH_U8 Channel,MUTE_T MUTE_Type)
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b084      	sub	sp, #16
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	4603      	mov	r3, r0
 80103fc:	460a      	mov	r2, r1
 80103fe:	71fb      	strb	r3, [r7, #7]
 8010400:	4613      	mov	r3, r2
 8010402:	71bb      	strb	r3, [r7, #6]
	SCH_U16 startVol,targetVol;
	if(MUTE_Type == SOFTON)
 8010404:	79bb      	ldrb	r3, [r7, #6]
 8010406:	2b00      	cmp	r3, #0
 8010408:	d10e      	bne.n	8010428 <Dsp_VolUpdate+0x34>
	{
		startVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 801040a:	79fb      	ldrb	r3, [r7, #7]
 801040c:	4a2a      	ldr	r2, [pc, #168]	; (80104b8 <Dsp_VolUpdate+0xc4>)
 801040e:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 8010412:	005b      	lsls	r3, r3, #1
 8010414:	4413      	add	r3, r2
 8010416:	885b      	ldrh	r3, [r3, #2]
 8010418:	4a28      	ldr	r2, [pc, #160]	; (80104bc <Dsp_VolUpdate+0xc8>)
 801041a:	fba2 2303 	umull	r2, r3, r2, r3
 801041e:	095b      	lsrs	r3, r3, #5
 8010420:	81fb      	strh	r3, [r7, #14]
		targetVol = 0x0000;
 8010422:	2300      	movs	r3, #0
 8010424:	81bb      	strh	r3, [r7, #12]
 8010426:	e010      	b.n	801044a <Dsp_VolUpdate+0x56>
	}
	else if(MUTE_Type == SOFTOFF)
 8010428:	79bb      	ldrb	r3, [r7, #6]
 801042a:	2b01      	cmp	r3, #1
 801042c:	d10d      	bne.n	801044a <Dsp_VolUpdate+0x56>
	{
		startVol = 0x0000;
 801042e:	2300      	movs	r3, #0
 8010430:	81fb      	strh	r3, [r7, #14]
		targetVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 8010432:	79fb      	ldrb	r3, [r7, #7]
 8010434:	4a20      	ldr	r2, [pc, #128]	; (80104b8 <Dsp_VolUpdate+0xc4>)
 8010436:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 801043a:	005b      	lsls	r3, r3, #1
 801043c:	4413      	add	r3, r2
 801043e:	885b      	ldrh	r3, [r3, #2]
 8010440:	4a1e      	ldr	r2, [pc, #120]	; (80104bc <Dsp_VolUpdate+0xc8>)
 8010442:	fba2 2303 	umull	r2, r3, r2, r3
 8010446:	095b      	lsrs	r3, r3, #5
 8010448:	81bb      	strh	r3, [r7, #12]
	}
	while(1)
	{	        
		if(startVol>targetVol)
 801044a:	89fa      	ldrh	r2, [r7, #14]
 801044c:	89bb      	ldrh	r3, [r7, #12]
 801044e:	429a      	cmp	r2, r3
 8010450:	d903      	bls.n	801045a <Dsp_VolUpdate+0x66>
			--startVol;       
 8010452:	89fb      	ldrh	r3, [r7, #14]
 8010454:	3b01      	subs	r3, #1
 8010456:	81fb      	strh	r3, [r7, #14]
 8010458:	e006      	b.n	8010468 <Dsp_VolUpdate+0x74>
		else if(startVol<targetVol)
 801045a:	89fa      	ldrh	r2, [r7, #14]
 801045c:	89bb      	ldrh	r3, [r7, #12]
 801045e:	429a      	cmp	r2, r3
 8010460:	d202      	bcs.n	8010468 <Dsp_VolUpdate+0x74>
			++startVol;
 8010462:	89fb      	ldrh	r3, [r7, #14]
 8010464:	3301      	adds	r3, #1
 8010466:	81fb      	strh	r3, [r7, #14]
		Dsp_Single_A(Channel,startVol*100);
 8010468:	89fb      	ldrh	r3, [r7, #14]
 801046a:	461a      	mov	r2, r3
 801046c:	0092      	lsls	r2, r2, #2
 801046e:	4413      	add	r3, r2
 8010470:	461a      	mov	r2, r3
 8010472:	0091      	lsls	r1, r2, #2
 8010474:	461a      	mov	r2, r3
 8010476:	460b      	mov	r3, r1
 8010478:	4413      	add	r3, r2
 801047a:	009b      	lsls	r3, r3, #2
 801047c:	b29a      	uxth	r2, r3
 801047e:	79fb      	ldrb	r3, [r7, #7]
 8010480:	4611      	mov	r1, r2
 8010482:	4618      	mov	r0, r3
 8010484:	f7ff fee4 	bl	8010250 <Dsp_Single_A>
		if(startVol==targetVol)
 8010488:	89fa      	ldrh	r2, [r7, #14]
 801048a:	89bb      	ldrh	r3, [r7, #12]
 801048c:	429a      	cmp	r2, r3
 801048e:	d1dc      	bne.n	801044a <Dsp_VolUpdate+0x56>
		{
			if(MUTE_Type == SOFTOFF)
 8010490:	79bb      	ldrb	r3, [r7, #6]
 8010492:	2b01      	cmp	r3, #1
 8010494:	d10b      	bne.n	80104ae <Dsp_VolUpdate+0xba>
				Dsp_Single_A(Channel,App_Dsp.Dsp_Data.SingleData[Channel]);
 8010496:	79fb      	ldrb	r3, [r7, #7]
 8010498:	4a07      	ldr	r2, [pc, #28]	; (80104b8 <Dsp_VolUpdate+0xc4>)
 801049a:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 801049e:	005b      	lsls	r3, r3, #1
 80104a0:	4413      	add	r3, r2
 80104a2:	885a      	ldrh	r2, [r3, #2]
 80104a4:	79fb      	ldrb	r3, [r7, #7]
 80104a6:	4611      	mov	r1, r2
 80104a8:	4618      	mov	r0, r3
 80104aa:	f7ff fed1 	bl	8010250 <Dsp_Single_A>
			break;
 80104ae:	bf00      	nop
		}
	}
}
 80104b0:	bf00      	nop
 80104b2:	3710      	adds	r7, #16
 80104b4:	46bd      	mov	sp, r7
 80104b6:	bd80      	pop	{r7, pc}
 80104b8:	2000525c 	.word	0x2000525c
 80104bc:	51eb851f 	.word	0x51eb851f

080104c0 <CheckVol>:
	3900, 4000, 4100, 4200, 4300, 4400, 4500, 4600, 4700, 4800,
	4900, 5000, 5200, 5400, 5600, 5800, 6000, 6200, 6400, 6600,
	6800, 7000, 7200, 7400, 7500, 7600, 7700, 7800, 7900, 8000,
};
void CheckVol(void)
{
 80104c0:	b580      	push	{r7, lr}
 80104c2:	b082      	sub	sp, #8
 80104c4:	af00      	add	r7, sp, #0
	SCH_U8 index;
	for(index=0; index <= DSP_VOL_MAX; index++)
 80104c6:	2300      	movs	r3, #0
 80104c8:	71fb      	strb	r3, [r7, #7]
 80104ca:	e015      	b.n	80104f8 <CheckVol+0x38>
	{
		if(App_Dsp.Dsp_Data.SingleData[DSP_CHANNEL_ALL_NONE] < VolList[index])
 80104cc:	4b0d      	ldr	r3, [pc, #52]	; (8010504 <CheckVol+0x44>)
 80104ce:	f8b3 2d82 	ldrh.w	r2, [r3, #3458]	; 0xd82
 80104d2:	79fb      	ldrb	r3, [r7, #7]
 80104d4:	490c      	ldr	r1, [pc, #48]	; (8010508 <CheckVol+0x48>)
 80104d6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80104da:	429a      	cmp	r2, r3
 80104dc:	d209      	bcs.n	80104f2 <CheckVol+0x32>
		{
			VolData = index;
 80104de:	4a0b      	ldr	r2, [pc, #44]	; (801050c <CheckVol+0x4c>)
 80104e0:	79fb      	ldrb	r3, [r7, #7]
 80104e2:	7013      	strb	r3, [r2, #0]
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x01,0x0D));
 80104e4:	f240 120d 	movw	r2, #269	; 0x10d
 80104e8:	210a      	movs	r1, #10
 80104ea:	2003      	movs	r0, #3
 80104ec:	f002 faac 	bl	8012a48 <PostMessage>
			return;
 80104f0:	e005      	b.n	80104fe <CheckVol+0x3e>
	for(index=0; index <= DSP_VOL_MAX; index++)
 80104f2:	79fb      	ldrb	r3, [r7, #7]
 80104f4:	3301      	adds	r3, #1
 80104f6:	71fb      	strb	r3, [r7, #7]
 80104f8:	79fb      	ldrb	r3, [r7, #7]
 80104fa:	2b28      	cmp	r3, #40	; 0x28
 80104fc:	d9e6      	bls.n	80104cc <CheckVol+0xc>
		}
	}
}
 80104fe:	3708      	adds	r7, #8
 8010500:	46bd      	mov	sp, r7
 8010502:	bd80      	pop	{r7, pc}
 8010504:	2000525c 	.word	0x2000525c
 8010508:	080242fc 	.word	0x080242fc
 801050c:	200000f0 	.word	0x200000f0

08010510 <Dsp_Mute_A>:
	MOD_MUTE4_3_MUTENOSLEWADAU145XALG6MUTE_ADDR,
	MOD_MUTE4_4_MUTENOSLEWADAU145XALG7MUTE_ADDR,
	MOD_MUTE4_5_MUTENOSLEWADAU145XALG8MUTE_ADDR
};
void Dsp_Mute_A(SCH_U8 Channel,SCH_U8 Data,SCH_U8 Direct)
{
 8010510:	b580      	push	{r7, lr}
 8010512:	b084      	sub	sp, #16
 8010514:	af00      	add	r7, sp, #0
 8010516:	4603      	mov	r3, r0
 8010518:	71fb      	strb	r3, [r7, #7]
 801051a:	460b      	mov	r3, r1
 801051c:	71bb      	strb	r3, [r7, #6]
 801051e:	4613      	mov	r3, r2
 8010520:	717b      	strb	r3, [r7, #5]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 8010522:	2300      	movs	r3, #0
 8010524:	60fb      	str	r3, [r7, #12]
	buff[3] = Data;
 8010526:	79bb      	ldrb	r3, [r7, #6]
 8010528:	73fb      	strb	r3, [r7, #15]
	if(Channel > DSP_CHANNEL_CNT)
 801052a:	79fb      	ldrb	r3, [r7, #7]
 801052c:	2b08      	cmp	r3, #8
 801052e:	d83a      	bhi.n	80105a6 <Dsp_Mute_A+0x96>
		return;
	if(Data==DSP_MUTE&&Direct==0)
 8010530:	79bb      	ldrb	r3, [r7, #6]
 8010532:	2b00      	cmp	r3, #0
 8010534:	d10a      	bne.n	801054c <Dsp_Mute_A+0x3c>
 8010536:	797b      	ldrb	r3, [r7, #5]
 8010538:	2b00      	cmp	r3, #0
 801053a:	d107      	bne.n	801054c <Dsp_Mute_A+0x3c>
	{
		Dsp_VolUpdate(Channel,SOFTON);
 801053c:	79fb      	ldrb	r3, [r7, #7]
 801053e:	2100      	movs	r1, #0
 8010540:	4618      	mov	r0, r3
 8010542:	f7ff ff57 	bl	80103f4 <Dsp_VolUpdate>
		SysWaitMs(10);
 8010546:	200a      	movs	r0, #10
 8010548:	f002 f9e6 	bl	8012918 <SysWaitMs>
	}
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Mute_addr[Channel],  4, buff);
 801054c:	79fb      	ldrb	r3, [r7, #7]
 801054e:	4a18      	ldr	r2, [pc, #96]	; (80105b0 <Dsp_Mute_A+0xa0>)
 8010550:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8010554:	f107 030c 	add.w	r3, r7, #12
 8010558:	2204      	movs	r2, #4
 801055a:	2000      	movs	r0, #0
 801055c:	f7fd fb60 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
	if(Data==DSP_UNMUTE)
 8010560:	79bb      	ldrb	r3, [r7, #6]
 8010562:	2b01      	cmp	r3, #1
 8010564:	d120      	bne.n	80105a8 <Dsp_Mute_A+0x98>
	{
		if((Channel!=DSP_CHANNEL_ALL_NONE)&&(App_Dsp.Dsp_Data.Mute[DSP_CHANNEL_ALL_NONE]==DSP_MUTE))
 8010566:	79fb      	ldrb	r3, [r7, #7]
 8010568:	2b00      	cmp	r3, #0
 801056a:	d010      	beq.n	801058e <Dsp_Mute_A+0x7e>
 801056c:	4b11      	ldr	r3, [pc, #68]	; (80105b4 <Dsp_Mute_A+0xa4>)
 801056e:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 8010572:	2b00      	cmp	r3, #0
 8010574:	d10b      	bne.n	801058e <Dsp_Mute_A+0x7e>
		{
			SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Mute_addr[DSP_CHANNEL_ALL_NONE],  4, buff);
 8010576:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 801057a:	f107 030c 	add.w	r3, r7, #12
 801057e:	2204      	movs	r2, #4
 8010580:	2000      	movs	r0, #0
 8010582:	f7fd fb4d 	bl	800dc20 <SIGMA_WRITE_REGISTER_BLOCK>
			App_Dsp.Dsp_Data.Mute[DSP_CHANNEL_ALL_NONE] = DSP_UNMUTE;
 8010586:	4b0b      	ldr	r3, [pc, #44]	; (80105b4 <Dsp_Mute_A+0xa4>)
 8010588:	2201      	movs	r2, #1
 801058a:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
		}
		if(Direct==0)
 801058e:	797b      	ldrb	r3, [r7, #5]
 8010590:	2b00      	cmp	r3, #0
 8010592:	d109      	bne.n	80105a8 <Dsp_Mute_A+0x98>
		{
			SysWaitMs(10);
 8010594:	200a      	movs	r0, #10
 8010596:	f002 f9bf 	bl	8012918 <SysWaitMs>
			Dsp_VolUpdate(Channel,SOFTOFF);
 801059a:	79fb      	ldrb	r3, [r7, #7]
 801059c:	2101      	movs	r1, #1
 801059e:	4618      	mov	r0, r3
 80105a0:	f7ff ff28 	bl	80103f4 <Dsp_VolUpdate>
 80105a4:	e000      	b.n	80105a8 <Dsp_Mute_A+0x98>
		return;
 80105a6:	bf00      	nop
		}
	}
}
 80105a8:	3710      	adds	r7, #16
 80105aa:	46bd      	mov	sp, r7
 80105ac:	bd80      	pop	{r7, pc}
 80105ae:	bf00      	nop
 80105b0:	08024350 	.word	0x08024350
 80105b4:	2000525c 	.word	0x2000525c

080105b8 <Dsp_Mute>:
void Dsp_Mute(SCH_U8 Channel,SCH_U8 data)
{
 80105b8:	b580      	push	{r7, lr}
 80105ba:	b084      	sub	sp, #16
 80105bc:	af00      	add	r7, sp, #0
 80105be:	4603      	mov	r3, r0
 80105c0:	460a      	mov	r2, r1
 80105c2:	71fb      	strb	r3, [r7, #7]
 80105c4:	4613      	mov	r3, r2
 80105c6:	71bb      	strb	r3, [r7, #6]
	MUTE_MODE Data = data ? DSP_UNMUTE : DSP_MUTE;
 80105c8:	79bb      	ldrb	r3, [r7, #6]
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	bf14      	ite	ne
 80105ce:	2301      	movne	r3, #1
 80105d0:	2300      	moveq	r3, #0
 80105d2:	b2db      	uxtb	r3, r3
 80105d4:	73fb      	strb	r3, [r7, #15]
	Dsp_Mute_A(Channel,Data,0);
 80105d6:	7bf9      	ldrb	r1, [r7, #15]
 80105d8:	79fb      	ldrb	r3, [r7, #7]
 80105da:	2200      	movs	r2, #0
 80105dc:	4618      	mov	r0, r3
 80105de:	f7ff ff97 	bl	8010510 <Dsp_Mute_A>
	App_Dsp.Dsp_Data.Mute[Channel] = Data;
 80105e2:	79fb      	ldrb	r3, [r7, #7]
 80105e4:	4a04      	ldr	r2, [pc, #16]	; (80105f8 <Dsp_Mute+0x40>)
 80105e6:	4413      	add	r3, r2
 80105e8:	7bfa      	ldrb	r2, [r7, #15]
 80105ea:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
}
 80105ee:	bf00      	nop
 80105f0:	3710      	adds	r7, #16
 80105f2:	46bd      	mov	sp, r7
 80105f4:	bd80      	pop	{r7, pc}
 80105f6:	bf00      	nop
 80105f8:	2000525c 	.word	0x2000525c

080105fc <Dsp_Mute_Direct>:
void Dsp_Mute_Direct(SCH_U8 Channel,SCH_U8 data)
{
 80105fc:	b580      	push	{r7, lr}
 80105fe:	b084      	sub	sp, #16
 8010600:	af00      	add	r7, sp, #0
 8010602:	4603      	mov	r3, r0
 8010604:	460a      	mov	r2, r1
 8010606:	71fb      	strb	r3, [r7, #7]
 8010608:	4613      	mov	r3, r2
 801060a:	71bb      	strb	r3, [r7, #6]
	MUTE_MODE Data = data ? DSP_UNMUTE : DSP_MUTE;
 801060c:	79bb      	ldrb	r3, [r7, #6]
 801060e:	2b00      	cmp	r3, #0
 8010610:	bf14      	ite	ne
 8010612:	2301      	movne	r3, #1
 8010614:	2300      	moveq	r3, #0
 8010616:	b2db      	uxtb	r3, r3
 8010618:	73fb      	strb	r3, [r7, #15]
	Dsp_Mute_A(Channel,Data,1);
 801061a:	7bf9      	ldrb	r1, [r7, #15]
 801061c:	79fb      	ldrb	r3, [r7, #7]
 801061e:	2201      	movs	r2, #1
 8010620:	4618      	mov	r0, r3
 8010622:	f7ff ff75 	bl	8010510 <Dsp_Mute_A>
	App_Dsp.Dsp_Data.Mute[Channel] = Data;
 8010626:	79fb      	ldrb	r3, [r7, #7]
 8010628:	4a04      	ldr	r2, [pc, #16]	; (801063c <Dsp_Mute_Direct+0x40>)
 801062a:	4413      	add	r3, r2
 801062c:	7bfa      	ldrb	r2, [r7, #15]
 801062e:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
}
 8010632:	bf00      	nop
 8010634:	3710      	adds	r7, #16
 8010636:	46bd      	mov	sp, r7
 8010638:	bd80      	pop	{r7, pc}
 801063a:	bf00      	nop
 801063c:	2000525c 	.word	0x2000525c

08010640 <Dsp_Store>:
*/
#include "include.h"
//#define NORMAL	1

SCH_BOOL Dsp_Store(SCH_U8 Num)
{
 8010640:	b580      	push	{r7, lr}
 8010642:	b082      	sub	sp, #8
 8010644:	af00      	add	r7, sp, #0
 8010646:	4603      	mov	r3, r0
 8010648:	71fb      	strb	r3, [r7, #7]
	if(Num == 0)
 801064a:	79fb      	ldrb	r3, [r7, #7]
 801064c:	2b00      	cmp	r3, #0
 801064e:	d101      	bne.n	8010654 <Dsp_Store+0x14>
		return FALSE;	
 8010650:	2300      	movs	r3, #0
 8010652:	e019      	b.n	8010688 <Dsp_Store+0x48>
	if(Flash_Dsp_WR(Num,&App_Dsp,DSP_SPI_DATA_LENGTH)==FALSE)
 8010654:	79fb      	ldrb	r3, [r7, #7]
 8010656:	f640 52ac 	movw	r2, #3500	; 0xdac
 801065a:	490d      	ldr	r1, [pc, #52]	; (8010690 <Dsp_Store+0x50>)
 801065c:	4618      	mov	r0, r3
 801065e:	f000 fbb9 	bl	8010dd4 <Flash_Dsp_WR>
 8010662:	4603      	mov	r3, r0
 8010664:	2b00      	cmp	r3, #0
 8010666:	d101      	bne.n	801066c <Dsp_Store+0x2c>
		return FALSE;
 8010668:	2300      	movs	r3, #0
 801066a:	e00d      	b.n	8010688 <Dsp_Store+0x48>
	sch_memcpy(App_Dsp.Dsp_ModeName.Name[Num-1],App_Dsp.Dsp_Data.ReName,DSP_NAME_SIZE);
 801066c:	79fb      	ldrb	r3, [r7, #7]
 801066e:	3b01      	subs	r3, #1
 8010670:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 8010674:	00db      	lsls	r3, r3, #3
 8010676:	4a06      	ldr	r2, [pc, #24]	; (8010690 <Dsp_Store+0x50>)
 8010678:	4413      	add	r3, r2
 801067a:	3308      	adds	r3, #8
 801067c:	2208      	movs	r2, #8
 801067e:	4905      	ldr	r1, [pc, #20]	; (8010694 <Dsp_Store+0x54>)
 8010680:	4618      	mov	r0, r3
 8010682:	f002 f9a8 	bl	80129d6 <sch_memcpy>
	return TRUE;
 8010686:	2301      	movs	r3, #1
}
 8010688:	4618      	mov	r0, r3
 801068a:	3708      	adds	r7, #8
 801068c:	46bd      	mov	sp, r7
 801068e:	bd80      	pop	{r7, pc}
 8010690:	2000525c 	.word	0x2000525c
 8010694:	20005260 	.word	0x20005260

08010698 <Dsp_Load>:
SCH_BOOL Dsp_Load(SCH_U8 Num)
{
 8010698:	b580      	push	{r7, lr}
 801069a:	b082      	sub	sp, #8
 801069c:	af00      	add	r7, sp, #0
 801069e:	4603      	mov	r3, r0
 80106a0:	71fb      	strb	r3, [r7, #7]
	if(Num == 0)
 80106a2:	79fb      	ldrb	r3, [r7, #7]
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d101      	bne.n	80106ac <Dsp_Load+0x14>
		return FALSE;
 80106a8:	2300      	movs	r3, #0
 80106aa:	e01d      	b.n	80106e8 <Dsp_Load+0x50>
	if(Flash_Dsp_RD(Num,&App_Dsp,DSP_SPI_DATA_LENGTH)==FALSE)
 80106ac:	79fb      	ldrb	r3, [r7, #7]
 80106ae:	f640 52ac 	movw	r2, #3500	; 0xdac
 80106b2:	490f      	ldr	r1, [pc, #60]	; (80106f0 <Dsp_Load+0x58>)
 80106b4:	4618      	mov	r0, r3
 80106b6:	f000 fe5d 	bl	8011374 <Flash_Dsp_RD>
 80106ba:	4603      	mov	r3, r0
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d101      	bne.n	80106c4 <Dsp_Load+0x2c>
		return FALSE;
 80106c0:	2300      	movs	r3, #0
 80106c2:	e011      	b.n	80106e8 <Dsp_Load+0x50>
	Dsp_Updata(ENABLE,ENABLE);
 80106c4:	2101      	movs	r1, #1
 80106c6:	2001      	movs	r0, #1
 80106c8:	f7fc ffda 	bl	800d680 <Dsp_Updata>
	sch_memcpy(App_Dsp.Dsp_ModeName.Name[Num-1],App_Dsp.Dsp_Data.ReName,DSP_NAME_SIZE);
 80106cc:	79fb      	ldrb	r3, [r7, #7]
 80106ce:	3b01      	subs	r3, #1
 80106d0:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 80106d4:	00db      	lsls	r3, r3, #3
 80106d6:	4a06      	ldr	r2, [pc, #24]	; (80106f0 <Dsp_Load+0x58>)
 80106d8:	4413      	add	r3, r2
 80106da:	3308      	adds	r3, #8
 80106dc:	2208      	movs	r2, #8
 80106de:	4905      	ldr	r1, [pc, #20]	; (80106f4 <Dsp_Load+0x5c>)
 80106e0:	4618      	mov	r0, r3
 80106e2:	f002 f978 	bl	80129d6 <sch_memcpy>
	return TRUE;
 80106e6:	2301      	movs	r3, #1
}
 80106e8:	4618      	mov	r0, r3
 80106ea:	3708      	adds	r7, #8
 80106ec:	46bd      	mov	sp, r7
 80106ee:	bd80      	pop	{r7, pc}
 80106f0:	2000525c 	.word	0x2000525c
 80106f4:	20005260 	.word	0x20005260

080106f8 <Dsp_Flash_TO_File>:
SCH_BOOL Dsp_Flash_TO_File(SCH_U8 Num,SCH_U8 Clear)
{
 80106f8:	b580      	push	{r7, lr}
 80106fa:	b082      	sub	sp, #8
 80106fc:	af00      	add	r7, sp, #0
 80106fe:	4603      	mov	r3, r0
 8010700:	460a      	mov	r2, r1
 8010702:	71fb      	strb	r3, [r7, #7]
 8010704:	4613      	mov	r3, r2
 8010706:	71bb      	strb	r3, [r7, #6]
	static SCH_U8 State = 0;
	if(Clear == ERROR)
 8010708:	79bb      	ldrb	r3, [r7, #6]
 801070a:	2b01      	cmp	r3, #1
 801070c:	d102      	bne.n	8010714 <Dsp_Flash_TO_File+0x1c>
		State = 0;
 801070e:	4b19      	ldr	r3, [pc, #100]	; (8010774 <Dsp_Flash_TO_File+0x7c>)
 8010710:	2200      	movs	r2, #0
 8010712:	701a      	strb	r2, [r3, #0]
	switch(State)
 8010714:	4b17      	ldr	r3, [pc, #92]	; (8010774 <Dsp_Flash_TO_File+0x7c>)
 8010716:	781b      	ldrb	r3, [r3, #0]
 8010718:	2b00      	cmp	r3, #0
 801071a:	d002      	beq.n	8010722 <Dsp_Flash_TO_File+0x2a>
 801071c:	2b01      	cmp	r3, #1
 801071e:	d017      	beq.n	8010750 <Dsp_Flash_TO_File+0x58>
			{
				State = 0;
				return TRUE;
			}
			break;
		default:break;
 8010720:	e023      	b.n	801076a <Dsp_Flash_TO_File+0x72>
			if(Dsp_Load(Num))
 8010722:	79fb      	ldrb	r3, [r7, #7]
 8010724:	4618      	mov	r0, r3
 8010726:	f7ff ffb7 	bl	8010698 <Dsp_Load>
 801072a:	4603      	mov	r3, r0
 801072c:	2b00      	cmp	r3, #0
 801072e:	d019      	beq.n	8010764 <Dsp_Flash_TO_File+0x6c>
				App_Dsp.DspNum = Num;
 8010730:	4a11      	ldr	r2, [pc, #68]	; (8010778 <Dsp_Flash_TO_File+0x80>)
 8010732:	79fb      	ldrb	r3, [r7, #7]
 8010734:	f882 3df1 	strb.w	r3, [r2, #3569]	; 0xdf1
				Flash_Set_DspNum();
 8010738:	f7fc fe4a 	bl	800d3d0 <Flash_Set_DspNum>
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0x01,0x00));
 801073c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010740:	210b      	movs	r1, #11
 8010742:	2003      	movs	r0, #3
 8010744:	f002 f980 	bl	8012a48 <PostMessage>
				State = 1;
 8010748:	4b0a      	ldr	r3, [pc, #40]	; (8010774 <Dsp_Flash_TO_File+0x7c>)
 801074a:	2201      	movs	r2, #1
 801074c:	701a      	strb	r2, [r3, #0]
			break;
 801074e:	e009      	b.n	8010764 <Dsp_Flash_TO_File+0x6c>
			if(App_Dsp.DspUpdataNum == 0x00)
 8010750:	4b09      	ldr	r3, [pc, #36]	; (8010778 <Dsp_Flash_TO_File+0x80>)
 8010752:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 8010756:	2b00      	cmp	r3, #0
 8010758:	d106      	bne.n	8010768 <Dsp_Flash_TO_File+0x70>
				State = 0;
 801075a:	4b06      	ldr	r3, [pc, #24]	; (8010774 <Dsp_Flash_TO_File+0x7c>)
 801075c:	2200      	movs	r2, #0
 801075e:	701a      	strb	r2, [r3, #0]
				return TRUE;
 8010760:	2301      	movs	r3, #1
 8010762:	e003      	b.n	801076c <Dsp_Flash_TO_File+0x74>
			break;
 8010764:	bf00      	nop
 8010766:	e000      	b.n	801076a <Dsp_Flash_TO_File+0x72>
			break;
 8010768:	bf00      	nop
	}
	return FALSE;
 801076a:	2300      	movs	r3, #0
}
 801076c:	4618      	mov	r0, r3
 801076e:	3708      	adds	r7, #8
 8010770:	46bd      	mov	sp, r7
 8010772:	bd80      	pop	{r7, pc}
 8010774:	20004a69 	.word	0x20004a69
 8010778:	2000525c 	.word	0x2000525c

0801077c <Dsp_File_TO_Flash>:
SCH_BOOL Dsp_File_TO_Flash(SCH_U8 Num)
{
 801077c:	b580      	push	{r7, lr}
 801077e:	b086      	sub	sp, #24
 8010780:	af00      	add	r7, sp, #0
 8010782:	4603      	mov	r3, r0
 8010784:	71fb      	strb	r3, [r7, #7]
	static SCH_U8 State = 0;
	static SCH_U8 Flash_Dsp_Timer = 0;
	Flash_Dsp_Timer++;
 8010786:	4b91      	ldr	r3, [pc, #580]	; (80109cc <Dsp_File_TO_Flash+0x250>)
 8010788:	781b      	ldrb	r3, [r3, #0]
 801078a:	3301      	adds	r3, #1
 801078c:	b2da      	uxtb	r2, r3
 801078e:	4b8f      	ldr	r3, [pc, #572]	; (80109cc <Dsp_File_TO_Flash+0x250>)
 8010790:	701a      	strb	r2, [r3, #0]
	switch(State)
 8010792:	4b8f      	ldr	r3, [pc, #572]	; (80109d0 <Dsp_File_TO_Flash+0x254>)
 8010794:	781b      	ldrb	r3, [r3, #0]
 8010796:	2b04      	cmp	r3, #4
 8010798:	f200 810c 	bhi.w	80109b4 <Dsp_File_TO_Flash+0x238>
 801079c:	a201      	add	r2, pc, #4	; (adr r2, 80107a4 <Dsp_File_TO_Flash+0x28>)
 801079e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107a2:	bf00      	nop
 80107a4:	080107b9 	.word	0x080107b9
 80107a8:	080107e1 	.word	0x080107e1
 80107ac:	08010839 	.word	0x08010839
 80107b0:	080108c9 	.word	0x080108c9
 80107b4:	08010945 	.word	0x08010945
	{
		case 0:
			PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
 80107b8:	4b86      	ldr	r3, [pc, #536]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 80107ba:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 80107be:	b29b      	uxth	r3, r3
 80107c0:	021b      	lsls	r3, r3, #8
 80107c2:	b29b      	uxth	r3, r3
 80107c4:	3303      	adds	r3, #3
 80107c6:	b29b      	uxth	r3, r3
 80107c8:	461a      	mov	r2, r3
 80107ca:	210b      	movs	r1, #11
 80107cc:	2003      	movs	r0, #3
 80107ce:	f002 f93b 	bl	8012a48 <PostMessage>
			Flash_Dsp_Timer = 0x00;
 80107d2:	4b7e      	ldr	r3, [pc, #504]	; (80109cc <Dsp_File_TO_Flash+0x250>)
 80107d4:	2200      	movs	r2, #0
 80107d6:	701a      	strb	r2, [r3, #0]
			State = 1;
 80107d8:	4b7d      	ldr	r3, [pc, #500]	; (80109d0 <Dsp_File_TO_Flash+0x254>)
 80107da:	2201      	movs	r2, #1
 80107dc:	701a      	strb	r2, [r3, #0]
			break;
 80107de:	e0f0      	b.n	80109c2 <Dsp_File_TO_Flash+0x246>
		case 1:
			if(App_Dsp.DspUpdataLen)
 80107e0:	4b7c      	ldr	r3, [pc, #496]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 80107e2:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d010      	beq.n	801080c <Dsp_File_TO_Flash+0x90>
			{
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 80107ea:	4b7a      	ldr	r3, [pc, #488]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 80107ec:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 80107f0:	b29b      	uxth	r3, r3
 80107f2:	021b      	lsls	r3, r3, #8
 80107f4:	b29b      	uxth	r3, r3
 80107f6:	3304      	adds	r3, #4
 80107f8:	b29b      	uxth	r3, r3
 80107fa:	461a      	mov	r2, r3
 80107fc:	210b      	movs	r1, #11
 80107fe:	2003      	movs	r0, #3
 8010800:	f002 f922 	bl	8012a48 <PostMessage>
				State = 2;
 8010804:	4b72      	ldr	r3, [pc, #456]	; (80109d0 <Dsp_File_TO_Flash+0x254>)
 8010806:	2202      	movs	r2, #2
 8010808:	701a      	strb	r2, [r3, #0]
			else if(Flash_Dsp_Timer >= T80MS_8)
			{
				Flash_Dsp_Timer = 0x00;
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
			}
			break;
 801080a:	e0d5      	b.n	80109b8 <Dsp_File_TO_Flash+0x23c>
			else if(Flash_Dsp_Timer >= T80MS_8)
 801080c:	4b6f      	ldr	r3, [pc, #444]	; (80109cc <Dsp_File_TO_Flash+0x250>)
 801080e:	781b      	ldrb	r3, [r3, #0]
 8010810:	2b09      	cmp	r3, #9
 8010812:	f240 80d1 	bls.w	80109b8 <Dsp_File_TO_Flash+0x23c>
				Flash_Dsp_Timer = 0x00;
 8010816:	4b6d      	ldr	r3, [pc, #436]	; (80109cc <Dsp_File_TO_Flash+0x250>)
 8010818:	2200      	movs	r2, #0
 801081a:	701a      	strb	r2, [r3, #0]
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
 801081c:	4b6d      	ldr	r3, [pc, #436]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 801081e:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 8010822:	b29b      	uxth	r3, r3
 8010824:	021b      	lsls	r3, r3, #8
 8010826:	b29b      	uxth	r3, r3
 8010828:	3303      	adds	r3, #3
 801082a:	b29b      	uxth	r3, r3
 801082c:	461a      	mov	r2, r3
 801082e:	210b      	movs	r1, #11
 8010830:	2003      	movs	r0, #3
 8010832:	f002 f909 	bl	8012a48 <PostMessage>
			break;
 8010836:	e0bf      	b.n	80109b8 <Dsp_File_TO_Flash+0x23c>
		case 2:
			if(App_Dsp.DspUpdata_DataOk)
 8010838:	4b66      	ldr	r3, [pc, #408]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 801083a:	f893 3dfa 	ldrb.w	r3, [r3, #3578]	; 0xdfa
 801083e:	2b00      	cmp	r3, #0
 8010840:	d02c      	beq.n	801089c <Dsp_File_TO_Flash+0x120>
			{
				if((App_Dsp.DspUpdataSn+1) >= (App_Dsp.DspUpdataLen+63)/64)
 8010842:	4b64      	ldr	r3, [pc, #400]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 8010844:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 8010848:	3301      	adds	r3, #1
 801084a:	461a      	mov	r2, r3
 801084c:	4b61      	ldr	r3, [pc, #388]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 801084e:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 8010852:	333f      	adds	r3, #63	; 0x3f
 8010854:	099b      	lsrs	r3, r3, #6
 8010856:	429a      	cmp	r2, r3
 8010858:	d303      	bcc.n	8010862 <Dsp_File_TO_Flash+0xe6>
				{
					State = 3;
 801085a:	4b5d      	ldr	r3, [pc, #372]	; (80109d0 <Dsp_File_TO_Flash+0x254>)
 801085c:	2203      	movs	r2, #3
 801085e:	701a      	strb	r2, [r3, #0]
 8010860:	e017      	b.n	8010892 <Dsp_File_TO_Flash+0x116>
				}
				else
				{	
					Flash_Dsp_Timer = 0x00;
 8010862:	4b5a      	ldr	r3, [pc, #360]	; (80109cc <Dsp_File_TO_Flash+0x250>)
 8010864:	2200      	movs	r2, #0
 8010866:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataSn++;
 8010868:	4b5a      	ldr	r3, [pc, #360]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 801086a:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 801086e:	3301      	adds	r3, #1
 8010870:	b2da      	uxtb	r2, r3
 8010872:	4b58      	ldr	r3, [pc, #352]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 8010874:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
					PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 8010878:	4b56      	ldr	r3, [pc, #344]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 801087a:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 801087e:	b29b      	uxth	r3, r3
 8010880:	021b      	lsls	r3, r3, #8
 8010882:	b29b      	uxth	r3, r3
 8010884:	3304      	adds	r3, #4
 8010886:	b29b      	uxth	r3, r3
 8010888:	461a      	mov	r2, r3
 801088a:	210b      	movs	r1, #11
 801088c:	2003      	movs	r0, #3
 801088e:	f002 f8db 	bl	8012a48 <PostMessage>
				}
				App_Dsp.DspUpdata_DataOk = 0x00;
 8010892:	4b50      	ldr	r3, [pc, #320]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 8010894:	2200      	movs	r2, #0
 8010896:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
			else if(Flash_Dsp_Timer >= T400MS_8)
			{
				Flash_Dsp_Timer = 0x00;
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
			}
			break;
 801089a:	e08f      	b.n	80109bc <Dsp_File_TO_Flash+0x240>
			else if(Flash_Dsp_Timer >= T400MS_8)
 801089c:	4b4b      	ldr	r3, [pc, #300]	; (80109cc <Dsp_File_TO_Flash+0x250>)
 801089e:	781b      	ldrb	r3, [r3, #0]
 80108a0:	2b31      	cmp	r3, #49	; 0x31
 80108a2:	f240 808b 	bls.w	80109bc <Dsp_File_TO_Flash+0x240>
				Flash_Dsp_Timer = 0x00;
 80108a6:	4b49      	ldr	r3, [pc, #292]	; (80109cc <Dsp_File_TO_Flash+0x250>)
 80108a8:	2200      	movs	r2, #0
 80108aa:	701a      	strb	r2, [r3, #0]
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 80108ac:	4b49      	ldr	r3, [pc, #292]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 80108ae:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 80108b2:	b29b      	uxth	r3, r3
 80108b4:	021b      	lsls	r3, r3, #8
 80108b6:	b29b      	uxth	r3, r3
 80108b8:	3304      	adds	r3, #4
 80108ba:	b29b      	uxth	r3, r3
 80108bc:	461a      	mov	r2, r3
 80108be:	210b      	movs	r1, #11
 80108c0:	2003      	movs	r0, #3
 80108c2:	f002 f8c1 	bl	8012a48 <PostMessage>
			break;
 80108c6:	e079      	b.n	80109bc <Dsp_File_TO_Flash+0x240>
		case 3:
			{
				SCH_U32 i,Checksum = 0x00000000;
 80108c8:	2300      	movs	r3, #0
 80108ca:	613b      	str	r3, [r7, #16]
				SCH_U8 *pData = (SCH_U8 *)(&App_Dsp.Dsp_Data);
 80108cc:	4b41      	ldr	r3, [pc, #260]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 80108ce:	60fb      	str	r3, [r7, #12]
				for(i=0;i<App_Dsp.DspUpdataLen;i++)
 80108d0:	2300      	movs	r3, #0
 80108d2:	617b      	str	r3, [r7, #20]
 80108d4:	e00b      	b.n	80108ee <Dsp_File_TO_Flash+0x172>
				{
					Checksum += *pData;
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	781b      	ldrb	r3, [r3, #0]
 80108da:	461a      	mov	r2, r3
 80108dc:	693b      	ldr	r3, [r7, #16]
 80108de:	4413      	add	r3, r2
 80108e0:	613b      	str	r3, [r7, #16]
					pData++;
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	3301      	adds	r3, #1
 80108e6:	60fb      	str	r3, [r7, #12]
				for(i=0;i<App_Dsp.DspUpdataLen;i++)
 80108e8:	697b      	ldr	r3, [r7, #20]
 80108ea:	3301      	adds	r3, #1
 80108ec:	617b      	str	r3, [r7, #20]
 80108ee:	4b39      	ldr	r3, [pc, #228]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 80108f0:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 80108f4:	697a      	ldr	r2, [r7, #20]
 80108f6:	429a      	cmp	r2, r3
 80108f8:	d3ed      	bcc.n	80108d6 <Dsp_File_TO_Flash+0x15a>
				}
				if(Checksum == App_Dsp.DspUpdataChecksum)
 80108fa:	4b36      	ldr	r3, [pc, #216]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 80108fc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8010900:	693a      	ldr	r2, [r7, #16]
 8010902:	429a      	cmp	r2, r3
 8010904:	d103      	bne.n	801090e <Dsp_File_TO_Flash+0x192>
				{
					State = 4;
 8010906:	4b32      	ldr	r3, [pc, #200]	; (80109d0 <Dsp_File_TO_Flash+0x254>)
 8010908:	2204      	movs	r2, #4
 801090a:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataCnt = 0x00; 
					App_Dsp.DspUpdata_DataOk  = 0x00;
					App_Dsp.DspUpdataChecksum = 0x00;
				}
			}
			break;
 801090c:	e059      	b.n	80109c2 <Dsp_File_TO_Flash+0x246>
					State = 0;
 801090e:	4b30      	ldr	r3, [pc, #192]	; (80109d0 <Dsp_File_TO_Flash+0x254>)
 8010910:	2200      	movs	r2, #0
 8010912:	701a      	strb	r2, [r3, #0]
					Flash_Dsp_Timer = 0x00;
 8010914:	4b2d      	ldr	r3, [pc, #180]	; (80109cc <Dsp_File_TO_Flash+0x250>)
 8010916:	2200      	movs	r2, #0
 8010918:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataLen = 0x00000000;
 801091a:	4b2e      	ldr	r3, [pc, #184]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 801091c:	2200      	movs	r2, #0
 801091e:	f8c3 2dfc 	str.w	r2, [r3, #3580]	; 0xdfc
					App_Dsp.DspUpdataSn  = 0x00;
 8010922:	4b2c      	ldr	r3, [pc, #176]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 8010924:	2200      	movs	r2, #0
 8010926:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
					App_Dsp.DspUpdataCnt = 0x00; 
 801092a:	4b2a      	ldr	r3, [pc, #168]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 801092c:	2200      	movs	r2, #0
 801092e:	f883 2df9 	strb.w	r2, [r3, #3577]	; 0xdf9
					App_Dsp.DspUpdata_DataOk  = 0x00;
 8010932:	4b28      	ldr	r3, [pc, #160]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 8010934:	2200      	movs	r2, #0
 8010936:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
					App_Dsp.DspUpdataChecksum = 0x00;
 801093a:	4b26      	ldr	r3, [pc, #152]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 801093c:	2200      	movs	r2, #0
 801093e:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
			break;
 8010942:	e03e      	b.n	80109c2 <Dsp_File_TO_Flash+0x246>
		case 4:
			if(Dsp_Store(App_Dsp.DspUpdataNum))
 8010944:	4b23      	ldr	r3, [pc, #140]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 8010946:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 801094a:	4618      	mov	r0, r3
 801094c:	f7ff fe78 	bl	8010640 <Dsp_Store>
 8010950:	4603      	mov	r3, r0
 8010952:	2b00      	cmp	r3, #0
 8010954:	d034      	beq.n	80109c0 <Dsp_File_TO_Flash+0x244>
			{
				State = 0;
 8010956:	4b1e      	ldr	r3, [pc, #120]	; (80109d0 <Dsp_File_TO_Flash+0x254>)
 8010958:	2200      	movs	r2, #0
 801095a:	701a      	strb	r2, [r3, #0]
				Dsp_Updata(ENABLE,ENABLE);
 801095c:	2101      	movs	r1, #1
 801095e:	2001      	movs	r0, #1
 8010960:	f7fc fe8e 	bl	800d680 <Dsp_Updata>
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 8010964:	4b1b      	ldr	r3, [pc, #108]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 8010966:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 801096a:	4b1a      	ldr	r3, [pc, #104]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 801096c:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 8010970:	f7fc fd2e 	bl	800d3d0 <Flash_Set_DspNum>
				App_Dsp.DspUpdataNum = 0x00;
 8010974:	4b17      	ldr	r3, [pc, #92]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 8010976:	2200      	movs	r2, #0
 8010978:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
				App_Dsp.DspUpdataLen = 0x00000000;
 801097c:	4b15      	ldr	r3, [pc, #84]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 801097e:	2200      	movs	r2, #0
 8010980:	f8c3 2dfc 	str.w	r2, [r3, #3580]	; 0xdfc
				App_Dsp.DspUpdataSn  = 0x00;
 8010984:	4b13      	ldr	r3, [pc, #76]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 8010986:	2200      	movs	r2, #0
 8010988:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
				App_Dsp.DspUpdataCnt = 0x00;
 801098c:	4b11      	ldr	r3, [pc, #68]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 801098e:	2200      	movs	r2, #0
 8010990:	f883 2df9 	strb.w	r2, [r3, #3577]	; 0xdf9
				App_Dsp.DspUpdata_DataOk  = 0x00;
 8010994:	4b0f      	ldr	r3, [pc, #60]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 8010996:	2200      	movs	r2, #0
 8010998:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
				App_Dsp.DspUpdataChecksum = 0x00;
 801099c:	4b0d      	ldr	r3, [pc, #52]	; (80109d4 <Dsp_File_TO_Flash+0x258>)
 801099e:	2200      	movs	r2, #0
 80109a0:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0x82,0x00));
 80109a4:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80109a8:	210b      	movs	r1, #11
 80109aa:	2003      	movs	r0, #3
 80109ac:	f002 f84c 	bl	8012a48 <PostMessage>
				return TRUE;
 80109b0:	2301      	movs	r3, #1
 80109b2:	e007      	b.n	80109c4 <Dsp_File_TO_Flash+0x248>
			}
			break;
		default:break;
 80109b4:	bf00      	nop
 80109b6:	e004      	b.n	80109c2 <Dsp_File_TO_Flash+0x246>
			break;
 80109b8:	bf00      	nop
 80109ba:	e002      	b.n	80109c2 <Dsp_File_TO_Flash+0x246>
			break;
 80109bc:	bf00      	nop
 80109be:	e000      	b.n	80109c2 <Dsp_File_TO_Flash+0x246>
			break;
 80109c0:	bf00      	nop
	}
	return FALSE;
 80109c2:	2300      	movs	r3, #0
}
 80109c4:	4618      	mov	r0, r3
 80109c6:	3718      	adds	r7, #24
 80109c8:	46bd      	mov	sp, r7
 80109ca:	bd80      	pop	{r7, pc}
 80109cc:	20004a6a 	.word	0x20004a6a
 80109d0:	20004a6b 	.word	0x20004a6b
 80109d4:	2000525c 	.word	0x2000525c

080109d8 <Dsp_Load_Mode_Name>:
SCH_BOOL Dsp_Load_Mode_Name(void)
{
 80109d8:	b580      	push	{r7, lr}
 80109da:	af00      	add	r7, sp, #0
	if(Flash_Dsp_RD(0x00,&App_Dsp.Dsp_ModeName,sizeof(ModeName_T))==FALSE)
 80109dc:	2244      	movs	r2, #68	; 0x44
 80109de:	4906      	ldr	r1, [pc, #24]	; (80109f8 <Dsp_Load_Mode_Name+0x20>)
 80109e0:	2000      	movs	r0, #0
 80109e2:	f000 fcc7 	bl	8011374 <Flash_Dsp_RD>
 80109e6:	4603      	mov	r3, r0
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d101      	bne.n	80109f0 <Dsp_Load_Mode_Name+0x18>
		return FALSE;
 80109ec:	2300      	movs	r3, #0
 80109ee:	e000      	b.n	80109f2 <Dsp_Load_Mode_Name+0x1a>
	return TRUE;
 80109f0:	2301      	movs	r3, #1
}
 80109f2:	4618      	mov	r0, r3
 80109f4:	bd80      	pop	{r7, pc}
 80109f6:	bf00      	nop
 80109f8:	20006008 	.word	0x20006008

080109fc <Dsp_Store_Mode_Name>:
SCH_BOOL Dsp_Store_Mode_Name(void)
{
 80109fc:	b580      	push	{r7, lr}
 80109fe:	af00      	add	r7, sp, #0
	if(Flash_Dsp_WR(0x00,&App_Dsp.Dsp_ModeName,sizeof(ModeName_T))==FALSE)
 8010a00:	2244      	movs	r2, #68	; 0x44
 8010a02:	4906      	ldr	r1, [pc, #24]	; (8010a1c <Dsp_Store_Mode_Name+0x20>)
 8010a04:	2000      	movs	r0, #0
 8010a06:	f000 f9e5 	bl	8010dd4 <Flash_Dsp_WR>
 8010a0a:	4603      	mov	r3, r0
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d101      	bne.n	8010a14 <Dsp_Store_Mode_Name+0x18>
		return FALSE;
 8010a10:	2300      	movs	r3, #0
 8010a12:	e000      	b.n	8010a16 <Dsp_Store_Mode_Name+0x1a>
	return TRUE;
 8010a14:	2301      	movs	r3, #1
}
 8010a16:	4618      	mov	r0, r3
 8010a18:	bd80      	pop	{r7, pc}
 8010a1a:	bf00      	nop
 8010a1c:	20006008 	.word	0x20006008

08010a20 <Dsp_StoreLoadPro>:
void Dsp_StoreLoadPro(void)
{	
 8010a20:	b580      	push	{r7, lr}
 8010a22:	af00      	add	r7, sp, #0
	static SCH_U16 Flash_Dsp_Timer;
	Flash_Dsp_Timer++;
 8010a24:	4b91      	ldr	r3, [pc, #580]	; (8010c6c <Dsp_StoreLoadPro+0x24c>)
 8010a26:	881b      	ldrh	r3, [r3, #0]
 8010a28:	3301      	adds	r3, #1
 8010a2a:	b29a      	uxth	r2, r3
 8010a2c:	4b8f      	ldr	r3, [pc, #572]	; (8010c6c <Dsp_StoreLoadPro+0x24c>)
 8010a2e:	801a      	strh	r2, [r3, #0]
	switch(App_Dsp.DSP_Updata_State)
 8010a30:	4b8f      	ldr	r3, [pc, #572]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010a32:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 8010a36:	2b06      	cmp	r3, #6
 8010a38:	f200 8108 	bhi.w	8010c4c <Dsp_StoreLoadPro+0x22c>
 8010a3c:	a201      	add	r2, pc, #4	; (adr r2, 8010a44 <Dsp_StoreLoadPro+0x24>)
 8010a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a42:	bf00      	nop
 8010a44:	08010a61 	.word	0x08010a61
 8010a48:	08010a69 	.word	0x08010a69
 8010a4c:	08010abf 	.word	0x08010abf
 8010a50:	08010b37 	.word	0x08010b37
 8010a54:	08010b9b 	.word	0x08010b9b
 8010a58:	08010beb 	.word	0x08010beb
 8010a5c:	08010c19 	.word	0x08010c19
	{
		case UpData_Idle:
			Flash_Dsp_Timer = T_NOW;
 8010a60:	4b82      	ldr	r3, [pc, #520]	; (8010c6c <Dsp_StoreLoadPro+0x24c>)
 8010a62:	2200      	movs	r2, #0
 8010a64:	801a      	strh	r2, [r3, #0]
			break;
 8010a66:	e0fe      	b.n	8010c66 <Dsp_StoreLoadPro+0x246>
		case Curr_TO_Flash:///1--FLASH  
			if(Flash_Dsp_Timer > T3S_8)
 8010a68:	4b80      	ldr	r3, [pc, #512]	; (8010c6c <Dsp_StoreLoadPro+0x24c>)
 8010a6a:	881b      	ldrh	r3, [r3, #0]
 8010a6c:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 8010a70:	d30b      	bcc.n	8010a8a <Dsp_StoreLoadPro+0x6a>
			{
				Flash_WR_State_Clear();
 8010a72:	f000 f9a3 	bl	8010dbc <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010a76:	4b7e      	ldr	r3, [pc, #504]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010a78:	2200      	movs	r2, #0
 8010a7a:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFF,0x00));///ERROR
 8010a7e:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8010a82:	210a      	movs	r1, #10
 8010a84:	2003      	movs	r0, #3
 8010a86:	f001 ffdf 	bl	8012a48 <PostMessage>
			}
			if(Dsp_Store(App_Dsp.DspUpdataNum))
 8010a8a:	4b79      	ldr	r3, [pc, #484]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010a8c:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 8010a90:	4618      	mov	r0, r3
 8010a92:	f7ff fdd5 	bl	8010640 <Dsp_Store>
 8010a96:	4603      	mov	r3, r0
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	f000 80d9 	beq.w	8010c50 <Dsp_StoreLoadPro+0x230>
			{
				Flash_Dsp_Timer = T_NOW;
 8010a9e:	4b73      	ldr	r3, [pc, #460]	; (8010c6c <Dsp_StoreLoadPro+0x24c>)
 8010aa0:	2200      	movs	r2, #0
 8010aa2:	801a      	strh	r2, [r3, #0]
				App_Dsp.DSP_Updata_State = Store_Mode_Name;
 8010aa4:	4b72      	ldr	r3, [pc, #456]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010aa6:	2206      	movs	r2, #6
 8010aa8:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 8010aac:	4b70      	ldr	r3, [pc, #448]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010aae:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 8010ab2:	4b6f      	ldr	r3, [pc, #444]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010ab4:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 8010ab8:	f7fc fc8a 	bl	800d3d0 <Flash_Set_DspNum>
			}
			break;
 8010abc:	e0c8      	b.n	8010c50 <Dsp_StoreLoadPro+0x230>
		case Flash_TO_Curr:///2--FLASH  
			if(Flash_Dsp_Timer > T3S_8)
 8010abe:	4b6b      	ldr	r3, [pc, #428]	; (8010c6c <Dsp_StoreLoadPro+0x24c>)
 8010ac0:	881b      	ldrh	r3, [r3, #0]
 8010ac2:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 8010ac6:	d30d      	bcc.n	8010ae4 <Dsp_StoreLoadPro+0xc4>
			{
				Flash_RD_State_Clear();
 8010ac8:	f000 fc48 	bl	801135c <Flash_RD_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010acc:	4b68      	ldr	r3, [pc, #416]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010ace:	2200      	movs	r2, #0
 8010ad0:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFF,0x00));///ERROR
 8010ad4:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8010ad8:	210a      	movs	r1, #10
 8010ada:	2003      	movs	r0, #3
 8010adc:	f001 ffb4 	bl	8012a48 <PostMessage>
				Dsp_Data_Reset();
 8010ae0:	f7fc feae 	bl	800d840 <Dsp_Data_Reset>
			}
			if(Dsp_Load(App_Dsp.DspUpdataNum))
 8010ae4:	4b62      	ldr	r3, [pc, #392]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010ae6:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 8010aea:	4618      	mov	r0, r3
 8010aec:	f7ff fdd4 	bl	8010698 <Dsp_Load>
 8010af0:	4603      	mov	r3, r0
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	f000 80ae 	beq.w	8010c54 <Dsp_StoreLoadPro+0x234>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010af8:	4b5d      	ldr	r3, [pc, #372]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010afa:	2200      	movs	r2, #0
 8010afc:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 8010b00:	4b5b      	ldr	r3, [pc, #364]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010b02:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 8010b06:	4b5a      	ldr	r3, [pc, #360]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010b08:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 8010b0c:	f7fc fc60 	bl	800d3d0 <Flash_Set_DspNum>
				CheckVol();
 8010b10:	f7ff fcd6 	bl	80104c0 <CheckVol>
				if(/*BtSPPCONFlag || BtGATTCONFlag || */!PCSTATFlag)
 8010b14:	4b57      	ldr	r3, [pc, #348]	; (8010c74 <Dsp_StoreLoadPro+0x254>)
 8010b16:	781b      	ldrb	r3, [r3, #0]
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	f040 809b 	bne.w	8010c54 <Dsp_StoreLoadPro+0x234>
				{
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 8010b1e:	2200      	movs	r2, #0
 8010b20:	210a      	movs	r1, #10
 8010b22:	2003      	movs	r0, #3
 8010b24:	f001 ff90 	bl	8012a48 <PostMessage>
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 8010b28:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 8010b2c:	210a      	movs	r1, #10
 8010b2e:	2003      	movs	r0, #3
 8010b30:	f001 ff8a 	bl	8012a48 <PostMessage>
				}
			}
			break;
 8010b34:	e08e      	b.n	8010c54 <Dsp_StoreLoadPro+0x234>
		case Flash_TO_File:///3--FLASHFILE
			if(Flash_Dsp_Timer > T8S_8)
 8010b36:	4b4d      	ldr	r3, [pc, #308]	; (8010c6c <Dsp_StoreLoadPro+0x24c>)
 8010b38:	881b      	ldrh	r3, [r3, #0]
 8010b3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8010b3e:	d912      	bls.n	8010b66 <Dsp_StoreLoadPro+0x146>
			{
				Flash_RD_State_Clear();
 8010b40:	f000 fc0c 	bl	801135c <Flash_RD_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010b44:	4b4a      	ldr	r3, [pc, #296]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010b46:	2200      	movs	r2, #0
 8010b48:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0xFF,0x00));///ERROR
 8010b4c:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8010b50:	210b      	movs	r1, #11
 8010b52:	2003      	movs	r0, #3
 8010b54:	f001 ff78 	bl	8012a48 <PostMessage>
				Dsp_Flash_TO_File(App_Dsp.DspUpdataNum,ERROR);
 8010b58:	4b45      	ldr	r3, [pc, #276]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010b5a:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 8010b5e:	2101      	movs	r1, #1
 8010b60:	4618      	mov	r0, r3
 8010b62:	f7ff fdc9 	bl	80106f8 <Dsp_Flash_TO_File>
			}
			if(Dsp_Flash_TO_File(App_Dsp.DspUpdataNum,NORMAL))
 8010b66:	4b42      	ldr	r3, [pc, #264]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010b68:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 8010b6c:	2100      	movs	r1, #0
 8010b6e:	4618      	mov	r0, r3
 8010b70:	f7ff fdc2 	bl	80106f8 <Dsp_Flash_TO_File>
 8010b74:	4603      	mov	r3, r0
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d06e      	beq.n	8010c58 <Dsp_StoreLoadPro+0x238>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010b7a:	4b3d      	ldr	r3, [pc, #244]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010b7c:	2200      	movs	r2, #0
 8010b7e:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 8010b82:	2200      	movs	r2, #0
 8010b84:	210a      	movs	r1, #10
 8010b86:	2003      	movs	r0, #3
 8010b88:	f001 ff5e 	bl	8012a48 <PostMessage>
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 8010b8c:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 8010b90:	210a      	movs	r1, #10
 8010b92:	2003      	movs	r0, #3
 8010b94:	f001 ff58 	bl	8012a48 <PostMessage>
			}
			break;
 8010b98:	e05e      	b.n	8010c58 <Dsp_StoreLoadPro+0x238>
		case File_TO_Flash:///4--FILEFLASH
			if(Flash_Dsp_Timer > T8S_8)
 8010b9a:	4b34      	ldr	r3, [pc, #208]	; (8010c6c <Dsp_StoreLoadPro+0x24c>)
 8010b9c:	881b      	ldrh	r3, [r3, #0]
 8010b9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8010ba2:	d90b      	bls.n	8010bbc <Dsp_StoreLoadPro+0x19c>
			{
				Flash_WR_State_Clear();
 8010ba4:	f000 f90a 	bl	8010dbc <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010ba8:	4b31      	ldr	r3, [pc, #196]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010baa:	2200      	movs	r2, #0
 8010bac:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0xFF,0x00));///ERROR
 8010bb0:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8010bb4:	210b      	movs	r1, #11
 8010bb6:	2003      	movs	r0, #3
 8010bb8:	f001 ff46 	bl	8012a48 <PostMessage>
			}
			if(Dsp_File_TO_Flash(App_Dsp.DspUpdataNum))
 8010bbc:	4b2c      	ldr	r3, [pc, #176]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010bbe:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 8010bc2:	4618      	mov	r0, r3
 8010bc4:	f7ff fdda 	bl	801077c <Dsp_File_TO_Flash>
 8010bc8:	4603      	mov	r3, r0
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d046      	beq.n	8010c5c <Dsp_StoreLoadPro+0x23c>
			{
				Flash_Dsp_Timer = T_NOW;
 8010bce:	4b27      	ldr	r3, [pc, #156]	; (8010c6c <Dsp_StoreLoadPro+0x24c>)
 8010bd0:	2200      	movs	r2, #0
 8010bd2:	801a      	strh	r2, [r3, #0]
				App_Dsp.DSP_Updata_State = Store_Mode_Name;
 8010bd4:	4b26      	ldr	r3, [pc, #152]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010bd6:	2206      	movs	r2, #6
 8010bd8:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 8010bdc:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 8010be0:	210a      	movs	r1, #10
 8010be2:	2003      	movs	r0, #3
 8010be4:	f001 ff30 	bl	8012a48 <PostMessage>
			}
			break;
 8010be8:	e038      	b.n	8010c5c <Dsp_StoreLoadPro+0x23c>
		case Load_Mode_Name:
			if(Flash_Dsp_Timer > T3S_8)///
 8010bea:	4b20      	ldr	r3, [pc, #128]	; (8010c6c <Dsp_StoreLoadPro+0x24c>)
 8010bec:	881b      	ldrh	r3, [r3, #0]
 8010bee:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 8010bf2:	d307      	bcc.n	8010c04 <Dsp_StoreLoadPro+0x1e4>
			{
				Flash_RD_State_Clear();
 8010bf4:	f000 fbb2 	bl	801135c <Flash_RD_State_Clear>
				DspModeNameInit();
 8010bf8:	f7fc fcde 	bl	800d5b8 <DspModeNameInit>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010bfc:	4b1c      	ldr	r3, [pc, #112]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010bfe:	2200      	movs	r2, #0
 8010c00:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			if(Dsp_Load_Mode_Name())
 8010c04:	f7ff fee8 	bl	80109d8 <Dsp_Load_Mode_Name>
 8010c08:	4603      	mov	r3, r0
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d028      	beq.n	8010c60 <Dsp_StoreLoadPro+0x240>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010c0e:	4b18      	ldr	r3, [pc, #96]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010c10:	2200      	movs	r2, #0
 8010c12:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			break;
 8010c16:	e023      	b.n	8010c60 <Dsp_StoreLoadPro+0x240>
		case Store_Mode_Name:
			if(Flash_Dsp_Timer > T3S_8)///
 8010c18:	4b14      	ldr	r3, [pc, #80]	; (8010c6c <Dsp_StoreLoadPro+0x24c>)
 8010c1a:	881b      	ldrh	r3, [r3, #0]
 8010c1c:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 8010c20:	d305      	bcc.n	8010c2e <Dsp_StoreLoadPro+0x20e>
			{
				Flash_WR_State_Clear();
 8010c22:	f000 f8cb 	bl	8010dbc <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010c26:	4b12      	ldr	r3, [pc, #72]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010c28:	2200      	movs	r2, #0
 8010c2a:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			if(Dsp_Store_Mode_Name())
 8010c2e:	f7ff fee5 	bl	80109fc <Dsp_Store_Mode_Name>
 8010c32:	4603      	mov	r3, r0
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	d015      	beq.n	8010c64 <Dsp_StoreLoadPro+0x244>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010c38:	4b0d      	ldr	r3, [pc, #52]	; (8010c70 <Dsp_StoreLoadPro+0x250>)
 8010c3a:	2200      	movs	r2, #0
 8010c3c:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 8010c40:	2200      	movs	r2, #0
 8010c42:	210a      	movs	r1, #10
 8010c44:	2003      	movs	r0, #3
 8010c46:	f001 feff 	bl	8012a48 <PostMessage>
			}		
			break;
 8010c4a:	e00b      	b.n	8010c64 <Dsp_StoreLoadPro+0x244>
		default:break;
 8010c4c:	bf00      	nop
 8010c4e:	e00a      	b.n	8010c66 <Dsp_StoreLoadPro+0x246>
			break;
 8010c50:	bf00      	nop
 8010c52:	e008      	b.n	8010c66 <Dsp_StoreLoadPro+0x246>
			break;
 8010c54:	bf00      	nop
 8010c56:	e006      	b.n	8010c66 <Dsp_StoreLoadPro+0x246>
			break;
 8010c58:	bf00      	nop
 8010c5a:	e004      	b.n	8010c66 <Dsp_StoreLoadPro+0x246>
			break;
 8010c5c:	bf00      	nop
 8010c5e:	e002      	b.n	8010c66 <Dsp_StoreLoadPro+0x246>
			break;
 8010c60:	bf00      	nop
 8010c62:	e000      	b.n	8010c66 <Dsp_StoreLoadPro+0x246>
			break;
 8010c64:	bf00      	nop
	}
}
 8010c66:	bf00      	nop
 8010c68:	bd80      	pop	{r7, pc}
 8010c6a:	bf00      	nop
 8010c6c:	20004a6c 	.word	0x20004a6c
 8010c70:	2000525c 	.word	0x2000525c
 8010c74:	20004a68 	.word	0x20004a68

08010c78 <Eprom_IO_Init>:
#define FLASH_REMS2      0xEF
#define FLASH_REMS4      0xDF
#define FLASH_REMS4D     0xCF
///=============================================
void Eprom_IO_Init(void)
{
 8010c78:	b480      	push	{r7}
 8010c7a:	af00      	add	r7, sp, #0
	//GPIO_PinInit(SPI_EEPROM_CS, GPIO_PinOutput);
	EEPROM_CS_HIGH();
}
 8010c7c:	bf00      	nop
 8010c7e:	46bd      	mov	sp, r7
 8010c80:	bc80      	pop	{r7}
 8010c82:	4770      	bx	lr

08010c84 <Eprom_WR_Order>:
///=====================================
void Eprom_WR_Order(SCH_U8 Ctl)
{
 8010c84:	b580      	push	{r7, lr}
 8010c86:	b082      	sub	sp, #8
 8010c88:	af00      	add	r7, sp, #0
 8010c8a:	4603      	mov	r3, r0
 8010c8c:	71fb      	strb	r3, [r7, #7]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 8010c8e:	79fb      	ldrb	r3, [r7, #7]
 8010c90:	4619      	mov	r1, r3
 8010c92:	2000      	movs	r0, #0
 8010c94:	f001 fc3e 	bl	8012514 <SPI_RW>
	EEPROM_CS_HIGH();
}
 8010c98:	bf00      	nop
 8010c9a:	3708      	adds	r7, #8
 8010c9c:	46bd      	mov	sp, r7
 8010c9e:	bd80      	pop	{r7, pc}

08010ca0 <Eprom_WR_Command>:
void Eprom_WR_Command(SCH_U8 Ctl, SCH_U32 addr)
{
 8010ca0:	b580      	push	{r7, lr}
 8010ca2:	b082      	sub	sp, #8
 8010ca4:	af00      	add	r7, sp, #0
 8010ca6:	4603      	mov	r3, r0
 8010ca8:	6039      	str	r1, [r7, #0]
 8010caa:	71fb      	strb	r3, [r7, #7]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 8010cac:	79fb      	ldrb	r3, [r7, #7]
 8010cae:	4619      	mov	r1, r3
 8010cb0:	2000      	movs	r0, #0
 8010cb2:	f001 fc2f 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 8010cb6:	683b      	ldr	r3, [r7, #0]
 8010cb8:	0c1b      	lsrs	r3, r3, #16
 8010cba:	b2db      	uxtb	r3, r3
 8010cbc:	4619      	mov	r1, r3
 8010cbe:	2000      	movs	r0, #0
 8010cc0:	f001 fc28 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 8010cc4:	683b      	ldr	r3, [r7, #0]
 8010cc6:	0a1b      	lsrs	r3, r3, #8
 8010cc8:	b2db      	uxtb	r3, r3
 8010cca:	4619      	mov	r1, r3
 8010ccc:	2000      	movs	r0, #0
 8010cce:	f001 fc21 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 8010cd2:	683b      	ldr	r3, [r7, #0]
 8010cd4:	b2db      	uxtb	r3, r3
 8010cd6:	4619      	mov	r1, r3
 8010cd8:	2000      	movs	r0, #0
 8010cda:	f001 fc1b 	bl	8012514 <SPI_RW>
	EEPROM_CS_HIGH();
}
 8010cde:	bf00      	nop
 8010ce0:	3708      	adds	r7, #8
 8010ce2:	46bd      	mov	sp, r7
 8010ce4:	bd80      	pop	{r7, pc}

08010ce6 <Eprom_WR_Data>:
		SPI_RW(Spi_FLASH,Data);
	}
	EEPROM_CS_HIGH();
}
void Eprom_WR_Data(SCH_U8 Ctl, SCH_U32 addr, SCH_U8 *pData,SCH_U16 length)
{
 8010ce6:	b580      	push	{r7, lr}
 8010ce8:	b084      	sub	sp, #16
 8010cea:	af00      	add	r7, sp, #0
 8010cec:	60b9      	str	r1, [r7, #8]
 8010cee:	607a      	str	r2, [r7, #4]
 8010cf0:	461a      	mov	r2, r3
 8010cf2:	4603      	mov	r3, r0
 8010cf4:	73fb      	strb	r3, [r7, #15]
 8010cf6:	4613      	mov	r3, r2
 8010cf8:	81bb      	strh	r3, [r7, #12]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 8010cfa:	7bfb      	ldrb	r3, [r7, #15]
 8010cfc:	4619      	mov	r1, r3
 8010cfe:	2000      	movs	r0, #0
 8010d00:	f001 fc08 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 8010d04:	68bb      	ldr	r3, [r7, #8]
 8010d06:	0c1b      	lsrs	r3, r3, #16
 8010d08:	b2db      	uxtb	r3, r3
 8010d0a:	4619      	mov	r1, r3
 8010d0c:	2000      	movs	r0, #0
 8010d0e:	f001 fc01 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 8010d12:	68bb      	ldr	r3, [r7, #8]
 8010d14:	0a1b      	lsrs	r3, r3, #8
 8010d16:	b2db      	uxtb	r3, r3
 8010d18:	4619      	mov	r1, r3
 8010d1a:	2000      	movs	r0, #0
 8010d1c:	f001 fbfa 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 8010d20:	68bb      	ldr	r3, [r7, #8]
 8010d22:	b2db      	uxtb	r3, r3
 8010d24:	4619      	mov	r1, r3
 8010d26:	2000      	movs	r0, #0
 8010d28:	f001 fbf4 	bl	8012514 <SPI_RW>
	while(length--)
 8010d2c:	e007      	b.n	8010d3e <Eprom_WR_Data+0x58>
	{
		SPI_RW(Spi_FLASH,*pData++);
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	1c5a      	adds	r2, r3, #1
 8010d32:	607a      	str	r2, [r7, #4]
 8010d34:	781b      	ldrb	r3, [r3, #0]
 8010d36:	4619      	mov	r1, r3
 8010d38:	2000      	movs	r0, #0
 8010d3a:	f001 fbeb 	bl	8012514 <SPI_RW>
	while(length--)
 8010d3e:	89bb      	ldrh	r3, [r7, #12]
 8010d40:	1e5a      	subs	r2, r3, #1
 8010d42:	81ba      	strh	r2, [r7, #12]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d1f2      	bne.n	8010d2e <Eprom_WR_Data+0x48>
	}
	EEPROM_CS_HIGH();
}
 8010d48:	bf00      	nop
 8010d4a:	3710      	adds	r7, #16
 8010d4c:	46bd      	mov	sp, r7
 8010d4e:	bd80      	pop	{r7, pc}

08010d50 <Eprom_RD_Data>:
void Eprom_RD_Data(SCH_U8 Ctl, SCH_U32 addr, SCH_U8 *pData,SCH_U16 length)
{
 8010d50:	b590      	push	{r4, r7, lr}
 8010d52:	b085      	sub	sp, #20
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	60b9      	str	r1, [r7, #8]
 8010d58:	607a      	str	r2, [r7, #4]
 8010d5a:	461a      	mov	r2, r3
 8010d5c:	4603      	mov	r3, r0
 8010d5e:	73fb      	strb	r3, [r7, #15]
 8010d60:	4613      	mov	r3, r2
 8010d62:	81bb      	strh	r3, [r7, #12]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 8010d64:	7bfb      	ldrb	r3, [r7, #15]
 8010d66:	4619      	mov	r1, r3
 8010d68:	2000      	movs	r0, #0
 8010d6a:	f001 fbd3 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 8010d6e:	68bb      	ldr	r3, [r7, #8]
 8010d70:	0c1b      	lsrs	r3, r3, #16
 8010d72:	b2db      	uxtb	r3, r3
 8010d74:	4619      	mov	r1, r3
 8010d76:	2000      	movs	r0, #0
 8010d78:	f001 fbcc 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 8010d7c:	68bb      	ldr	r3, [r7, #8]
 8010d7e:	0a1b      	lsrs	r3, r3, #8
 8010d80:	b2db      	uxtb	r3, r3
 8010d82:	4619      	mov	r1, r3
 8010d84:	2000      	movs	r0, #0
 8010d86:	f001 fbc5 	bl	8012514 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 8010d8a:	68bb      	ldr	r3, [r7, #8]
 8010d8c:	b2db      	uxtb	r3, r3
 8010d8e:	4619      	mov	r1, r3
 8010d90:	2000      	movs	r0, #0
 8010d92:	f001 fbbf 	bl	8012514 <SPI_RW>
	while(length--)
 8010d96:	e008      	b.n	8010daa <Eprom_RD_Data+0x5a>
	{
		*pData++ = SPI_RW(Spi_FLASH,0xFF);
 8010d98:	687c      	ldr	r4, [r7, #4]
 8010d9a:	1c63      	adds	r3, r4, #1
 8010d9c:	607b      	str	r3, [r7, #4]
 8010d9e:	21ff      	movs	r1, #255	; 0xff
 8010da0:	2000      	movs	r0, #0
 8010da2:	f001 fbb7 	bl	8012514 <SPI_RW>
 8010da6:	4603      	mov	r3, r0
 8010da8:	7023      	strb	r3, [r4, #0]
	while(length--)
 8010daa:	89bb      	ldrh	r3, [r7, #12]
 8010dac:	1e5a      	subs	r2, r3, #1
 8010dae:	81ba      	strh	r2, [r7, #12]
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	d1f1      	bne.n	8010d98 <Eprom_RD_Data+0x48>
	}
	EEPROM_CS_HIGH();
}
 8010db4:	bf00      	nop
 8010db6:	3714      	adds	r7, #20
 8010db8:	46bd      	mov	sp, r7
 8010dba:	bd90      	pop	{r4, r7, pc}

08010dbc <Flash_WR_State_Clear>:
///=======================================================================Flash_Dsp_WR/RD/CP===========
void Flash_WR_State_Clear(void)
{
 8010dbc:	b480      	push	{r7}
 8010dbe:	af00      	add	r7, sp, #0
	WR_STATE = 0;
 8010dc0:	4b03      	ldr	r3, [pc, #12]	; (8010dd0 <Flash_WR_State_Clear+0x14>)
 8010dc2:	2200      	movs	r2, #0
 8010dc4:	709a      	strb	r2, [r3, #2]
}
 8010dc6:	bf00      	nop
 8010dc8:	46bd      	mov	sp, r7
 8010dca:	bc80      	pop	{r7}
 8010dcc:	4770      	bx	lr
 8010dce:	bf00      	nop
 8010dd0:	20004a70 	.word	0x20004a70

08010dd4 <Flash_Dsp_WR>:
SCH_BOOL Flash_Dsp_WR(SCH_U8 Num, void *data, SCH_U16 Cnt)
{
 8010dd4:	b580      	push	{r7, lr}
 8010dd6:	b086      	sub	sp, #24
 8010dd8:	af00      	add	r7, sp, #0
 8010dda:	4603      	mov	r3, r0
 8010ddc:	6039      	str	r1, [r7, #0]
 8010dde:	71fb      	strb	r3, [r7, #7]
 8010de0:	4613      	mov	r3, r2
 8010de2:	80bb      	strh	r3, [r7, #4]
	static SCH_U8 Flash_Dsp_Timer = 0;
	SCH_U8 *u8data = (SCH_U8 *)data;
 8010de4:	683b      	ldr	r3, [r7, #0]
 8010de6:	617b      	str	r3, [r7, #20]
	SCH_U16 Tx_Cnt,index;
	SCH_U32 addr;
	if(Flash_Dsp_Timer)
 8010de8:	4b1e      	ldr	r3, [pc, #120]	; (8010e64 <Flash_Dsp_WR+0x90>)
 8010dea:	781b      	ldrb	r3, [r3, #0]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d005      	beq.n	8010dfc <Flash_Dsp_WR+0x28>
		Flash_Dsp_Timer--;
 8010df0:	4b1c      	ldr	r3, [pc, #112]	; (8010e64 <Flash_Dsp_WR+0x90>)
 8010df2:	781b      	ldrb	r3, [r3, #0]
 8010df4:	3b01      	subs	r3, #1
 8010df6:	b2da      	uxtb	r2, r3
 8010df8:	4b1a      	ldr	r3, [pc, #104]	; (8010e64 <Flash_Dsp_WR+0x90>)
 8010dfa:	701a      	strb	r2, [r3, #0]
	if(Flash_Dsp_Timer)
 8010dfc:	4b19      	ldr	r3, [pc, #100]	; (8010e64 <Flash_Dsp_WR+0x90>)
 8010dfe:	781b      	ldrb	r3, [r3, #0]
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	d001      	beq.n	8010e08 <Flash_Dsp_WR+0x34>
		return FALSE;
 8010e04:	2300      	movs	r3, #0
 8010e06:	e2a0      	b.n	801134a <Flash_Dsp_WR+0x576>
	if(WR_STATE/2)
 8010e08:	4b17      	ldr	r3, [pc, #92]	; (8010e68 <Flash_Dsp_WR+0x94>)
 8010e0a:	789b      	ldrb	r3, [r3, #2]
 8010e0c:	2b01      	cmp	r3, #1
 8010e0e:	d92d      	bls.n	8010e6c <Flash_Dsp_WR+0x98>
	{
		addr = Num*FLASH_SPI_SECTOR_SIZE + (WR_STATE/2-1)*256;
 8010e10:	79fb      	ldrb	r3, [r7, #7]
 8010e12:	011a      	lsls	r2, r3, #4
 8010e14:	4b14      	ldr	r3, [pc, #80]	; (8010e68 <Flash_Dsp_WR+0x94>)
 8010e16:	789b      	ldrb	r3, [r3, #2]
 8010e18:	085b      	lsrs	r3, r3, #1
 8010e1a:	b2db      	uxtb	r3, r3
 8010e1c:	3b01      	subs	r3, #1
 8010e1e:	4413      	add	r3, r2
 8010e20:	021b      	lsls	r3, r3, #8
 8010e22:	60fb      	str	r3, [r7, #12]
		u8data = u8data + (WR_STATE/2-1)*256;
 8010e24:	4b10      	ldr	r3, [pc, #64]	; (8010e68 <Flash_Dsp_WR+0x94>)
 8010e26:	789b      	ldrb	r3, [r3, #2]
 8010e28:	085b      	lsrs	r3, r3, #1
 8010e2a:	b2db      	uxtb	r3, r3
 8010e2c:	3b01      	subs	r3, #1
 8010e2e:	021b      	lsls	r3, r3, #8
 8010e30:	461a      	mov	r2, r3
 8010e32:	697b      	ldr	r3, [r7, #20]
 8010e34:	4413      	add	r3, r2
 8010e36:	617b      	str	r3, [r7, #20]
		Tx_Cnt = (WR_STATE/2 < (Cnt+255)/256)?256:(Cnt%256);
 8010e38:	4b0b      	ldr	r3, [pc, #44]	; (8010e68 <Flash_Dsp_WR+0x94>)
 8010e3a:	789b      	ldrb	r3, [r3, #2]
 8010e3c:	085b      	lsrs	r3, r3, #1
 8010e3e:	b2db      	uxtb	r3, r3
 8010e40:	461a      	mov	r2, r3
 8010e42:	88bb      	ldrh	r3, [r7, #4]
 8010e44:	33ff      	adds	r3, #255	; 0xff
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	da00      	bge.n	8010e4c <Flash_Dsp_WR+0x78>
 8010e4a:	33ff      	adds	r3, #255	; 0xff
 8010e4c:	121b      	asrs	r3, r3, #8
 8010e4e:	429a      	cmp	r2, r3
 8010e50:	db03      	blt.n	8010e5a <Flash_Dsp_WR+0x86>
 8010e52:	88bb      	ldrh	r3, [r7, #4]
 8010e54:	b2db      	uxtb	r3, r3
 8010e56:	b29b      	uxth	r3, r3
 8010e58:	e001      	b.n	8010e5e <Flash_Dsp_WR+0x8a>
 8010e5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010e5e:	827b      	strh	r3, [r7, #18]
 8010e60:	e007      	b.n	8010e72 <Flash_Dsp_WR+0x9e>
 8010e62:	bf00      	nop
 8010e64:	20004a74 	.word	0x20004a74
 8010e68:	20004a70 	.word	0x20004a70
	}
	else
	{
		addr = Num*FLASH_SPI_SECTOR_SIZE;
 8010e6c:	79fb      	ldrb	r3, [r7, #7]
 8010e6e:	031b      	lsls	r3, r3, #12
 8010e70:	60fb      	str	r3, [r7, #12]
	}
	switch(WR_STATE)
 8010e72:	4b01      	ldr	r3, [pc, #4]	; (8010e78 <Flash_Dsp_WR+0xa4>)
 8010e74:	789b      	ldrb	r3, [r3, #2]
 8010e76:	e001      	b.n	8010e7c <Flash_Dsp_WR+0xa8>
 8010e78:	20004a70 	.word	0x20004a70
 8010e7c:	2bff      	cmp	r3, #255	; 0xff
 8010e7e:	f200 8262 	bhi.w	8011346 <Flash_Dsp_WR+0x572>
 8010e82:	a201      	add	r2, pc, #4	; (adr r2, 8010e88 <Flash_Dsp_WR+0xb4>)
 8010e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e88:	08011289 	.word	0x08011289
 8010e8c:	080112d1 	.word	0x080112d1
 8010e90:	080112e7 	.word	0x080112e7
 8010e94:	080112fb 	.word	0x080112fb
 8010e98:	080112e7 	.word	0x080112e7
 8010e9c:	080112fb 	.word	0x080112fb
 8010ea0:	080112e7 	.word	0x080112e7
 8010ea4:	080112fb 	.word	0x080112fb
 8010ea8:	080112e7 	.word	0x080112e7
 8010eac:	080112fb 	.word	0x080112fb
 8010eb0:	080112e7 	.word	0x080112e7
 8010eb4:	080112fb 	.word	0x080112fb
 8010eb8:	080112e7 	.word	0x080112e7
 8010ebc:	080112fb 	.word	0x080112fb
 8010ec0:	080112e7 	.word	0x080112e7
 8010ec4:	080112fb 	.word	0x080112fb
 8010ec8:	080112e7 	.word	0x080112e7
 8010ecc:	080112fb 	.word	0x080112fb
 8010ed0:	080112e7 	.word	0x080112e7
 8010ed4:	080112fb 	.word	0x080112fb
 8010ed8:	080112e7 	.word	0x080112e7
 8010edc:	080112fb 	.word	0x080112fb
 8010ee0:	080112e7 	.word	0x080112e7
 8010ee4:	080112fb 	.word	0x080112fb
 8010ee8:	080112e7 	.word	0x080112e7
 8010eec:	080112fb 	.word	0x080112fb
 8010ef0:	080112e7 	.word	0x080112e7
 8010ef4:	080112fb 	.word	0x080112fb
 8010ef8:	080112e7 	.word	0x080112e7
 8010efc:	080112fb 	.word	0x080112fb
 8010f00:	080112e7 	.word	0x080112e7
 8010f04:	080112fb 	.word	0x080112fb
 8010f08:	080112e7 	.word	0x080112e7
 8010f0c:	080112fb 	.word	0x080112fb
 8010f10:	08011347 	.word	0x08011347
 8010f14:	08011347 	.word	0x08011347
 8010f18:	08011347 	.word	0x08011347
 8010f1c:	08011347 	.word	0x08011347
 8010f20:	08011347 	.word	0x08011347
 8010f24:	08011347 	.word	0x08011347
 8010f28:	08011347 	.word	0x08011347
 8010f2c:	08011347 	.word	0x08011347
 8010f30:	08011347 	.word	0x08011347
 8010f34:	08011347 	.word	0x08011347
 8010f38:	08011347 	.word	0x08011347
 8010f3c:	08011347 	.word	0x08011347
 8010f40:	08011347 	.word	0x08011347
 8010f44:	08011347 	.word	0x08011347
 8010f48:	08011347 	.word	0x08011347
 8010f4c:	08011347 	.word	0x08011347
 8010f50:	08011347 	.word	0x08011347
 8010f54:	08011347 	.word	0x08011347
 8010f58:	08011347 	.word	0x08011347
 8010f5c:	08011347 	.word	0x08011347
 8010f60:	08011347 	.word	0x08011347
 8010f64:	08011347 	.word	0x08011347
 8010f68:	08011347 	.word	0x08011347
 8010f6c:	08011347 	.word	0x08011347
 8010f70:	08011347 	.word	0x08011347
 8010f74:	08011347 	.word	0x08011347
 8010f78:	08011347 	.word	0x08011347
 8010f7c:	08011347 	.word	0x08011347
 8010f80:	08011347 	.word	0x08011347
 8010f84:	08011347 	.word	0x08011347
 8010f88:	08011347 	.word	0x08011347
 8010f8c:	08011347 	.word	0x08011347
 8010f90:	08011347 	.word	0x08011347
 8010f94:	08011347 	.word	0x08011347
 8010f98:	08011347 	.word	0x08011347
 8010f9c:	08011347 	.word	0x08011347
 8010fa0:	08011347 	.word	0x08011347
 8010fa4:	08011347 	.word	0x08011347
 8010fa8:	08011347 	.word	0x08011347
 8010fac:	08011347 	.word	0x08011347
 8010fb0:	08011347 	.word	0x08011347
 8010fb4:	08011347 	.word	0x08011347
 8010fb8:	08011347 	.word	0x08011347
 8010fbc:	08011347 	.word	0x08011347
 8010fc0:	08011347 	.word	0x08011347
 8010fc4:	08011347 	.word	0x08011347
 8010fc8:	08011347 	.word	0x08011347
 8010fcc:	08011347 	.word	0x08011347
 8010fd0:	08011347 	.word	0x08011347
 8010fd4:	08011347 	.word	0x08011347
 8010fd8:	08011347 	.word	0x08011347
 8010fdc:	08011347 	.word	0x08011347
 8010fe0:	08011347 	.word	0x08011347
 8010fe4:	08011347 	.word	0x08011347
 8010fe8:	08011347 	.word	0x08011347
 8010fec:	08011347 	.word	0x08011347
 8010ff0:	08011347 	.word	0x08011347
 8010ff4:	08011347 	.word	0x08011347
 8010ff8:	08011347 	.word	0x08011347
 8010ffc:	08011347 	.word	0x08011347
 8011000:	08011347 	.word	0x08011347
 8011004:	08011347 	.word	0x08011347
 8011008:	08011347 	.word	0x08011347
 801100c:	08011347 	.word	0x08011347
 8011010:	08011347 	.word	0x08011347
 8011014:	08011347 	.word	0x08011347
 8011018:	08011347 	.word	0x08011347
 801101c:	08011347 	.word	0x08011347
 8011020:	08011347 	.word	0x08011347
 8011024:	08011347 	.word	0x08011347
 8011028:	08011347 	.word	0x08011347
 801102c:	08011347 	.word	0x08011347
 8011030:	08011347 	.word	0x08011347
 8011034:	08011347 	.word	0x08011347
 8011038:	08011347 	.word	0x08011347
 801103c:	08011347 	.word	0x08011347
 8011040:	08011347 	.word	0x08011347
 8011044:	08011347 	.word	0x08011347
 8011048:	08011347 	.word	0x08011347
 801104c:	08011347 	.word	0x08011347
 8011050:	08011347 	.word	0x08011347
 8011054:	08011347 	.word	0x08011347
 8011058:	08011347 	.word	0x08011347
 801105c:	08011347 	.word	0x08011347
 8011060:	08011347 	.word	0x08011347
 8011064:	08011347 	.word	0x08011347
 8011068:	08011347 	.word	0x08011347
 801106c:	08011347 	.word	0x08011347
 8011070:	08011347 	.word	0x08011347
 8011074:	08011347 	.word	0x08011347
 8011078:	08011347 	.word	0x08011347
 801107c:	08011347 	.word	0x08011347
 8011080:	08011347 	.word	0x08011347
 8011084:	08011347 	.word	0x08011347
 8011088:	08011347 	.word	0x08011347
 801108c:	08011347 	.word	0x08011347
 8011090:	08011347 	.word	0x08011347
 8011094:	08011347 	.word	0x08011347
 8011098:	08011347 	.word	0x08011347
 801109c:	08011347 	.word	0x08011347
 80110a0:	08011347 	.word	0x08011347
 80110a4:	08011347 	.word	0x08011347
 80110a8:	08011347 	.word	0x08011347
 80110ac:	08011347 	.word	0x08011347
 80110b0:	08011347 	.word	0x08011347
 80110b4:	08011347 	.word	0x08011347
 80110b8:	08011347 	.word	0x08011347
 80110bc:	08011347 	.word	0x08011347
 80110c0:	08011347 	.word	0x08011347
 80110c4:	08011347 	.word	0x08011347
 80110c8:	08011347 	.word	0x08011347
 80110cc:	08011347 	.word	0x08011347
 80110d0:	08011347 	.word	0x08011347
 80110d4:	08011347 	.word	0x08011347
 80110d8:	08011347 	.word	0x08011347
 80110dc:	08011347 	.word	0x08011347
 80110e0:	08011347 	.word	0x08011347
 80110e4:	08011347 	.word	0x08011347
 80110e8:	08011347 	.word	0x08011347
 80110ec:	08011347 	.word	0x08011347
 80110f0:	08011347 	.word	0x08011347
 80110f4:	08011347 	.word	0x08011347
 80110f8:	08011347 	.word	0x08011347
 80110fc:	08011347 	.word	0x08011347
 8011100:	08011347 	.word	0x08011347
 8011104:	08011347 	.word	0x08011347
 8011108:	08011347 	.word	0x08011347
 801110c:	08011347 	.word	0x08011347
 8011110:	08011347 	.word	0x08011347
 8011114:	08011347 	.word	0x08011347
 8011118:	08011347 	.word	0x08011347
 801111c:	08011347 	.word	0x08011347
 8011120:	08011347 	.word	0x08011347
 8011124:	08011347 	.word	0x08011347
 8011128:	08011347 	.word	0x08011347
 801112c:	08011347 	.word	0x08011347
 8011130:	08011347 	.word	0x08011347
 8011134:	08011347 	.word	0x08011347
 8011138:	08011347 	.word	0x08011347
 801113c:	08011347 	.word	0x08011347
 8011140:	08011347 	.word	0x08011347
 8011144:	08011347 	.word	0x08011347
 8011148:	08011347 	.word	0x08011347
 801114c:	08011347 	.word	0x08011347
 8011150:	08011347 	.word	0x08011347
 8011154:	08011347 	.word	0x08011347
 8011158:	08011347 	.word	0x08011347
 801115c:	08011347 	.word	0x08011347
 8011160:	08011347 	.word	0x08011347
 8011164:	08011347 	.word	0x08011347
 8011168:	08011347 	.word	0x08011347
 801116c:	08011347 	.word	0x08011347
 8011170:	08011347 	.word	0x08011347
 8011174:	08011347 	.word	0x08011347
 8011178:	08011347 	.word	0x08011347
 801117c:	08011347 	.word	0x08011347
 8011180:	08011347 	.word	0x08011347
 8011184:	08011347 	.word	0x08011347
 8011188:	08011347 	.word	0x08011347
 801118c:	08011347 	.word	0x08011347
 8011190:	08011347 	.word	0x08011347
 8011194:	08011347 	.word	0x08011347
 8011198:	08011347 	.word	0x08011347
 801119c:	08011347 	.word	0x08011347
 80111a0:	08011347 	.word	0x08011347
 80111a4:	08011347 	.word	0x08011347
 80111a8:	08011347 	.word	0x08011347
 80111ac:	08011347 	.word	0x08011347
 80111b0:	08011347 	.word	0x08011347
 80111b4:	08011347 	.word	0x08011347
 80111b8:	08011347 	.word	0x08011347
 80111bc:	08011347 	.word	0x08011347
 80111c0:	08011347 	.word	0x08011347
 80111c4:	08011347 	.word	0x08011347
 80111c8:	08011347 	.word	0x08011347
 80111cc:	08011347 	.word	0x08011347
 80111d0:	08011347 	.word	0x08011347
 80111d4:	08011347 	.word	0x08011347
 80111d8:	08011347 	.word	0x08011347
 80111dc:	08011347 	.word	0x08011347
 80111e0:	08011347 	.word	0x08011347
 80111e4:	08011347 	.word	0x08011347
 80111e8:	08011347 	.word	0x08011347
 80111ec:	08011347 	.word	0x08011347
 80111f0:	08011347 	.word	0x08011347
 80111f4:	08011347 	.word	0x08011347
 80111f8:	08011347 	.word	0x08011347
 80111fc:	08011347 	.word	0x08011347
 8011200:	08011347 	.word	0x08011347
 8011204:	08011347 	.word	0x08011347
 8011208:	08011347 	.word	0x08011347
 801120c:	08011347 	.word	0x08011347
 8011210:	08011347 	.word	0x08011347
 8011214:	08011347 	.word	0x08011347
 8011218:	08011347 	.word	0x08011347
 801121c:	08011347 	.word	0x08011347
 8011220:	08011347 	.word	0x08011347
 8011224:	08011347 	.word	0x08011347
 8011228:	08011347 	.word	0x08011347
 801122c:	08011347 	.word	0x08011347
 8011230:	08011347 	.word	0x08011347
 8011234:	08011347 	.word	0x08011347
 8011238:	08011347 	.word	0x08011347
 801123c:	08011347 	.word	0x08011347
 8011240:	08011347 	.word	0x08011347
 8011244:	08011347 	.word	0x08011347
 8011248:	08011347 	.word	0x08011347
 801124c:	08011347 	.word	0x08011347
 8011250:	08011347 	.word	0x08011347
 8011254:	08011347 	.word	0x08011347
 8011258:	08011347 	.word	0x08011347
 801125c:	08011347 	.word	0x08011347
 8011260:	08011347 	.word	0x08011347
 8011264:	08011347 	.word	0x08011347
 8011268:	08011347 	.word	0x08011347
 801126c:	08011347 	.word	0x08011347
 8011270:	08011347 	.word	0x08011347
 8011274:	08011347 	.word	0x08011347
 8011278:	08011347 	.word	0x08011347
 801127c:	08011347 	.word	0x08011347
 8011280:	08011347 	.word	0x08011347
 8011284:	0801133d 	.word	0x0801133d
	{
		case 0:
			{
				SCH_U32 *CheckSum = (SCH_U32 *)data;
 8011288:	683b      	ldr	r3, [r7, #0]
 801128a:	60bb      	str	r3, [r7, #8]
				*CheckSum = 0x00000000;
 801128c:	68bb      	ldr	r3, [r7, #8]
 801128e:	2200      	movs	r2, #0
 8011290:	601a      	str	r2, [r3, #0]
				u8data = u8data+4;
 8011292:	697b      	ldr	r3, [r7, #20]
 8011294:	3304      	adds	r3, #4
 8011296:	617b      	str	r3, [r7, #20]
				for(index=0;index<(Cnt-4);index++)
 8011298:	2300      	movs	r3, #0
 801129a:	823b      	strh	r3, [r7, #16]
 801129c:	e00c      	b.n	80112b8 <Flash_Dsp_WR+0x4e4>
				{
					*CheckSum += *u8data;
 801129e:	68bb      	ldr	r3, [r7, #8]
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	697a      	ldr	r2, [r7, #20]
 80112a4:	7812      	ldrb	r2, [r2, #0]
 80112a6:	441a      	add	r2, r3
 80112a8:	68bb      	ldr	r3, [r7, #8]
 80112aa:	601a      	str	r2, [r3, #0]
					u8data++;
 80112ac:	697b      	ldr	r3, [r7, #20]
 80112ae:	3301      	adds	r3, #1
 80112b0:	617b      	str	r3, [r7, #20]
				for(index=0;index<(Cnt-4);index++)
 80112b2:	8a3b      	ldrh	r3, [r7, #16]
 80112b4:	3301      	adds	r3, #1
 80112b6:	823b      	strh	r3, [r7, #16]
 80112b8:	8a3a      	ldrh	r2, [r7, #16]
 80112ba:	88bb      	ldrh	r3, [r7, #4]
 80112bc:	3b04      	subs	r3, #4
 80112be:	429a      	cmp	r2, r3
 80112c0:	dbed      	blt.n	801129e <Flash_Dsp_WR+0x4ca>
				}
				Eprom_WR_Order(FLASH_WREN);
 80112c2:	2006      	movs	r0, #6
 80112c4:	f7ff fcde 	bl	8010c84 <Eprom_WR_Order>
				WR_STATE = 1;
 80112c8:	4b22      	ldr	r3, [pc, #136]	; (8011354 <Flash_Dsp_WR+0x580>)
 80112ca:	2201      	movs	r2, #1
 80112cc:	709a      	strb	r2, [r3, #2]
			}
			break;
 80112ce:	e03b      	b.n	8011348 <Flash_Dsp_WR+0x574>
		case 1:
			Eprom_WR_Command(FLASH_SE,addr);
 80112d0:	68f9      	ldr	r1, [r7, #12]
 80112d2:	2020      	movs	r0, #32
 80112d4:	f7ff fce4 	bl	8010ca0 <Eprom_WR_Command>
			Flash_Dsp_Timer = T200MS_8;
 80112d8:	4b1f      	ldr	r3, [pc, #124]	; (8011358 <Flash_Dsp_WR+0x584>)
 80112da:	2219      	movs	r2, #25
 80112dc:	701a      	strb	r2, [r3, #0]
			WR_STATE = 2;
 80112de:	4b1d      	ldr	r3, [pc, #116]	; (8011354 <Flash_Dsp_WR+0x580>)
 80112e0:	2202      	movs	r2, #2
 80112e2:	709a      	strb	r2, [r3, #2]
			break;
 80112e4:	e030      	b.n	8011348 <Flash_Dsp_WR+0x574>
		case 24:
		case 26:
		case 28:
		case 30:
		case 32:
			Eprom_WR_Order(FLASH_WREN);
 80112e6:	2006      	movs	r0, #6
 80112e8:	f7ff fccc 	bl	8010c84 <Eprom_WR_Order>
			WR_STATE++;
 80112ec:	4b19      	ldr	r3, [pc, #100]	; (8011354 <Flash_Dsp_WR+0x580>)
 80112ee:	789b      	ldrb	r3, [r3, #2]
 80112f0:	3301      	adds	r3, #1
 80112f2:	b2da      	uxtb	r2, r3
 80112f4:	4b17      	ldr	r3, [pc, #92]	; (8011354 <Flash_Dsp_WR+0x580>)
 80112f6:	709a      	strb	r2, [r3, #2]
			break;
 80112f8:	e026      	b.n	8011348 <Flash_Dsp_WR+0x574>
		case 25:
		case 27:
		case 29:
		case 31:
		case 33:
			Eprom_WR_Data(FLASH_PP,addr,u8data,Tx_Cnt);
 80112fa:	8a7b      	ldrh	r3, [r7, #18]
 80112fc:	697a      	ldr	r2, [r7, #20]
 80112fe:	68f9      	ldr	r1, [r7, #12]
 8011300:	2002      	movs	r0, #2
 8011302:	f7ff fcf0 	bl	8010ce6 <Eprom_WR_Data>
			if((WR_STATE/2 == (Cnt+255)/256))
 8011306:	4b13      	ldr	r3, [pc, #76]	; (8011354 <Flash_Dsp_WR+0x580>)
 8011308:	789b      	ldrb	r3, [r3, #2]
 801130a:	085b      	lsrs	r3, r3, #1
 801130c:	b2db      	uxtb	r3, r3
 801130e:	461a      	mov	r2, r3
 8011310:	88bb      	ldrh	r3, [r7, #4]
 8011312:	33ff      	adds	r3, #255	; 0xff
 8011314:	2b00      	cmp	r3, #0
 8011316:	da00      	bge.n	801131a <Flash_Dsp_WR+0x546>
 8011318:	33ff      	adds	r3, #255	; 0xff
 801131a:	121b      	asrs	r3, r3, #8
 801131c:	429a      	cmp	r2, r3
 801131e:	d103      	bne.n	8011328 <Flash_Dsp_WR+0x554>
				WR_STATE = 0xFF;
 8011320:	4b0c      	ldr	r3, [pc, #48]	; (8011354 <Flash_Dsp_WR+0x580>)
 8011322:	22ff      	movs	r2, #255	; 0xff
 8011324:	709a      	strb	r2, [r3, #2]
 8011326:	e005      	b.n	8011334 <Flash_Dsp_WR+0x560>
			else
				WR_STATE++;
 8011328:	4b0a      	ldr	r3, [pc, #40]	; (8011354 <Flash_Dsp_WR+0x580>)
 801132a:	789b      	ldrb	r3, [r3, #2]
 801132c:	3301      	adds	r3, #1
 801132e:	b2da      	uxtb	r2, r3
 8011330:	4b08      	ldr	r3, [pc, #32]	; (8011354 <Flash_Dsp_WR+0x580>)
 8011332:	709a      	strb	r2, [r3, #2]
			Flash_Dsp_Timer = T48MS_8;
 8011334:	4b08      	ldr	r3, [pc, #32]	; (8011358 <Flash_Dsp_WR+0x584>)
 8011336:	2206      	movs	r2, #6
 8011338:	701a      	strb	r2, [r3, #0]
			break;
 801133a:	e005      	b.n	8011348 <Flash_Dsp_WR+0x574>
		case 0xFF:
			WR_STATE = 0x00;
 801133c:	4b05      	ldr	r3, [pc, #20]	; (8011354 <Flash_Dsp_WR+0x580>)
 801133e:	2200      	movs	r2, #0
 8011340:	709a      	strb	r2, [r3, #2]
			return TRUE;
 8011342:	2301      	movs	r3, #1
 8011344:	e001      	b.n	801134a <Flash_Dsp_WR+0x576>
		default:break;
 8011346:	bf00      	nop
	}
	return FALSE;
 8011348:	2300      	movs	r3, #0
}
 801134a:	4618      	mov	r0, r3
 801134c:	3718      	adds	r7, #24
 801134e:	46bd      	mov	sp, r7
 8011350:	bd80      	pop	{r7, pc}
 8011352:	bf00      	nop
 8011354:	20004a70 	.word	0x20004a70
 8011358:	20004a74 	.word	0x20004a74

0801135c <Flash_RD_State_Clear>:
void Flash_RD_State_Clear(void)
{
 801135c:	b480      	push	{r7}
 801135e:	af00      	add	r7, sp, #0
	RD_STATE = 0;
 8011360:	4b03      	ldr	r3, [pc, #12]	; (8011370 <Flash_RD_State_Clear+0x14>)
 8011362:	2200      	movs	r2, #0
 8011364:	705a      	strb	r2, [r3, #1]
}
 8011366:	bf00      	nop
 8011368:	46bd      	mov	sp, r7
 801136a:	bc80      	pop	{r7}
 801136c:	4770      	bx	lr
 801136e:	bf00      	nop
 8011370:	20004a70 	.word	0x20004a70

08011374 <Flash_Dsp_RD>:
SCH_BOOL Flash_Dsp_RD(SCH_U8 Num, void *data, SCH_U16 Cnt)
{
 8011374:	b580      	push	{r7, lr}
 8011376:	b088      	sub	sp, #32
 8011378:	af00      	add	r7, sp, #0
 801137a:	4603      	mov	r3, r0
 801137c:	6039      	str	r1, [r7, #0]
 801137e:	71fb      	strb	r3, [r7, #7]
 8011380:	4613      	mov	r3, r2
 8011382:	80bb      	strh	r3, [r7, #4]
	SCH_U8 *u8data = (SCH_U8 *)data;
 8011384:	683b      	ldr	r3, [r7, #0]
 8011386:	61fb      	str	r3, [r7, #28]
	SCH_U16 Tx_Cnt,index;
	SCH_U32 addr;
	addr = Num*FLASH_SPI_SECTOR_SIZE + (RD_STATE/2)*256;
 8011388:	79fb      	ldrb	r3, [r7, #7]
 801138a:	011b      	lsls	r3, r3, #4
 801138c:	4a12      	ldr	r2, [pc, #72]	; (80113d8 <Flash_Dsp_RD+0x64>)
 801138e:	7852      	ldrb	r2, [r2, #1]
 8011390:	0852      	lsrs	r2, r2, #1
 8011392:	b2d2      	uxtb	r2, r2
 8011394:	4413      	add	r3, r2
 8011396:	021b      	lsls	r3, r3, #8
 8011398:	613b      	str	r3, [r7, #16]
	if(RD_STATE!=0xFF)
 801139a:	4b0f      	ldr	r3, [pc, #60]	; (80113d8 <Flash_Dsp_RD+0x64>)
 801139c:	785b      	ldrb	r3, [r3, #1]
 801139e:	2bff      	cmp	r3, #255	; 0xff
 80113a0:	d008      	beq.n	80113b4 <Flash_Dsp_RD+0x40>
		u8data = u8data + (RD_STATE/2)*256;
 80113a2:	4b0d      	ldr	r3, [pc, #52]	; (80113d8 <Flash_Dsp_RD+0x64>)
 80113a4:	785b      	ldrb	r3, [r3, #1]
 80113a6:	085b      	lsrs	r3, r3, #1
 80113a8:	b2db      	uxtb	r3, r3
 80113aa:	021b      	lsls	r3, r3, #8
 80113ac:	461a      	mov	r2, r3
 80113ae:	69fb      	ldr	r3, [r7, #28]
 80113b0:	4413      	add	r3, r2
 80113b2:	61fb      	str	r3, [r7, #28]
	Tx_Cnt = ((RD_STATE/2+1) < (Cnt+255)/256)?256:(Cnt%256);
 80113b4:	4b08      	ldr	r3, [pc, #32]	; (80113d8 <Flash_Dsp_RD+0x64>)
 80113b6:	785b      	ldrb	r3, [r3, #1]
 80113b8:	085b      	lsrs	r3, r3, #1
 80113ba:	b2db      	uxtb	r3, r3
 80113bc:	1c5a      	adds	r2, r3, #1
 80113be:	88bb      	ldrh	r3, [r7, #4]
 80113c0:	33ff      	adds	r3, #255	; 0xff
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	da00      	bge.n	80113c8 <Flash_Dsp_RD+0x54>
 80113c6:	33ff      	adds	r3, #255	; 0xff
 80113c8:	121b      	asrs	r3, r3, #8
 80113ca:	429a      	cmp	r2, r3
 80113cc:	db06      	blt.n	80113dc <Flash_Dsp_RD+0x68>
 80113ce:	88bb      	ldrh	r3, [r7, #4]
 80113d0:	b2db      	uxtb	r3, r3
 80113d2:	b29b      	uxth	r3, r3
 80113d4:	e004      	b.n	80113e0 <Flash_Dsp_RD+0x6c>
 80113d6:	bf00      	nop
 80113d8:	20004a70 	.word	0x20004a70
 80113dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80113e0:	81fb      	strh	r3, [r7, #14]
	switch(RD_STATE)
 80113e2:	4b01      	ldr	r3, [pc, #4]	; (80113e8 <Flash_Dsp_RD+0x74>)
 80113e4:	785b      	ldrb	r3, [r3, #1]
 80113e6:	e001      	b.n	80113ec <Flash_Dsp_RD+0x78>
 80113e8:	20004a70 	.word	0x20004a70
 80113ec:	2bff      	cmp	r3, #255	; 0xff
 80113ee:	f200 8252 	bhi.w	8011896 <Flash_Dsp_RD+0x522>
 80113f2:	a201      	add	r2, pc, #4	; (adr r2, 80113f8 <Flash_Dsp_RD+0x84>)
 80113f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113f8:	080117f9 	.word	0x080117f9
 80113fc:	0801180d 	.word	0x0801180d
 8011400:	080117f9 	.word	0x080117f9
 8011404:	0801180d 	.word	0x0801180d
 8011408:	080117f9 	.word	0x080117f9
 801140c:	0801180d 	.word	0x0801180d
 8011410:	080117f9 	.word	0x080117f9
 8011414:	0801180d 	.word	0x0801180d
 8011418:	080117f9 	.word	0x080117f9
 801141c:	0801180d 	.word	0x0801180d
 8011420:	080117f9 	.word	0x080117f9
 8011424:	0801180d 	.word	0x0801180d
 8011428:	080117f9 	.word	0x080117f9
 801142c:	0801180d 	.word	0x0801180d
 8011430:	080117f9 	.word	0x080117f9
 8011434:	0801180d 	.word	0x0801180d
 8011438:	080117f9 	.word	0x080117f9
 801143c:	0801180d 	.word	0x0801180d
 8011440:	080117f9 	.word	0x080117f9
 8011444:	0801180d 	.word	0x0801180d
 8011448:	080117f9 	.word	0x080117f9
 801144c:	0801180d 	.word	0x0801180d
 8011450:	080117f9 	.word	0x080117f9
 8011454:	0801180d 	.word	0x0801180d
 8011458:	080117f9 	.word	0x080117f9
 801145c:	0801180d 	.word	0x0801180d
 8011460:	080117f9 	.word	0x080117f9
 8011464:	0801180d 	.word	0x0801180d
 8011468:	080117f9 	.word	0x080117f9
 801146c:	0801180d 	.word	0x0801180d
 8011470:	080117f9 	.word	0x080117f9
 8011474:	0801180d 	.word	0x0801180d
 8011478:	08011897 	.word	0x08011897
 801147c:	08011897 	.word	0x08011897
 8011480:	08011897 	.word	0x08011897
 8011484:	08011897 	.word	0x08011897
 8011488:	08011897 	.word	0x08011897
 801148c:	08011897 	.word	0x08011897
 8011490:	08011897 	.word	0x08011897
 8011494:	08011897 	.word	0x08011897
 8011498:	08011897 	.word	0x08011897
 801149c:	08011897 	.word	0x08011897
 80114a0:	08011897 	.word	0x08011897
 80114a4:	08011897 	.word	0x08011897
 80114a8:	08011897 	.word	0x08011897
 80114ac:	08011897 	.word	0x08011897
 80114b0:	08011897 	.word	0x08011897
 80114b4:	08011897 	.word	0x08011897
 80114b8:	08011897 	.word	0x08011897
 80114bc:	08011897 	.word	0x08011897
 80114c0:	08011897 	.word	0x08011897
 80114c4:	08011897 	.word	0x08011897
 80114c8:	08011897 	.word	0x08011897
 80114cc:	08011897 	.word	0x08011897
 80114d0:	08011897 	.word	0x08011897
 80114d4:	08011897 	.word	0x08011897
 80114d8:	08011897 	.word	0x08011897
 80114dc:	08011897 	.word	0x08011897
 80114e0:	08011897 	.word	0x08011897
 80114e4:	08011897 	.word	0x08011897
 80114e8:	08011897 	.word	0x08011897
 80114ec:	08011897 	.word	0x08011897
 80114f0:	08011897 	.word	0x08011897
 80114f4:	08011897 	.word	0x08011897
 80114f8:	08011897 	.word	0x08011897
 80114fc:	08011897 	.word	0x08011897
 8011500:	08011897 	.word	0x08011897
 8011504:	08011897 	.word	0x08011897
 8011508:	08011897 	.word	0x08011897
 801150c:	08011897 	.word	0x08011897
 8011510:	08011897 	.word	0x08011897
 8011514:	08011897 	.word	0x08011897
 8011518:	08011897 	.word	0x08011897
 801151c:	08011897 	.word	0x08011897
 8011520:	08011897 	.word	0x08011897
 8011524:	08011897 	.word	0x08011897
 8011528:	08011897 	.word	0x08011897
 801152c:	08011897 	.word	0x08011897
 8011530:	08011897 	.word	0x08011897
 8011534:	08011897 	.word	0x08011897
 8011538:	08011897 	.word	0x08011897
 801153c:	08011897 	.word	0x08011897
 8011540:	08011897 	.word	0x08011897
 8011544:	08011897 	.word	0x08011897
 8011548:	08011897 	.word	0x08011897
 801154c:	08011897 	.word	0x08011897
 8011550:	08011897 	.word	0x08011897
 8011554:	08011897 	.word	0x08011897
 8011558:	08011897 	.word	0x08011897
 801155c:	08011897 	.word	0x08011897
 8011560:	08011897 	.word	0x08011897
 8011564:	08011897 	.word	0x08011897
 8011568:	08011897 	.word	0x08011897
 801156c:	08011897 	.word	0x08011897
 8011570:	08011897 	.word	0x08011897
 8011574:	08011897 	.word	0x08011897
 8011578:	08011897 	.word	0x08011897
 801157c:	08011897 	.word	0x08011897
 8011580:	08011897 	.word	0x08011897
 8011584:	08011897 	.word	0x08011897
 8011588:	08011897 	.word	0x08011897
 801158c:	08011897 	.word	0x08011897
 8011590:	08011897 	.word	0x08011897
 8011594:	08011897 	.word	0x08011897
 8011598:	08011897 	.word	0x08011897
 801159c:	08011897 	.word	0x08011897
 80115a0:	08011897 	.word	0x08011897
 80115a4:	08011897 	.word	0x08011897
 80115a8:	08011897 	.word	0x08011897
 80115ac:	08011897 	.word	0x08011897
 80115b0:	08011897 	.word	0x08011897
 80115b4:	08011897 	.word	0x08011897
 80115b8:	08011897 	.word	0x08011897
 80115bc:	08011897 	.word	0x08011897
 80115c0:	08011897 	.word	0x08011897
 80115c4:	08011897 	.word	0x08011897
 80115c8:	08011897 	.word	0x08011897
 80115cc:	08011897 	.word	0x08011897
 80115d0:	08011897 	.word	0x08011897
 80115d4:	08011897 	.word	0x08011897
 80115d8:	08011897 	.word	0x08011897
 80115dc:	08011897 	.word	0x08011897
 80115e0:	08011897 	.word	0x08011897
 80115e4:	08011897 	.word	0x08011897
 80115e8:	08011897 	.word	0x08011897
 80115ec:	08011897 	.word	0x08011897
 80115f0:	08011897 	.word	0x08011897
 80115f4:	08011897 	.word	0x08011897
 80115f8:	08011897 	.word	0x08011897
 80115fc:	08011897 	.word	0x08011897
 8011600:	08011897 	.word	0x08011897
 8011604:	08011897 	.word	0x08011897
 8011608:	08011897 	.word	0x08011897
 801160c:	08011897 	.word	0x08011897
 8011610:	08011897 	.word	0x08011897
 8011614:	08011897 	.word	0x08011897
 8011618:	08011897 	.word	0x08011897
 801161c:	08011897 	.word	0x08011897
 8011620:	08011897 	.word	0x08011897
 8011624:	08011897 	.word	0x08011897
 8011628:	08011897 	.word	0x08011897
 801162c:	08011897 	.word	0x08011897
 8011630:	08011897 	.word	0x08011897
 8011634:	08011897 	.word	0x08011897
 8011638:	08011897 	.word	0x08011897
 801163c:	08011897 	.word	0x08011897
 8011640:	08011897 	.word	0x08011897
 8011644:	08011897 	.word	0x08011897
 8011648:	08011897 	.word	0x08011897
 801164c:	08011897 	.word	0x08011897
 8011650:	08011897 	.word	0x08011897
 8011654:	08011897 	.word	0x08011897
 8011658:	08011897 	.word	0x08011897
 801165c:	08011897 	.word	0x08011897
 8011660:	08011897 	.word	0x08011897
 8011664:	08011897 	.word	0x08011897
 8011668:	08011897 	.word	0x08011897
 801166c:	08011897 	.word	0x08011897
 8011670:	08011897 	.word	0x08011897
 8011674:	08011897 	.word	0x08011897
 8011678:	08011897 	.word	0x08011897
 801167c:	08011897 	.word	0x08011897
 8011680:	08011897 	.word	0x08011897
 8011684:	08011897 	.word	0x08011897
 8011688:	08011897 	.word	0x08011897
 801168c:	08011897 	.word	0x08011897
 8011690:	08011897 	.word	0x08011897
 8011694:	08011897 	.word	0x08011897
 8011698:	08011897 	.word	0x08011897
 801169c:	08011897 	.word	0x08011897
 80116a0:	08011897 	.word	0x08011897
 80116a4:	08011897 	.word	0x08011897
 80116a8:	08011897 	.word	0x08011897
 80116ac:	08011897 	.word	0x08011897
 80116b0:	08011897 	.word	0x08011897
 80116b4:	08011897 	.word	0x08011897
 80116b8:	08011897 	.word	0x08011897
 80116bc:	08011897 	.word	0x08011897
 80116c0:	08011897 	.word	0x08011897
 80116c4:	08011897 	.word	0x08011897
 80116c8:	08011897 	.word	0x08011897
 80116cc:	08011897 	.word	0x08011897
 80116d0:	08011897 	.word	0x08011897
 80116d4:	08011897 	.word	0x08011897
 80116d8:	08011897 	.word	0x08011897
 80116dc:	08011897 	.word	0x08011897
 80116e0:	08011897 	.word	0x08011897
 80116e4:	08011897 	.word	0x08011897
 80116e8:	08011897 	.word	0x08011897
 80116ec:	08011897 	.word	0x08011897
 80116f0:	08011897 	.word	0x08011897
 80116f4:	08011897 	.word	0x08011897
 80116f8:	08011897 	.word	0x08011897
 80116fc:	08011897 	.word	0x08011897
 8011700:	08011897 	.word	0x08011897
 8011704:	08011897 	.word	0x08011897
 8011708:	08011897 	.word	0x08011897
 801170c:	08011897 	.word	0x08011897
 8011710:	08011897 	.word	0x08011897
 8011714:	08011897 	.word	0x08011897
 8011718:	08011897 	.word	0x08011897
 801171c:	08011897 	.word	0x08011897
 8011720:	08011897 	.word	0x08011897
 8011724:	08011897 	.word	0x08011897
 8011728:	08011897 	.word	0x08011897
 801172c:	08011897 	.word	0x08011897
 8011730:	08011897 	.word	0x08011897
 8011734:	08011897 	.word	0x08011897
 8011738:	08011897 	.word	0x08011897
 801173c:	08011897 	.word	0x08011897
 8011740:	08011897 	.word	0x08011897
 8011744:	08011897 	.word	0x08011897
 8011748:	08011897 	.word	0x08011897
 801174c:	08011897 	.word	0x08011897
 8011750:	08011897 	.word	0x08011897
 8011754:	08011897 	.word	0x08011897
 8011758:	08011897 	.word	0x08011897
 801175c:	08011897 	.word	0x08011897
 8011760:	08011897 	.word	0x08011897
 8011764:	08011897 	.word	0x08011897
 8011768:	08011897 	.word	0x08011897
 801176c:	08011897 	.word	0x08011897
 8011770:	08011897 	.word	0x08011897
 8011774:	08011897 	.word	0x08011897
 8011778:	08011897 	.word	0x08011897
 801177c:	08011897 	.word	0x08011897
 8011780:	08011897 	.word	0x08011897
 8011784:	08011897 	.word	0x08011897
 8011788:	08011897 	.word	0x08011897
 801178c:	08011897 	.word	0x08011897
 8011790:	08011897 	.word	0x08011897
 8011794:	08011897 	.word	0x08011897
 8011798:	08011897 	.word	0x08011897
 801179c:	08011897 	.word	0x08011897
 80117a0:	08011897 	.word	0x08011897
 80117a4:	08011897 	.word	0x08011897
 80117a8:	08011897 	.word	0x08011897
 80117ac:	08011897 	.word	0x08011897
 80117b0:	08011897 	.word	0x08011897
 80117b4:	08011897 	.word	0x08011897
 80117b8:	08011897 	.word	0x08011897
 80117bc:	08011897 	.word	0x08011897
 80117c0:	08011897 	.word	0x08011897
 80117c4:	08011897 	.word	0x08011897
 80117c8:	08011897 	.word	0x08011897
 80117cc:	08011897 	.word	0x08011897
 80117d0:	08011897 	.word	0x08011897
 80117d4:	08011897 	.word	0x08011897
 80117d8:	08011897 	.word	0x08011897
 80117dc:	08011897 	.word	0x08011897
 80117e0:	08011897 	.word	0x08011897
 80117e4:	08011897 	.word	0x08011897
 80117e8:	08011897 	.word	0x08011897
 80117ec:	08011897 	.word	0x08011897
 80117f0:	08011897 	.word	0x08011897
 80117f4:	08011849 	.word	0x08011849
		case 22:
		case 24:
		case 26:
		case 28:
		case 30:
			Eprom_WR_Order(FLASH_WREN);
 80117f8:	2006      	movs	r0, #6
 80117fa:	f7ff fa43 	bl	8010c84 <Eprom_WR_Order>
			RD_STATE++;
 80117fe:	4b29      	ldr	r3, [pc, #164]	; (80118a4 <Flash_Dsp_RD+0x530>)
 8011800:	785b      	ldrb	r3, [r3, #1]
 8011802:	3301      	adds	r3, #1
 8011804:	b2da      	uxtb	r2, r3
 8011806:	4b27      	ldr	r3, [pc, #156]	; (80118a4 <Flash_Dsp_RD+0x530>)
 8011808:	705a      	strb	r2, [r3, #1]
			break;
 801180a:	e045      	b.n	8011898 <Flash_Dsp_RD+0x524>
		case 23:
		case 25:
		case 27:
		case 29:
		case 31:
			Eprom_RD_Data(FLASH_READ,addr,u8data,Tx_Cnt);
 801180c:	89fb      	ldrh	r3, [r7, #14]
 801180e:	69fa      	ldr	r2, [r7, #28]
 8011810:	6939      	ldr	r1, [r7, #16]
 8011812:	2003      	movs	r0, #3
 8011814:	f7ff fa9c 	bl	8010d50 <Eprom_RD_Data>
			if((RD_STATE/2+1) == (Cnt+255)/256)
 8011818:	4b22      	ldr	r3, [pc, #136]	; (80118a4 <Flash_Dsp_RD+0x530>)
 801181a:	785b      	ldrb	r3, [r3, #1]
 801181c:	085b      	lsrs	r3, r3, #1
 801181e:	b2db      	uxtb	r3, r3
 8011820:	1c5a      	adds	r2, r3, #1
 8011822:	88bb      	ldrh	r3, [r7, #4]
 8011824:	33ff      	adds	r3, #255	; 0xff
 8011826:	2b00      	cmp	r3, #0
 8011828:	da00      	bge.n	801182c <Flash_Dsp_RD+0x4b8>
 801182a:	33ff      	adds	r3, #255	; 0xff
 801182c:	121b      	asrs	r3, r3, #8
 801182e:	429a      	cmp	r2, r3
 8011830:	d103      	bne.n	801183a <Flash_Dsp_RD+0x4c6>
				RD_STATE = 0xFF;
 8011832:	4b1c      	ldr	r3, [pc, #112]	; (80118a4 <Flash_Dsp_RD+0x530>)
 8011834:	22ff      	movs	r2, #255	; 0xff
 8011836:	705a      	strb	r2, [r3, #1]
			else
				RD_STATE++;
			break;
 8011838:	e02e      	b.n	8011898 <Flash_Dsp_RD+0x524>
				RD_STATE++;
 801183a:	4b1a      	ldr	r3, [pc, #104]	; (80118a4 <Flash_Dsp_RD+0x530>)
 801183c:	785b      	ldrb	r3, [r3, #1]
 801183e:	3301      	adds	r3, #1
 8011840:	b2da      	uxtb	r2, r3
 8011842:	4b18      	ldr	r3, [pc, #96]	; (80118a4 <Flash_Dsp_RD+0x530>)
 8011844:	705a      	strb	r2, [r3, #1]
			break;
 8011846:	e027      	b.n	8011898 <Flash_Dsp_RD+0x524>
		case 0xFF:
			{
				SCH_U32 *CheckSum = (SCH_U32 *)data;
 8011848:	683b      	ldr	r3, [r7, #0]
 801184a:	60bb      	str	r3, [r7, #8]
				SCH_U32 checksum = 0x00000000;
 801184c:	2300      	movs	r3, #0
 801184e:	617b      	str	r3, [r7, #20]
				u8data = u8data+4;
 8011850:	69fb      	ldr	r3, [r7, #28]
 8011852:	3304      	adds	r3, #4
 8011854:	61fb      	str	r3, [r7, #28]
				for(index=0;index<(Cnt-4);index++)
 8011856:	2300      	movs	r3, #0
 8011858:	837b      	strh	r3, [r7, #26]
 801185a:	e00b      	b.n	8011874 <Flash_Dsp_RD+0x500>
				{
					checksum += *u8data;
 801185c:	69fb      	ldr	r3, [r7, #28]
 801185e:	781b      	ldrb	r3, [r3, #0]
 8011860:	461a      	mov	r2, r3
 8011862:	697b      	ldr	r3, [r7, #20]
 8011864:	4413      	add	r3, r2
 8011866:	617b      	str	r3, [r7, #20]
					u8data ++;
 8011868:	69fb      	ldr	r3, [r7, #28]
 801186a:	3301      	adds	r3, #1
 801186c:	61fb      	str	r3, [r7, #28]
				for(index=0;index<(Cnt-4);index++)
 801186e:	8b7b      	ldrh	r3, [r7, #26]
 8011870:	3301      	adds	r3, #1
 8011872:	837b      	strh	r3, [r7, #26]
 8011874:	8b7a      	ldrh	r2, [r7, #26]
 8011876:	88bb      	ldrh	r3, [r7, #4]
 8011878:	3b04      	subs	r3, #4
 801187a:	429a      	cmp	r2, r3
 801187c:	dbee      	blt.n	801185c <Flash_Dsp_RD+0x4e8>
				}
				RD_STATE = 0x00;
 801187e:	4b09      	ldr	r3, [pc, #36]	; (80118a4 <Flash_Dsp_RD+0x530>)
 8011880:	2200      	movs	r2, #0
 8011882:	705a      	strb	r2, [r3, #1]
				if(*CheckSum == checksum)
 8011884:	68bb      	ldr	r3, [r7, #8]
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	697a      	ldr	r2, [r7, #20]
 801188a:	429a      	cmp	r2, r3
 801188c:	d101      	bne.n	8011892 <Flash_Dsp_RD+0x51e>
					return TRUE;
 801188e:	2301      	movs	r3, #1
 8011890:	e003      	b.n	801189a <Flash_Dsp_RD+0x526>
				else
					return FALSE;
 8011892:	2300      	movs	r3, #0
 8011894:	e001      	b.n	801189a <Flash_Dsp_RD+0x526>
			}
		default:break;
 8011896:	bf00      	nop
	}
	return FALSE;
 8011898:	2300      	movs	r3, #0
}
 801189a:	4618      	mov	r0, r3
 801189c:	3720      	adds	r7, #32
 801189e:	46bd      	mov	sp, r7
 80118a0:	bd80      	pop	{r7, pc}
 80118a2:	bf00      	nop
 80118a4:	20004a70 	.word	0x20004a70

080118a8 <TASK_Eeprom_Pro>:
	}
}


void TASK_Eeprom_Pro(void)
{
 80118a8:	b480      	push	{r7}
 80118aa:	af00      	add	r7, sp, #0
	
}
 80118ac:	bf00      	nop
 80118ae:	46bd      	mov	sp, r7
 80118b0:	bc80      	pop	{r7}
 80118b2:	4770      	bx	lr

080118b4 <LED_IO_Init>:
**  Created on	: 20180723
**  Description	:
**  Return		: 
********************************************************************************/
void LED_IO_Init(void)
{///===
 80118b4:	b480      	push	{r7}
 80118b6:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_LED_CTL, GPIO_PinOutput);
}
 80118b8:	bf00      	nop
 80118ba:	46bd      	mov	sp, r7
 80118bc:	bc80      	pop	{r7}
 80118be:	4770      	bx	lr

080118c0 <LED_Ctl>:
void LED_Ctl(SCH_BOOL OnOff)
{
 80118c0:	b480      	push	{r7}
 80118c2:	b083      	sub	sp, #12
 80118c4:	af00      	add	r7, sp, #0
 80118c6:	4603      	mov	r3, r0
 80118c8:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		TurnOff_LED;
	}
}
 80118ca:	bf00      	nop
 80118cc:	370c      	adds	r7, #12
 80118ce:	46bd      	mov	sp, r7
 80118d0:	bc80      	pop	{r7}
 80118d2:	4770      	bx	lr

080118d4 <TASK_LED_pro>:
**  Created on	: 20180723
**  Description	:100ms
**  Return		: 
********************************************************************************/
void TASK_LED_pro(void)
{
 80118d4:	b580      	push	{r7, lr}
 80118d6:	af00      	add	r7, sp, #0
	if(Get_SysPower_Flag)
 80118d8:	4b07      	ldr	r3, [pc, #28]	; (80118f8 <TASK_LED_pro+0x24>)
 80118da:	795b      	ldrb	r3, [r3, #5]
 80118dc:	f003 0308 	and.w	r3, r3, #8
 80118e0:	b2db      	uxtb	r3, r3
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d003      	beq.n	80118ee <TASK_LED_pro+0x1a>
	{
		LED_Ctl(ON);
 80118e6:	2001      	movs	r0, #1
 80118e8:	f7ff ffea 	bl	80118c0 <LED_Ctl>
	}
	else
	{
		LED_Ctl(OFF);
	}
}
 80118ec:	e002      	b.n	80118f4 <TASK_LED_pro+0x20>
		LED_Ctl(OFF);
 80118ee:	2000      	movs	r0, #0
 80118f0:	f7ff ffe6 	bl	80118c0 <LED_Ctl>
}
 80118f4:	bf00      	nop
 80118f6:	bd80      	pop	{r7, pc}
 80118f8:	200067e0 	.word	0x200067e0

080118fc <SysWakeUp_SetAlarm>:
{
	if(Get_RtcWorkStatus == ON)
	HAL_RTC_DeactivateAlarm(&hrtc,RTC_ALARM_A);
}
void SysWakeUp_SetAlarm(SCH_U8 index)
{
 80118fc:	b580      	push	{r7, lr}
 80118fe:	b082      	sub	sp, #8
 8011900:	af00      	add	r7, sp, #0
 8011902:	4603      	mov	r3, r0
 8011904:	71fb      	strb	r3, [r7, #7]

	if(Get_RtcWorkStatus == ON)
 8011906:	4b18      	ldr	r3, [pc, #96]	; (8011968 <SysWakeUp_SetAlarm+0x6c>)
 8011908:	799b      	ldrb	r3, [r3, #6]
 801190a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801190e:	b2db      	uxtb	r3, r3
 8011910:	2b00      	cmp	r3, #0
 8011912:	d024      	beq.n	801195e <SysWakeUp_SetAlarm+0x62>
	{
	    /*##-1- Configure the RTC Alarm peripheral #################################*/
	    /* Set Alarm to 00:00:00+index
	       RTC Alarm Generation: Alarm on Hours, Minutes and Seconds */
		HAL_RTC_GetTime(&hrtc, &stimestructure, RTC_FORMAT_BIN);
 8011914:	2200      	movs	r2, #0
 8011916:	4915      	ldr	r1, [pc, #84]	; (801196c <SysWakeUp_SetAlarm+0x70>)
 8011918:	4815      	ldr	r0, [pc, #84]	; (8011970 <SysWakeUp_SetAlarm+0x74>)
 801191a:	f7f4 f8b1 	bl	8005a80 <HAL_RTC_GetTime>
		stimestructure.Seconds = stimestructure.Seconds+index;
 801191e:	4b13      	ldr	r3, [pc, #76]	; (801196c <SysWakeUp_SetAlarm+0x70>)
 8011920:	789a      	ldrb	r2, [r3, #2]
 8011922:	79fb      	ldrb	r3, [r7, #7]
 8011924:	4413      	add	r3, r2
 8011926:	b2da      	uxtb	r2, r3
 8011928:	4b10      	ldr	r3, [pc, #64]	; (801196c <SysWakeUp_SetAlarm+0x70>)
 801192a:	709a      	strb	r2, [r3, #2]
		
	    salarmstructure.Alarm = RTC_ALARM_A;
 801192c:	4b11      	ldr	r3, [pc, #68]	; (8011974 <SysWakeUp_SetAlarm+0x78>)
 801192e:	2200      	movs	r2, #0
 8011930:	605a      	str	r2, [r3, #4]
	    salarmstructure.AlarmTime.Hours = stimestructure.Hours;
 8011932:	4b0e      	ldr	r3, [pc, #56]	; (801196c <SysWakeUp_SetAlarm+0x70>)
 8011934:	781a      	ldrb	r2, [r3, #0]
 8011936:	4b0f      	ldr	r3, [pc, #60]	; (8011974 <SysWakeUp_SetAlarm+0x78>)
 8011938:	701a      	strb	r2, [r3, #0]
	    salarmstructure.AlarmTime.Minutes = stimestructure.Minutes;
 801193a:	4b0c      	ldr	r3, [pc, #48]	; (801196c <SysWakeUp_SetAlarm+0x70>)
 801193c:	785a      	ldrb	r2, [r3, #1]
 801193e:	4b0d      	ldr	r3, [pc, #52]	; (8011974 <SysWakeUp_SetAlarm+0x78>)
 8011940:	705a      	strb	r2, [r3, #1]
	    salarmstructure.AlarmTime.Seconds = stimestructure.Seconds;
 8011942:	4b0a      	ldr	r3, [pc, #40]	; (801196c <SysWakeUp_SetAlarm+0x70>)
 8011944:	789a      	ldrb	r2, [r3, #2]
 8011946:	4b0b      	ldr	r3, [pc, #44]	; (8011974 <SysWakeUp_SetAlarm+0x78>)
 8011948:	709a      	strb	r2, [r3, #2]

	    if(HAL_RTC_SetAlarm_IT(&hrtc,&salarmstructure,RTC_FORMAT_BCD) != HAL_OK)
 801194a:	2201      	movs	r2, #1
 801194c:	4909      	ldr	r1, [pc, #36]	; (8011974 <SysWakeUp_SetAlarm+0x78>)
 801194e:	4808      	ldr	r0, [pc, #32]	; (8011970 <SysWakeUp_SetAlarm+0x74>)
 8011950:	f7f4 fa24 	bl	8005d9c <HAL_RTC_SetAlarm_IT>
 8011954:	4603      	mov	r3, r0
 8011956:	2b00      	cmp	r3, #0
 8011958:	d001      	beq.n	801195e <SysWakeUp_SetAlarm+0x62>
	    {
	        /* Initialization Error */
	        Error_Handler();
 801195a:	f7ef feb5 	bl	80016c8 <Error_Handler>
	    }
		
	}
}
 801195e:	bf00      	nop
 8011960:	3708      	adds	r7, #8
 8011962:	46bd      	mov	sp, r7
 8011964:	bd80      	pop	{r7, pc}
 8011966:	bf00      	nop
 8011968:	200067e0 	.word	0x200067e0
 801196c:	200060b8 	.word	0x200060b8
 8011970:	20004c64 	.word	0x20004c64
 8011974:	200060b0 	.word	0x200060b0

08011978 <MUTE_IO_Init>:
**  Created on	: 20160909
**  Description	:
**  Return		: 
********************************************************************************/
void MUTE_IO_Init(void)
{///===
 8011978:	b480      	push	{r7}
 801197a:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_MUTE_CTL, GPIO_PinOutput);
}
 801197c:	bf00      	nop
 801197e:	46bd      	mov	sp, r7
 8011980:	bc80      	pop	{r7}
 8011982:	4770      	bx	lr

08011984 <MUTE_Ctl>:
void MUTE_Ctl(SCH_BOOL OnOff)
{
 8011984:	b580      	push	{r7, lr}
 8011986:	b082      	sub	sp, #8
 8011988:	af00      	add	r7, sp, #0
 801198a:	4603      	mov	r3, r0
 801198c:	71fb      	strb	r3, [r7, #7]
	if(OnOff == ON)
 801198e:	79fb      	ldrb	r3, [r7, #7]
 8011990:	2b01      	cmp	r3, #1
 8011992:	d10f      	bne.n	80119b4 <MUTE_Ctl+0x30>
	{
		TurnOn_MUTE;
		if(!Get_MUTE_Flag)
 8011994:	4b11      	ldr	r3, [pc, #68]	; (80119dc <MUTE_Ctl+0x58>)
 8011996:	795b      	ldrb	r3, [r3, #5]
 8011998:	f003 0320 	and.w	r3, r3, #32
 801199c:	b2db      	uxtb	r3, r3
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d102      	bne.n	80119a8 <MUTE_Ctl+0x24>
			AmpMute(ON);
 80119a2:	2001      	movs	r0, #1
 80119a4:	f7fa fa3c 	bl	800be20 <AmpMute>
		Set_MUTE_Flag;
 80119a8:	4a0c      	ldr	r2, [pc, #48]	; (80119dc <MUTE_Ctl+0x58>)
 80119aa:	7953      	ldrb	r3, [r2, #5]
 80119ac:	f043 0320 	orr.w	r3, r3, #32
 80119b0:	7153      	strb	r3, [r2, #5]
		TurnOff_MUTE;
		if(Get_MUTE_Flag)
			AmpMute(OFF);
		Clr_MUTE_Flag;
	}
}
 80119b2:	e00e      	b.n	80119d2 <MUTE_Ctl+0x4e>
		if(Get_MUTE_Flag)
 80119b4:	4b09      	ldr	r3, [pc, #36]	; (80119dc <MUTE_Ctl+0x58>)
 80119b6:	795b      	ldrb	r3, [r3, #5]
 80119b8:	f003 0320 	and.w	r3, r3, #32
 80119bc:	b2db      	uxtb	r3, r3
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d002      	beq.n	80119c8 <MUTE_Ctl+0x44>
			AmpMute(OFF);
 80119c2:	2000      	movs	r0, #0
 80119c4:	f7fa fa2c 	bl	800be20 <AmpMute>
		Clr_MUTE_Flag;
 80119c8:	4a04      	ldr	r2, [pc, #16]	; (80119dc <MUTE_Ctl+0x58>)
 80119ca:	7953      	ldrb	r3, [r2, #5]
 80119cc:	f36f 1345 	bfc	r3, #5, #1
 80119d0:	7153      	strb	r3, [r2, #5]
}
 80119d2:	bf00      	nop
 80119d4:	3708      	adds	r7, #8
 80119d6:	46bd      	mov	sp, r7
 80119d8:	bd80      	pop	{r7, pc}
 80119da:	bf00      	nop
 80119dc:	200067e0 	.word	0x200067e0

080119e0 <AudioMute>:
///==================================================================================================
MUTE_STATE Mute_State;
void AudioMute(MUTE_T MUTE_Type)
{
 80119e0:	b580      	push	{r7, lr}
 80119e2:	b082      	sub	sp, #8
 80119e4:	af00      	add	r7, sp, #0
 80119e6:	4603      	mov	r3, r0
 80119e8:	71fb      	strb	r3, [r7, #7]
	if(MUTE_Type==SOFTON)
 80119ea:	79fb      	ldrb	r3, [r7, #7]
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d00f      	beq.n	8011a10 <AudioMute+0x30>
	{
		///AdjustVolumeStepper(SLOW_DOWN);
	}
	else if(MUTE_Type== SOFTOFF)
 80119f0:	79fb      	ldrb	r3, [r7, #7]
 80119f2:	2b01      	cmp	r3, #1
 80119f4:	d00c      	beq.n	8011a10 <AudioMute+0x30>
	{
		///AdjustVolumeStepper(SLOW_UP);
	}	
	else if(MUTE_Type== HARDON)
 80119f6:	79fb      	ldrb	r3, [r7, #7]
 80119f8:	2b02      	cmp	r3, #2
 80119fa:	d103      	bne.n	8011a04 <AudioMute+0x24>
	{
		MUTE_Ctl(ON);
 80119fc:	2001      	movs	r0, #1
 80119fe:	f7ff ffc1 	bl	8011984 <MUTE_Ctl>
	}
	else if(MUTE_Type==HARDOFF)
	{
		MUTE_Ctl(OFF);
	}
}
 8011a02:	e005      	b.n	8011a10 <AudioMute+0x30>
	else if(MUTE_Type==HARDOFF)
 8011a04:	79fb      	ldrb	r3, [r7, #7]
 8011a06:	2b03      	cmp	r3, #3
 8011a08:	d102      	bne.n	8011a10 <AudioMute+0x30>
		MUTE_Ctl(OFF);
 8011a0a:	2000      	movs	r0, #0
 8011a0c:	f7ff ffba 	bl	8011984 <MUTE_Ctl>
}
 8011a10:	bf00      	nop
 8011a12:	3708      	adds	r7, #8
 8011a14:	46bd      	mov	sp, r7
 8011a16:	bd80      	pop	{r7, pc}

08011a18 <Hardware_Ver_Pro>:

Sys_Power_T SysPower;

#define HARDWARE_DET_AD     	 //ADC_CHANNEL_AD7
void Hardware_Ver_Pro(void)
{
 8011a18:	b480      	push	{r7}
 8011a1a:	af00      	add	r7, sp, #0
	if(Sys.Hardware_Ver >= 0xF00)
 8011a1c:	4b07      	ldr	r3, [pc, #28]	; (8011a3c <Hardware_Ver_Pro+0x24>)
 8011a1e:	885b      	ldrh	r3, [r3, #2]
 8011a20:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8011a24:	d303      	bcc.n	8011a2e <Hardware_Ver_Pro+0x16>
	{
		Sys.Dsp_Hardware_Mode = 1;///1708
 8011a26:	4b05      	ldr	r3, [pc, #20]	; (8011a3c <Hardware_Ver_Pro+0x24>)
 8011a28:	2201      	movs	r2, #1
 8011a2a:	705a      	strb	r2, [r3, #1]
	}
	else
	{
		Sys.Dsp_Hardware_Mode = 0;///
	}
}
 8011a2c:	e002      	b.n	8011a34 <Hardware_Ver_Pro+0x1c>
		Sys.Dsp_Hardware_Mode = 0;///
 8011a2e:	4b03      	ldr	r3, [pc, #12]	; (8011a3c <Hardware_Ver_Pro+0x24>)
 8011a30:	2200      	movs	r2, #0
 8011a32:	705a      	strb	r2, [r3, #1]
}
 8011a34:	bf00      	nop
 8011a36:	46bd      	mov	sp, r7
 8011a38:	bc80      	pop	{r7}
 8011a3a:	4770      	bx	lr
 8011a3c:	200067e0 	.word	0x200067e0

08011a40 <SystemPowerUp>:

void SystemPowerUp(void)
{
 8011a40:	b580      	push	{r7, lr}
 8011a42:	af00      	add	r7, sp, #0
	ClearAllModeMessage();
 8011a44:	f001 f850 	bl	8012ae8 <ClearAllModeMessage>
	GPIOInit();
 8011a48:	f000 fd4c 	bl	80124e4 <GPIOInit>
	AudioMute(HARDON);
 8011a4c:	2002      	movs	r0, #2
 8011a4e:	f7ff ffc7 	bl	80119e0 <AudioMute>
	DSP_RESET_HOLD;
	BT_RESET_HOLD;
	AD1938_RESET_HOLD;
	AD1978_RESET_HOLD;
	SYS_Power_Ctl(ON);
 8011a52:	2001      	movs	r0, #1
 8011a54:	f000 fd16 	bl	8012484 <SYS_Power_Ctl>
	ACC_EN_Ctl(ON);
 8011a58:	2001      	movs	r0, #1
 8011a5a:	f000 fd2d 	bl	80124b8 <ACC_EN_Ctl>
	///TurnOn_REM_EN;
}
 8011a5e:	bf00      	nop
 8011a60:	bd80      	pop	{r7, pc}
	...

08011a64 <PowerOnSystemModule>:
void PowerOnSystemModule(void)
{
 8011a64:	b580      	push	{r7, lr}
 8011a66:	af00      	add	r7, sp, #0
	AMP_TURN_ON();
 8011a68:	4b04      	ldr	r3, [pc, #16]	; (8011a7c <PowerOnSystemModule+0x18>)
 8011a6a:	2201      	movs	r2, #1
 8011a6c:	701a      	strb	r2, [r3, #0]
	Bsp_UART_Init();
 8011a6e:	f000 fc27 	bl	80122c0 <Bsp_UART_Init>
	Bsp_ADC_Init();
 8011a72:	f000 fc38 	bl	80122e6 <Bsp_ADC_Init>
	DSP_RESET_RELEASE;
	BT_RESET_RELEASE;
	AD1938_RESET_RELEASE;
	AD1978_RESET_RELEASE;
}
 8011a76:	bf00      	nop
 8011a78:	bd80      	pop	{r7, pc}
 8011a7a:	bf00      	nop
 8011a7c:	20005038 	.word	0x20005038

08011a80 <PowerOffSystemModule>:

void PowerOffSystemModule(void)
{
 8011a80:	b580      	push	{r7, lr}
 8011a82:	af00      	add	r7, sp, #0
	AudioMute(HARDON);
 8011a84:	2002      	movs	r0, #2
 8011a86:	f7ff ffab 	bl	80119e0 <AudioMute>
	///App_Dsp.DspPwrState = DSP_CLOSE;
}
 8011a8a:	bf00      	nop
 8011a8c:	bd80      	pop	{r7, pc}
	...

08011a90 <EnterPowerOff>:
void EnterPowerOff(void)
{
 8011a90:	b580      	push	{r7, lr}
 8011a92:	af00      	add	r7, sp, #0
	AudioMute(HARDON);
 8011a94:	2002      	movs	r0, #2
 8011a96:	f7ff ffa3 	bl	80119e0 <AudioMute>
	AMP_TURN_OFF();
 8011a9a:	4b0c      	ldr	r3, [pc, #48]	; (8011acc <EnterPowerOff+0x3c>)
 8011a9c:	2204      	movs	r2, #4
 8011a9e:	701a      	strb	r2, [r3, #0]
	SYS_Power_Ctl(OFF);
 8011aa0:	2000      	movs	r0, #0
 8011aa2:	f000 fcef 	bl	8012484 <SYS_Power_Ctl>
	ACC_EN_Ctl(OFF);
 8011aa6:	2000      	movs	r0, #0
 8011aa8:	f000 fd06 	bl	80124b8 <ACC_EN_Ctl>
	DSP_RESET_HOLD;
	BT_RESET_HOLD;
	AD1938_RESET_HOLD;
	AD1978_RESET_HOLD;
	Clr_AppStartOk;
 8011aac:	4a08      	ldr	r2, [pc, #32]	; (8011ad0 <EnterPowerOff+0x40>)
 8011aae:	7993      	ldrb	r3, [r2, #6]
 8011ab0:	f36f 0300 	bfc	r3, #0, #1
 8011ab4:	7193      	strb	r3, [r2, #6]
	DSP_OFF_FLAG = Get_DSP_OFF_Flag;
 8011ab6:	4b06      	ldr	r3, [pc, #24]	; (8011ad0 <EnterPowerOff+0x40>)
 8011ab8:	799b      	ldrb	r3, [r3, #6]
 8011aba:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8011abe:	b2db      	uxtb	r3, r3
 8011ac0:	461a      	mov	r2, r3
 8011ac2:	4b04      	ldr	r3, [pc, #16]	; (8011ad4 <EnterPowerOff+0x44>)
 8011ac4:	701a      	strb	r2, [r3, #0]
}
 8011ac6:	bf00      	nop
 8011ac8:	bd80      	pop	{r7, pc}
 8011aca:	bf00      	nop
 8011acc:	20005038 	.word	0x20005038
 8011ad0:	200067e0 	.word	0x200067e0
 8011ad4:	20004a75 	.word	0x20004a75

08011ad8 <PowerMessage>:

void PowerMessage(void)
{
 8011ad8:	b580      	push	{r7, lr}
 8011ada:	b082      	sub	sp, #8
 8011adc:	af00      	add	r7, sp, #0
	MESSAGE pMsg;
	if(FALSE==GetMessage(POWER_MODULE,&pMsg))
 8011ade:	1d3b      	adds	r3, r7, #4
 8011ae0:	4619      	mov	r1, r3
 8011ae2:	2000      	movs	r0, #0
 8011ae4:	f000 ffd8 	bl	8012a98 <GetMessage>
 8011ae8:	4603      	mov	r3, r0
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d039      	beq.n	8011b62 <PowerMessage+0x8a>
		return;
	switch(pMsg.ID)
 8011aee:	793b      	ldrb	r3, [r7, #4]
 8011af0:	2b01      	cmp	r3, #1
 8011af2:	d002      	beq.n	8011afa <PowerMessage+0x22>
 8011af4:	2b02      	cmp	r3, #2
 8011af6:	d013      	beq.n	8011b20 <PowerMessage+0x48>
			}
			SysPower.Power_Timer = 0;
			PowerOffSystemModule();
			///PostMessage(ARM_MODULE, M2A_SYS_CMD, M2A_POWER);
			break;
		default:break;
 8011af8:	e038      	b.n	8011b6c <PowerMessage+0x94>
			SysPower.bk_PowerOffReason=SysPower.PowerOffReason;
 8011afa:	4b1e      	ldr	r3, [pc, #120]	; (8011b74 <PowerMessage+0x9c>)
 8011afc:	789a      	ldrb	r2, [r3, #2]
 8011afe:	4b1d      	ldr	r3, [pc, #116]	; (8011b74 <PowerMessage+0x9c>)
 8011b00:	705a      	strb	r2, [r3, #1]
			SysPower.PowerOffReason=POWER_ON;
 8011b02:	4b1c      	ldr	r3, [pc, #112]	; (8011b74 <PowerMessage+0x9c>)
 8011b04:	2201      	movs	r2, #1
 8011b06:	709a      	strb	r2, [r3, #2]
			SysPower.nPowerState=POWER_ON_DELAY;
 8011b08:	4b1a      	ldr	r3, [pc, #104]	; (8011b74 <PowerMessage+0x9c>)
 8011b0a:	2201      	movs	r2, #1
 8011b0c:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;
 8011b0e:	4b19      	ldr	r3, [pc, #100]	; (8011b74 <PowerMessage+0x9c>)
 8011b10:	2200      	movs	r2, #0
 8011b12:	809a      	strh	r2, [r3, #4]
			AudioMute(HARDON);
 8011b14:	2002      	movs	r0, #2
 8011b16:	f7ff ff63 	bl	80119e0 <AudioMute>
			ClearAllModeMessage();
 8011b1a:	f000 ffe5 	bl	8012ae8 <ClearAllModeMessage>
			break;
 8011b1e:	e025      	b.n	8011b6c <PowerMessage+0x94>
			SysPower.PowerOffReason = (POWEROFFREASON)pMsg.prm;
 8011b20:	88fb      	ldrh	r3, [r7, #6]
 8011b22:	b2da      	uxtb	r2, r3
 8011b24:	4b13      	ldr	r3, [pc, #76]	; (8011b74 <PowerMessage+0x9c>)
 8011b26:	709a      	strb	r2, [r3, #2]
			if(SysPower.PowerOffReason==POWEROFF_FROM_START)
 8011b28:	4b12      	ldr	r3, [pc, #72]	; (8011b74 <PowerMessage+0x9c>)
 8011b2a:	789b      	ldrb	r3, [r3, #2]
 8011b2c:	2b04      	cmp	r3, #4
 8011b2e:	d107      	bne.n	8011b40 <PowerMessage+0x68>
				if(SysPower.nPowerState>=POWER_CLOSE_SCREEN)
 8011b30:	4b10      	ldr	r3, [pc, #64]	; (8011b74 <PowerMessage+0x9c>)
 8011b32:	781b      	ldrb	r3, [r3, #0]
 8011b34:	2b06      	cmp	r3, #6
 8011b36:	d816      	bhi.n	8011b66 <PowerMessage+0x8e>
				SysPower.nPowerState=POWER_ACCOFF;
 8011b38:	4b0e      	ldr	r3, [pc, #56]	; (8011b74 <PowerMessage+0x9c>)
 8011b3a:	220a      	movs	r2, #10
 8011b3c:	701a      	strb	r2, [r3, #0]
 8011b3e:	e00a      	b.n	8011b56 <PowerMessage+0x7e>
			else if(SysPower.PowerOffReason==POWEROFF_FROM_VOLTAGE)
 8011b40:	4b0c      	ldr	r3, [pc, #48]	; (8011b74 <PowerMessage+0x9c>)
 8011b42:	789b      	ldrb	r3, [r3, #2]
 8011b44:	2b03      	cmp	r3, #3
 8011b46:	d106      	bne.n	8011b56 <PowerMessage+0x7e>
				if(SysPower.nPowerState>=POWER_CLOSE_SCREEN)
 8011b48:	4b0a      	ldr	r3, [pc, #40]	; (8011b74 <PowerMessage+0x9c>)
 8011b4a:	781b      	ldrb	r3, [r3, #0]
 8011b4c:	2b06      	cmp	r3, #6
 8011b4e:	d80c      	bhi.n	8011b6a <PowerMessage+0x92>
				SysPower.nPowerState=POWER_CLOSE_SCREEN;
 8011b50:	4b08      	ldr	r3, [pc, #32]	; (8011b74 <PowerMessage+0x9c>)
 8011b52:	2207      	movs	r2, #7
 8011b54:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer = 0;
 8011b56:	4b07      	ldr	r3, [pc, #28]	; (8011b74 <PowerMessage+0x9c>)
 8011b58:	2200      	movs	r2, #0
 8011b5a:	809a      	strh	r2, [r3, #4]
			PowerOffSystemModule();
 8011b5c:	f7ff ff90 	bl	8011a80 <PowerOffSystemModule>
			break;
 8011b60:	e004      	b.n	8011b6c <PowerMessage+0x94>
		return;
 8011b62:	bf00      	nop
 8011b64:	e002      	b.n	8011b6c <PowerMessage+0x94>
					break;
 8011b66:	bf00      	nop
 8011b68:	e000      	b.n	8011b6c <PowerMessage+0x94>
					break;
 8011b6a:	bf00      	nop
	}
}
 8011b6c:	3708      	adds	r7, #8
 8011b6e:	46bd      	mov	sp, r7
 8011b70:	bd80      	pop	{r7, pc}
 8011b72:	bf00      	nop
 8011b74:	200060bc 	.word	0x200060bc

08011b78 <TASK_Power_Pro>:

void TASK_Power_Pro(void)
{
 8011b78:	b580      	push	{r7, lr}
 8011b7a:	af00      	add	r7, sp, #0
	PowerMessage();
 8011b7c:	f7ff ffac 	bl	8011ad8 <PowerMessage>
	SysPower.Power_Timer++;
 8011b80:	4bab      	ldr	r3, [pc, #684]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011b82:	889b      	ldrh	r3, [r3, #4]
 8011b84:	3301      	adds	r3, #1
 8011b86:	b29a      	uxth	r2, r3
 8011b88:	4ba9      	ldr	r3, [pc, #676]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011b8a:	809a      	strh	r2, [r3, #4]
	switch(SysPower.nPowerState)
 8011b8c:	4ba8      	ldr	r3, [pc, #672]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011b8e:	781b      	ldrb	r3, [r3, #0]
 8011b90:	2b0c      	cmp	r3, #12
 8011b92:	f200 8135 	bhi.w	8011e00 <TASK_Power_Pro+0x288>
 8011b96:	a201      	add	r2, pc, #4	; (adr r2, 8011b9c <TASK_Power_Pro+0x24>)
 8011b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b9c:	08011bd1 	.word	0x08011bd1
 8011ba0:	08011c25 	.word	0x08011c25
 8011ba4:	08011c37 	.word	0x08011c37
 8011ba8:	08011c4f 	.word	0x08011c4f
 8011bac:	08011c6b 	.word	0x08011c6b
 8011bb0:	08011c95 	.word	0x08011c95
 8011bb4:	08011e01 	.word	0x08011e01
 8011bb8:	08011cc5 	.word	0x08011cc5
 8011bbc:	08011ce1 	.word	0x08011ce1
 8011bc0:	08011d05 	.word	0x08011d05
 8011bc4:	08011d6f 	.word	0x08011d6f
 8011bc8:	08011dbd 	.word	0x08011dbd
 8011bcc:	08011deb 	.word	0x08011deb
	{
		case POWER_ON_START:
			if(SysPower.Power_Timer>=T40MS_8)
 8011bd0:	4b97      	ldr	r3, [pc, #604]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011bd2:	889b      	ldrh	r3, [r3, #4]
 8011bd4:	2b04      	cmp	r3, #4
 8011bd6:	f240 8115 	bls.w	8011e04 <TASK_Power_Pro+0x28c>
			{
				if(Get_START_Flag&&!Get_VolErr_Flag)
 8011bda:	4b96      	ldr	r3, [pc, #600]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011bdc:	799b      	ldrb	r3, [r3, #6]
 8011bde:	f003 0320 	and.w	r3, r3, #32
 8011be2:	b2db      	uxtb	r3, r3
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	d00c      	beq.n	8011c02 <TASK_Power_Pro+0x8a>
 8011be8:	4b92      	ldr	r3, [pc, #584]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011bea:	795b      	ldrb	r3, [r3, #5]
 8011bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011bf0:	b2db      	uxtb	r3, r3
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	d105      	bne.n	8011c02 <TASK_Power_Pro+0x8a>
				{
					PostMessage(POWER_MODULE,EVT_POWER_ON,0);  
 8011bf6:	2200      	movs	r2, #0
 8011bf8:	2101      	movs	r1, #1
 8011bfa:	2000      	movs	r0, #0
 8011bfc:	f000 ff24 	bl	8012a48 <PostMessage>
						SysPower.PowerOffReason=POWEROFF_FROM_VOLTAGE;
					SysPower.nPowerState=POWER_OFF_DELAY;
					SysPower.Power_Timer=0;  
				}
			}
			break;
 8011c00:	e100      	b.n	8011e04 <TASK_Power_Pro+0x28c>
					if(Get_VolErr_Flag)
 8011c02:	4b8c      	ldr	r3, [pc, #560]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011c04:	795b      	ldrb	r3, [r3, #5]
 8011c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011c0a:	b2db      	uxtb	r3, r3
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d002      	beq.n	8011c16 <TASK_Power_Pro+0x9e>
						SysPower.PowerOffReason=POWEROFF_FROM_VOLTAGE;
 8011c10:	4b87      	ldr	r3, [pc, #540]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c12:	2203      	movs	r2, #3
 8011c14:	709a      	strb	r2, [r3, #2]
					SysPower.nPowerState=POWER_OFF_DELAY;
 8011c16:	4b86      	ldr	r3, [pc, #536]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c18:	2208      	movs	r2, #8
 8011c1a:	701a      	strb	r2, [r3, #0]
					SysPower.Power_Timer=0;  
 8011c1c:	4b84      	ldr	r3, [pc, #528]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c1e:	2200      	movs	r2, #0
 8011c20:	809a      	strh	r2, [r3, #4]
			break;
 8011c22:	e0ef      	b.n	8011e04 <TASK_Power_Pro+0x28c>
		case POWER_ON_DELAY:
			SysPower.nPowerState=POWER_ARM_RESET;
 8011c24:	4b82      	ldr	r3, [pc, #520]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c26:	2202      	movs	r2, #2
 8011c28:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;             			
 8011c2a:	4b81      	ldr	r3, [pc, #516]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c2c:	2200      	movs	r2, #0
 8011c2e:	809a      	strh	r2, [r3, #4]
			SystemPowerUp();
 8011c30:	f7ff ff06 	bl	8011a40 <SystemPowerUp>
			break;
 8011c34:	e0f9      	b.n	8011e2a <TASK_Power_Pro+0x2b2>
		case POWER_ARM_RESET:
			if(SysPower.Power_Timer>=T96MS_8)
 8011c36:	4b7e      	ldr	r3, [pc, #504]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c38:	889b      	ldrh	r3, [r3, #4]
 8011c3a:	2b0b      	cmp	r3, #11
 8011c3c:	f240 80e4 	bls.w	8011e08 <TASK_Power_Pro+0x290>
			{
				DSP_RESET_HOLD;
				BT_RESET_HOLD;
				AD1938_RESET_HOLD;
				AD1978_RESET_HOLD;
				SysPower.nPowerState = POWER_VAR_RECOVER;
 8011c40:	4b7b      	ldr	r3, [pc, #492]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c42:	2203      	movs	r2, #3
 8011c44:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 8011c46:	4b7a      	ldr	r3, [pc, #488]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c48:	2200      	movs	r2, #0
 8011c4a:	809a      	strh	r2, [r3, #4]
			}
			break;
 8011c4c:	e0dc      	b.n	8011e08 <TASK_Power_Pro+0x290>
		case POWER_VAR_RECOVER:
			if(SysPower.Power_Timer>=T480MS_8)
 8011c4e:	4b78      	ldr	r3, [pc, #480]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c50:	889b      	ldrh	r3, [r3, #4]
 8011c52:	2b3b      	cmp	r3, #59	; 0x3b
 8011c54:	f240 80da 	bls.w	8011e0c <TASK_Power_Pro+0x294>
			{
				SysPower.Power_Timer=0;
 8011c58:	4b75      	ldr	r3, [pc, #468]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c5a:	2200      	movs	r2, #0
 8011c5c:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_TFT_POWER_ON;			       
 8011c5e:	4b74      	ldr	r3, [pc, #464]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c60:	2204      	movs	r2, #4
 8011c62:	701a      	strb	r2, [r3, #0]
				PowerOnSystemModule();
 8011c64:	f7ff fefe 	bl	8011a64 <PowerOnSystemModule>
			}
			break;
 8011c68:	e0d0      	b.n	8011e0c <TASK_Power_Pro+0x294>
		case POWER_TFT_POWER_ON:
			if(SysPower.Power_Timer>=T96MS_8)
 8011c6a:	4b71      	ldr	r3, [pc, #452]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c6c:	889b      	ldrh	r3, [r3, #4]
 8011c6e:	2b0b      	cmp	r3, #11
 8011c70:	f240 80ce 	bls.w	8011e10 <TASK_Power_Pro+0x298>
			{
			
				SysPower.Power_Timer=0;				
 8011c74:	4b6e      	ldr	r3, [pc, #440]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c76:	2200      	movs	r2, #0
 8011c78:	809a      	strh	r2, [r3, #4]
				App_Dsp.DspPwrState = DSP_POWER_EN;
 8011c7a:	4b6f      	ldr	r3, [pc, #444]	; (8011e38 <TASK_Power_Pro+0x2c0>)
 8011c7c:	2201      	movs	r2, #1
 8011c7e:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
				SysPower.PowerOffReason=POWER_ON;/**/
 8011c82:	4b6b      	ldr	r3, [pc, #428]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c84:	2201      	movs	r2, #1
 8011c86:	709a      	strb	r2, [r3, #2]
				SysPower.nPowerState=POWER_SECURITY_CODE;
 8011c88:	4b69      	ldr	r3, [pc, #420]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011c8a:	2205      	movs	r2, #5
 8011c8c:	701a      	strb	r2, [r3, #0]
				//ADC_GetData(HARDWARE_DET_AD,&Sys.Hardware_Ver);
				Hardware_Ver_Pro();
 8011c8e:	f7ff fec3 	bl	8011a18 <Hardware_Ver_Pro>
			}
			break;
 8011c92:	e0bd      	b.n	8011e10 <TASK_Power_Pro+0x298>
		case POWER_SECURITY_CODE:
			if(App_Dsp.DspPwrState == DSP_NORMAL&&SysPower.Power_Timer>=T4S_8)
 8011c94:	4b68      	ldr	r3, [pc, #416]	; (8011e38 <TASK_Power_Pro+0x2c0>)
 8011c96:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 8011c9a:	2b03      	cmp	r3, #3
 8011c9c:	f040 80ba 	bne.w	8011e14 <TASK_Power_Pro+0x29c>
 8011ca0:	4b63      	ldr	r3, [pc, #396]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011ca2:	889b      	ldrh	r3, [r3, #4]
 8011ca4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8011ca8:	f0c0 80b4 	bcc.w	8011e14 <TASK_Power_Pro+0x29c>
			{
				AudioMute(HARDOFF);
 8011cac:	2003      	movs	r0, #3
 8011cae:	f7ff fe97 	bl	80119e0 <AudioMute>
				Set_AppStartOk;
 8011cb2:	4a60      	ldr	r2, [pc, #384]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011cb4:	7993      	ldrb	r3, [r2, #6]
 8011cb6:	f043 0301 	orr.w	r3, r3, #1
 8011cba:	7193      	strb	r3, [r2, #6]
				//UartTxData(SCH_Uart_BT,BT_NAME_SET,sizeof(BT_NAME_SET));
				
				SysPower.nPowerState=POWER_NORMAL_RUN;
 8011cbc:	4b5c      	ldr	r3, [pc, #368]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011cbe:	2206      	movs	r2, #6
 8011cc0:	701a      	strb	r2, [r3, #0]
				Printf("PowerState = POWER_NORMAL_RUN \n");
			}
			break;
 8011cc2:	e0a7      	b.n	8011e14 <TASK_Power_Pro+0x29c>
		case POWER_NORMAL_RUN:
			break;
		case POWER_CLOSE_SCREEN:
			TurnOff_REM_EN;
			if(SysPower.Power_Timer>=T480MS_8)
 8011cc4:	4b5a      	ldr	r3, [pc, #360]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011cc6:	889b      	ldrh	r3, [r3, #4]
 8011cc8:	2b3b      	cmp	r3, #59	; 0x3b
 8011cca:	f240 80a5 	bls.w	8011e18 <TASK_Power_Pro+0x2a0>
			{
				EnterPowerOff();
 8011cce:	f7ff fedf 	bl	8011a90 <EnterPowerOff>
				SysPower.Power_Timer=0;
 8011cd2:	4b57      	ldr	r3, [pc, #348]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011cd4:	2200      	movs	r2, #0
 8011cd6:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_OFF_DELAY;
 8011cd8:	4b55      	ldr	r3, [pc, #340]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011cda:	2208      	movs	r2, #8
 8011cdc:	701a      	strb	r2, [r3, #0]
			}
			break;
 8011cde:	e09b      	b.n	8011e18 <TASK_Power_Pro+0x2a0>
		case POWER_OFF_DELAY:
			if(Get_START_Flag)
 8011ce0:	4b54      	ldr	r3, [pc, #336]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011ce2:	799b      	ldrb	r3, [r3, #6]
 8011ce4:	f003 0320 	and.w	r3, r3, #32
 8011ce8:	b2db      	uxtb	r3, r3
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d003      	beq.n	8011cf6 <TASK_Power_Pro+0x17e>
				SysPower.nPowerState=POWER_SYSTEM_STANDBY;
 8011cee:	4b50      	ldr	r3, [pc, #320]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011cf0:	2209      	movs	r2, #9
 8011cf2:	701a      	strb	r2, [r3, #0]
 8011cf4:	e002      	b.n	8011cfc <TASK_Power_Pro+0x184>
			else
				SysPower.nPowerState=POWER_ACCOFF;
 8011cf6:	4b4e      	ldr	r3, [pc, #312]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011cf8:	220a      	movs	r2, #10
 8011cfa:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;
 8011cfc:	4b4c      	ldr	r3, [pc, #304]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011cfe:	2200      	movs	r2, #0
 8011d00:	809a      	strh	r2, [r3, #4]
			break;
 8011d02:	e092      	b.n	8011e2a <TASK_Power_Pro+0x2b2>
		case POWER_SYSTEM_STANDBY:
			if(SysPower.Power_Timer >= T1S_8)
 8011d04:	4b4a      	ldr	r3, [pc, #296]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011d06:	889b      	ldrh	r3, [r3, #4]
 8011d08:	2b7c      	cmp	r3, #124	; 0x7c
 8011d0a:	f240 8087 	bls.w	8011e1c <TASK_Power_Pro+0x2a4>
			{
				if(Get_SLEEP_Mode)
 8011d0e:	4b49      	ldr	r3, [pc, #292]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011d10:	791b      	ldrb	r3, [r3, #4]
 8011d12:	f003 0301 	and.w	r3, r3, #1
 8011d16:	b2db      	uxtb	r3, r3
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d17f      	bne.n	8011e1c <TASK_Power_Pro+0x2a4>
				{
				
				}
				else if(Get_START_Flag&&!Get_VolErr_Flag)
 8011d1c:	4b45      	ldr	r3, [pc, #276]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011d1e:	799b      	ldrb	r3, [r3, #6]
 8011d20:	f003 0320 	and.w	r3, r3, #32
 8011d24:	b2db      	uxtb	r3, r3
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	d00c      	beq.n	8011d44 <TASK_Power_Pro+0x1cc>
 8011d2a:	4b42      	ldr	r3, [pc, #264]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011d2c:	795b      	ldrb	r3, [r3, #5]
 8011d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011d32:	b2db      	uxtb	r3, r3
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d105      	bne.n	8011d44 <TASK_Power_Pro+0x1cc>
				{
					PostMessage(POWER_MODULE,EVT_POWER_ON,0);  
 8011d38:	2200      	movs	r2, #0
 8011d3a:	2101      	movs	r1, #1
 8011d3c:	2000      	movs	r0, #0
 8011d3e:	f000 fe83 	bl	8012a48 <PostMessage>
				{
					SysPower.nPowerState=POWER_ACCOFF;
					SysPower.Power_Timer = 0;
				}
			}
			break;
 8011d42:	e06b      	b.n	8011e1c <TASK_Power_Pro+0x2a4>
				else if(!Get_START_Flag&&!Get_VolErr_Flag)
 8011d44:	4b3b      	ldr	r3, [pc, #236]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011d46:	799b      	ldrb	r3, [r3, #6]
 8011d48:	f003 0320 	and.w	r3, r3, #32
 8011d4c:	b2db      	uxtb	r3, r3
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d164      	bne.n	8011e1c <TASK_Power_Pro+0x2a4>
 8011d52:	4b38      	ldr	r3, [pc, #224]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011d54:	795b      	ldrb	r3, [r3, #5]
 8011d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011d5a:	b2db      	uxtb	r3, r3
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d15d      	bne.n	8011e1c <TASK_Power_Pro+0x2a4>
					SysPower.nPowerState=POWER_ACCOFF;
 8011d60:	4b33      	ldr	r3, [pc, #204]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011d62:	220a      	movs	r2, #10
 8011d64:	701a      	strb	r2, [r3, #0]
					SysPower.Power_Timer = 0;
 8011d66:	4b32      	ldr	r3, [pc, #200]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011d68:	2200      	movs	r2, #0
 8011d6a:	809a      	strh	r2, [r3, #4]
			break;
 8011d6c:	e056      	b.n	8011e1c <TASK_Power_Pro+0x2a4>
		case POWER_ACCOFF:
			if(SysPower.Power_Timer >= T3S_8)
			{
				TurnOff_REM_EN;
			}
			if(SysPower.Power_Timer >= T5S_8)
 8011d6e:	4b30      	ldr	r3, [pc, #192]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011d70:	889b      	ldrh	r3, [r3, #4]
 8011d72:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8011d76:	d908      	bls.n	8011d8a <TASK_Power_Pro+0x212>
			{            
				EnterPowerOff();
 8011d78:	f7ff fe8a 	bl	8011a90 <EnterPowerOff>
				SysPower.nPowerState=POWER_ACCOFF2;
 8011d7c:	4b2c      	ldr	r3, [pc, #176]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011d7e:	220b      	movs	r2, #11
 8011d80:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 8011d82:	4b2b      	ldr	r3, [pc, #172]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011d84:	2200      	movs	r2, #0
 8011d86:	809a      	strh	r2, [r3, #4]
					SysPower.nPowerState=POWER_SECURITY_CODE;
				else
					SysPower.nPowerState=POWER_ON_DELAY;
				SysPower.Power_Timer=0;
			}
			break;
 8011d88:	e04a      	b.n	8011e20 <TASK_Power_Pro+0x2a8>
			else if(Get_START_Flag)////
 8011d8a:	4b2a      	ldr	r3, [pc, #168]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011d8c:	799b      	ldrb	r3, [r3, #6]
 8011d8e:	f003 0320 	and.w	r3, r3, #32
 8011d92:	b2db      	uxtb	r3, r3
 8011d94:	2b00      	cmp	r3, #0
 8011d96:	d043      	beq.n	8011e20 <TASK_Power_Pro+0x2a8>
				if(Get_AppStartOk)
 8011d98:	4b26      	ldr	r3, [pc, #152]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011d9a:	799b      	ldrb	r3, [r3, #6]
 8011d9c:	f003 0301 	and.w	r3, r3, #1
 8011da0:	b2db      	uxtb	r3, r3
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	d003      	beq.n	8011dae <TASK_Power_Pro+0x236>
					SysPower.nPowerState=POWER_SECURITY_CODE;
 8011da6:	4b22      	ldr	r3, [pc, #136]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011da8:	2205      	movs	r2, #5
 8011daa:	701a      	strb	r2, [r3, #0]
 8011dac:	e002      	b.n	8011db4 <TASK_Power_Pro+0x23c>
					SysPower.nPowerState=POWER_ON_DELAY;
 8011dae:	4b20      	ldr	r3, [pc, #128]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011db0:	2201      	movs	r2, #1
 8011db2:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 8011db4:	4b1e      	ldr	r3, [pc, #120]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011db6:	2200      	movs	r2, #0
 8011db8:	809a      	strh	r2, [r3, #4]
			break;
 8011dba:	e031      	b.n	8011e20 <TASK_Power_Pro+0x2a8>
		case POWER_ACCOFF2:
			if(SysPower.Power_Timer >= T240MS_8)
 8011dbc:	4b1c      	ldr	r3, [pc, #112]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011dbe:	889b      	ldrh	r3, [r3, #4]
 8011dc0:	2b1d      	cmp	r3, #29
 8011dc2:	d92f      	bls.n	8011e24 <TASK_Power_Pro+0x2ac>
			{
				SysPower.Power_Timer=0;
 8011dc4:	4b1a      	ldr	r3, [pc, #104]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011dc6:	2200      	movs	r2, #0
 8011dc8:	809a      	strh	r2, [r3, #4]
				if(!Get_START_Flag)
 8011dca:	4b1a      	ldr	r3, [pc, #104]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011dcc:	799b      	ldrb	r3, [r3, #6]
 8011dce:	f003 0320 	and.w	r3, r3, #32
 8011dd2:	b2db      	uxtb	r3, r3
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d104      	bne.n	8011de2 <TASK_Power_Pro+0x26a>
				{
					Set_SLEEP_Mode;
 8011dd8:	4a16      	ldr	r2, [pc, #88]	; (8011e34 <TASK_Power_Pro+0x2bc>)
 8011dda:	7913      	ldrb	r3, [r2, #4]
 8011ddc:	f043 0301 	orr.w	r3, r3, #1
 8011de0:	7113      	strb	r3, [r2, #4]
				}			       
				SysPower.nPowerState=POWER_SYSTEM_STANDBY;
 8011de2:	4b13      	ldr	r3, [pc, #76]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011de4:	2209      	movs	r2, #9
 8011de6:	701a      	strb	r2, [r3, #0]
				Printf("PowerState = POWER_SYSTEM_STANDBY \n");
			}
			break;			
 8011de8:	e01c      	b.n	8011e24 <TASK_Power_Pro+0x2ac>
		case POWER_ARM_ERR_RESET:
			if(SysPower.Power_Timer>=T1S_8)
 8011dea:	4b11      	ldr	r3, [pc, #68]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011dec:	889b      	ldrh	r3, [r3, #4]
 8011dee:	2b7c      	cmp	r3, #124	; 0x7c
 8011df0:	d91a      	bls.n	8011e28 <TASK_Power_Pro+0x2b0>
			{
				SysPower.Power_Timer=0;
 8011df2:	4b0f      	ldr	r3, [pc, #60]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011df4:	2200      	movs	r2, #0
 8011df6:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_ON_START;
 8011df8:	4b0d      	ldr	r3, [pc, #52]	; (8011e30 <TASK_Power_Pro+0x2b8>)
 8011dfa:	2200      	movs	r2, #0
 8011dfc:	701a      	strb	r2, [r3, #0]
			}
			break;
 8011dfe:	e013      	b.n	8011e28 <TASK_Power_Pro+0x2b0>
		default:break;
 8011e00:	bf00      	nop
 8011e02:	e012      	b.n	8011e2a <TASK_Power_Pro+0x2b2>
			break;
 8011e04:	bf00      	nop
 8011e06:	e010      	b.n	8011e2a <TASK_Power_Pro+0x2b2>
			break;
 8011e08:	bf00      	nop
 8011e0a:	e00e      	b.n	8011e2a <TASK_Power_Pro+0x2b2>
			break;
 8011e0c:	bf00      	nop
 8011e0e:	e00c      	b.n	8011e2a <TASK_Power_Pro+0x2b2>
			break;
 8011e10:	bf00      	nop
 8011e12:	e00a      	b.n	8011e2a <TASK_Power_Pro+0x2b2>
			break;
 8011e14:	bf00      	nop
 8011e16:	e008      	b.n	8011e2a <TASK_Power_Pro+0x2b2>
			break;
 8011e18:	bf00      	nop
 8011e1a:	e006      	b.n	8011e2a <TASK_Power_Pro+0x2b2>
			break;
 8011e1c:	bf00      	nop
 8011e1e:	e004      	b.n	8011e2a <TASK_Power_Pro+0x2b2>
			break;
 8011e20:	bf00      	nop
 8011e22:	e002      	b.n	8011e2a <TASK_Power_Pro+0x2b2>
			break;			
 8011e24:	bf00      	nop
 8011e26:	e000      	b.n	8011e2a <TASK_Power_Pro+0x2b2>
			break;
 8011e28:	bf00      	nop
	}
}
 8011e2a:	bf00      	nop
 8011e2c:	bd80      	pop	{r7, pc}
 8011e2e:	bf00      	nop
 8011e30:	200060bc 	.word	0x200060bc
 8011e34:	200067e0 	.word	0x200067e0
 8011e38:	2000525c 	.word	0x2000525c

08011e3c <ACC_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T AccDetect;
void ACC_Init(void)
{///===ACC
 8011e3c:	b580      	push	{r7, lr}
 8011e3e:	b084      	sub	sp, #16
 8011e40:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011e42:	463b      	mov	r3, r7
 8011e44:	2200      	movs	r2, #0
 8011e46:	601a      	str	r2, [r3, #0]
 8011e48:	605a      	str	r2, [r3, #4]
 8011e4a:	609a      	str	r2, [r3, #8]
 8011e4c:	60da      	str	r2, [r3, #12]
	
	GPIO_InitStruct.Pin = GPIO_ACC_DECT;
 8011e4e:	2301      	movs	r3, #1
 8011e50:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011e52:	2300      	movs	r3, #0
 8011e54:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011e56:	2300      	movs	r3, #0
 8011e58:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(IO_ACC, &GPIO_InitStruct);
 8011e5a:	463b      	mov	r3, r7
 8011e5c:	4619      	mov	r1, r3
 8011e5e:	4806      	ldr	r0, [pc, #24]	; (8011e78 <ACC_Init+0x3c>)
 8011e60:	f7f1 fd38 	bl	80038d4 <HAL_GPIO_Init>
	sch_memset(&AccDetect, 0x00, sizeof(AccDetect));
 8011e64:	2202      	movs	r2, #2
 8011e66:	2100      	movs	r1, #0
 8011e68:	4804      	ldr	r0, [pc, #16]	; (8011e7c <ACC_Init+0x40>)
 8011e6a:	f000 fd9a 	bl	80129a2 <sch_memset>
}
 8011e6e:	bf00      	nop
 8011e70:	3710      	adds	r7, #16
 8011e72:	46bd      	mov	sp, r7
 8011e74:	bd80      	pop	{r7, pc}
 8011e76:	bf00      	nop
 8011e78:	40011000 	.word	0x40011000
 8011e7c:	200060c4 	.word	0x200060c4

08011e80 <ACC_Detect>:
void ACC_Detect(void)
{
 8011e80:	b580      	push	{r7, lr}
 8011e82:	af00      	add	r7, sp, #0
	AccDetect.IO_Status = ACC_DET_LVON;
 8011e84:	2101      	movs	r1, #1
 8011e86:	481e      	ldr	r0, [pc, #120]	; (8011f00 <ACC_Detect+0x80>)
 8011e88:	f7f1 fe8e 	bl	8003ba8 <HAL_GPIO_ReadPin>
 8011e8c:	4603      	mov	r3, r0
 8011e8e:	2b01      	cmp	r3, #1
 8011e90:	bf0c      	ite	eq
 8011e92:	2301      	moveq	r3, #1
 8011e94:	2300      	movne	r3, #0
 8011e96:	b2db      	uxtb	r3, r3
 8011e98:	461a      	mov	r2, r3
 8011e9a:	4b1a      	ldr	r3, [pc, #104]	; (8011f04 <ACC_Detect+0x84>)
 8011e9c:	701a      	strb	r2, [r3, #0]
	if(AccDetect.IO_Status != Get_ACC_Flag)
 8011e9e:	4b19      	ldr	r3, [pc, #100]	; (8011f04 <ACC_Detect+0x84>)
 8011ea0:	781b      	ldrb	r3, [r3, #0]
 8011ea2:	4a19      	ldr	r2, [pc, #100]	; (8011f08 <ACC_Detect+0x88>)
 8011ea4:	7912      	ldrb	r2, [r2, #4]
 8011ea6:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8011eaa:	b2d2      	uxtb	r2, r2
 8011eac:	4293      	cmp	r3, r2
 8011eae:	d021      	beq.n	8011ef4 <ACC_Detect+0x74>
	{
		if(++AccDetect.IO_SamplingCounter >= T200MS_8)
 8011eb0:	4b14      	ldr	r3, [pc, #80]	; (8011f04 <ACC_Detect+0x84>)
 8011eb2:	785b      	ldrb	r3, [r3, #1]
 8011eb4:	3301      	adds	r3, #1
 8011eb6:	b2da      	uxtb	r2, r3
 8011eb8:	4b12      	ldr	r3, [pc, #72]	; (8011f04 <ACC_Detect+0x84>)
 8011eba:	705a      	strb	r2, [r3, #1]
 8011ebc:	4b11      	ldr	r3, [pc, #68]	; (8011f04 <ACC_Detect+0x84>)
 8011ebe:	785b      	ldrb	r3, [r3, #1]
 8011ec0:	2b18      	cmp	r3, #24
 8011ec2:	d91a      	bls.n	8011efa <ACC_Detect+0x7a>
		{
			AccDetect.IO_SamplingCounter = 0;
 8011ec4:	4b0f      	ldr	r3, [pc, #60]	; (8011f04 <ACC_Detect+0x84>)
 8011ec6:	2200      	movs	r2, #0
 8011ec8:	705a      	strb	r2, [r3, #1]
			if(AccDetect.IO_Status)
 8011eca:	4b0e      	ldr	r3, [pc, #56]	; (8011f04 <ACC_Detect+0x84>)
 8011ecc:	781b      	ldrb	r3, [r3, #0]
 8011ece:	2b00      	cmp	r3, #0
 8011ed0:	d00a      	beq.n	8011ee8 <ACC_Detect+0x68>
			{
				Set_ACC_Has;
 8011ed2:	4a0d      	ldr	r2, [pc, #52]	; (8011f08 <ACC_Detect+0x88>)
 8011ed4:	7993      	ldrb	r3, [r2, #6]
 8011ed6:	f043 0310 	orr.w	r3, r3, #16
 8011eda:	7193      	strb	r3, [r2, #6]
				Set_ACC_Flag;
 8011edc:	4a0a      	ldr	r2, [pc, #40]	; (8011f08 <ACC_Detect+0x88>)
 8011ede:	7913      	ldrb	r3, [r2, #4]
 8011ee0:	f043 0308 	orr.w	r3, r3, #8
 8011ee4:	7113      	strb	r3, [r2, #4]
	}
	else
	{
		AccDetect.IO_SamplingCounter = 0;
	}
}
 8011ee6:	e008      	b.n	8011efa <ACC_Detect+0x7a>
				Clr_ACC_Flag;
 8011ee8:	4a07      	ldr	r2, [pc, #28]	; (8011f08 <ACC_Detect+0x88>)
 8011eea:	7913      	ldrb	r3, [r2, #4]
 8011eec:	f36f 03c3 	bfc	r3, #3, #1
 8011ef0:	7113      	strb	r3, [r2, #4]
}
 8011ef2:	e002      	b.n	8011efa <ACC_Detect+0x7a>
		AccDetect.IO_SamplingCounter = 0;
 8011ef4:	4b03      	ldr	r3, [pc, #12]	; (8011f04 <ACC_Detect+0x84>)
 8011ef6:	2200      	movs	r2, #0
 8011ef8:	705a      	strb	r2, [r3, #1]
}
 8011efa:	bf00      	nop
 8011efc:	bd80      	pop	{r7, pc}
 8011efe:	bf00      	nop
 8011f00:	40011000 	.word	0x40011000
 8011f04:	200060c4 	.word	0x200060c4
 8011f08:	200067e0 	.word	0x200067e0

08011f0c <Audio_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T AudioDetect;
void Audio_Init(void)
{	
 8011f0c:	b580      	push	{r7, lr}
 8011f0e:	b084      	sub	sp, #16
 8011f10:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011f12:	463b      	mov	r3, r7
 8011f14:	2200      	movs	r2, #0
 8011f16:	601a      	str	r2, [r3, #0]
 8011f18:	605a      	str	r2, [r3, #4]
 8011f1a:	609a      	str	r2, [r3, #8]
 8011f1c:	60da      	str	r2, [r3, #12]
	
	GPIO_InitStruct.Pin = GPIO_AUDIO_DECT;
 8011f1e:	2302      	movs	r3, #2
 8011f20:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011f22:	2300      	movs	r3, #0
 8011f24:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011f26:	2300      	movs	r3, #0
 8011f28:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(IO_AUDIO, &GPIO_InitStruct);
 8011f2a:	463b      	mov	r3, r7
 8011f2c:	4619      	mov	r1, r3
 8011f2e:	4806      	ldr	r0, [pc, #24]	; (8011f48 <Audio_Init+0x3c>)
 8011f30:	f7f1 fcd0 	bl	80038d4 <HAL_GPIO_Init>
	sch_memset(&AudioDetect, 0x00, sizeof(AudioDetect));
 8011f34:	2202      	movs	r2, #2
 8011f36:	2100      	movs	r1, #0
 8011f38:	4804      	ldr	r0, [pc, #16]	; (8011f4c <Audio_Init+0x40>)
 8011f3a:	f000 fd32 	bl	80129a2 <sch_memset>
}
 8011f3e:	bf00      	nop
 8011f40:	3710      	adds	r7, #16
 8011f42:	46bd      	mov	sp, r7
 8011f44:	bd80      	pop	{r7, pc}
 8011f46:	bf00      	nop
 8011f48:	40010c00 	.word	0x40010c00
 8011f4c:	200060c8 	.word	0x200060c8

08011f50 <AUDIO_Detect>:
void AUDIO_Detect(void)
{
 8011f50:	b580      	push	{r7, lr}
 8011f52:	af00      	add	r7, sp, #0
	AudioDetect.IO_Status = AUDIO_DET_LVON;
 8011f54:	2102      	movs	r1, #2
 8011f56:	481b      	ldr	r0, [pc, #108]	; (8011fc4 <AUDIO_Detect+0x74>)
 8011f58:	f7f1 fe26 	bl	8003ba8 <HAL_GPIO_ReadPin>
 8011f5c:	4603      	mov	r3, r0
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	bf0c      	ite	eq
 8011f62:	2301      	moveq	r3, #1
 8011f64:	2300      	movne	r3, #0
 8011f66:	b2db      	uxtb	r3, r3
 8011f68:	461a      	mov	r2, r3
 8011f6a:	4b17      	ldr	r3, [pc, #92]	; (8011fc8 <AUDIO_Detect+0x78>)
 8011f6c:	701a      	strb	r2, [r3, #0]
	if(AudioDetect.IO_Status != Get_AUDIO_Flag)
 8011f6e:	4b16      	ldr	r3, [pc, #88]	; (8011fc8 <AUDIO_Detect+0x78>)
 8011f70:	781b      	ldrb	r3, [r3, #0]
 8011f72:	4a16      	ldr	r2, [pc, #88]	; (8011fcc <AUDIO_Detect+0x7c>)
 8011f74:	7992      	ldrb	r2, [r2, #6]
 8011f76:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8011f7a:	b2d2      	uxtb	r2, r2
 8011f7c:	4293      	cmp	r3, r2
 8011f7e:	d01c      	beq.n	8011fba <AUDIO_Detect+0x6a>
	{
		if(++AudioDetect.IO_SamplingCounter >= T200MS_8)
 8011f80:	4b11      	ldr	r3, [pc, #68]	; (8011fc8 <AUDIO_Detect+0x78>)
 8011f82:	785b      	ldrb	r3, [r3, #1]
 8011f84:	3301      	adds	r3, #1
 8011f86:	b2da      	uxtb	r2, r3
 8011f88:	4b0f      	ldr	r3, [pc, #60]	; (8011fc8 <AUDIO_Detect+0x78>)
 8011f8a:	705a      	strb	r2, [r3, #1]
 8011f8c:	4b0e      	ldr	r3, [pc, #56]	; (8011fc8 <AUDIO_Detect+0x78>)
 8011f8e:	785b      	ldrb	r3, [r3, #1]
 8011f90:	2b18      	cmp	r3, #24
 8011f92:	d915      	bls.n	8011fc0 <AUDIO_Detect+0x70>
		{
			AudioDetect.IO_SamplingCounter = 0;
 8011f94:	4b0c      	ldr	r3, [pc, #48]	; (8011fc8 <AUDIO_Detect+0x78>)
 8011f96:	2200      	movs	r2, #0
 8011f98:	705a      	strb	r2, [r3, #1]
			if(AudioDetect.IO_Status)
 8011f9a:	4b0b      	ldr	r3, [pc, #44]	; (8011fc8 <AUDIO_Detect+0x78>)
 8011f9c:	781b      	ldrb	r3, [r3, #0]
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	d005      	beq.n	8011fae <AUDIO_Detect+0x5e>
			{
				Set_AUDIO_Flag;
 8011fa2:	4a0a      	ldr	r2, [pc, #40]	; (8011fcc <AUDIO_Detect+0x7c>)
 8011fa4:	7993      	ldrb	r3, [r2, #6]
 8011fa6:	f043 0304 	orr.w	r3, r3, #4
 8011faa:	7193      	strb	r3, [r2, #6]
	}
	else
	{
		AudioDetect.IO_SamplingCounter = 0;
	}
}
 8011fac:	e008      	b.n	8011fc0 <AUDIO_Detect+0x70>
				Clr_AUDIO_Flag;
 8011fae:	4a07      	ldr	r2, [pc, #28]	; (8011fcc <AUDIO_Detect+0x7c>)
 8011fb0:	7993      	ldrb	r3, [r2, #6]
 8011fb2:	f36f 0382 	bfc	r3, #2, #1
 8011fb6:	7193      	strb	r3, [r2, #6]
}
 8011fb8:	e002      	b.n	8011fc0 <AUDIO_Detect+0x70>
		AudioDetect.IO_SamplingCounter = 0;
 8011fba:	4b03      	ldr	r3, [pc, #12]	; (8011fc8 <AUDIO_Detect+0x78>)
 8011fbc:	2200      	movs	r2, #0
 8011fbe:	705a      	strb	r2, [r3, #1]
}
 8011fc0:	bf00      	nop
 8011fc2:	bd80      	pop	{r7, pc}
 8011fc4:	40010c00 	.word	0x40010c00
 8011fc8:	200060c8 	.word	0x200060c8
 8011fcc:	200067e0 	.word	0x200067e0

08011fd0 <Start_IO_Init>:
#endif
///=================================================================================
void Start_IO_Init(void)
{
 8011fd0:	b580      	push	{r7, lr}
 8011fd2:	af00      	add	r7, sp, #0
	ACC_Init();
 8011fd4:	f7ff ff32 	bl	8011e3c <ACC_Init>
#if AUDIO_START == ENABLE
	Audio_Init();
 8011fd8:	f7ff ff98 	bl	8011f0c <Audio_Init>
#endif
}
 8011fdc:	bf00      	nop
 8011fde:	bd80      	pop	{r7, pc}

08011fe0 <Start_Detect>:
void Start_Detect(void)
{
 8011fe0:	b580      	push	{r7, lr}
 8011fe2:	af00      	add	r7, sp, #0
	ACC_Detect();
 8011fe4:	f7ff ff4c 	bl	8011e80 <ACC_Detect>
#if AUDIO_START == ENABLE
	AUDIO_Detect();
 8011fe8:	f7ff ffb2 	bl	8011f50 <AUDIO_Detect>
#endif
	if(Get_START_Flag==ON && !Get_VolErr_Flag)
 8011fec:	4b32      	ldr	r3, [pc, #200]	; (80120b8 <Start_Detect+0xd8>)
 8011fee:	799b      	ldrb	r3, [r3, #6]
 8011ff0:	f003 0320 	and.w	r3, r3, #32
 8011ff4:	b2db      	uxtb	r3, r3
 8011ff6:	2b00      	cmp	r3, #0
 8011ff8:	d02c      	beq.n	8012054 <Start_Detect+0x74>
 8011ffa:	4b2f      	ldr	r3, [pc, #188]	; (80120b8 <Start_Detect+0xd8>)
 8011ffc:	795b      	ldrb	r3, [r3, #5]
 8011ffe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012002:	b2db      	uxtb	r3, r3
 8012004:	2b00      	cmp	r3, #0
 8012006:	d125      	bne.n	8012054 <Start_Detect+0x74>
	{
		if((Get_ACC_Has==ON &&Get_ACC_Flag==OFF)
 8012008:	4b2b      	ldr	r3, [pc, #172]	; (80120b8 <Start_Detect+0xd8>)
 801200a:	799b      	ldrb	r3, [r3, #6]
 801200c:	f003 0310 	and.w	r3, r3, #16
 8012010:	b2db      	uxtb	r3, r3
 8012012:	2b00      	cmp	r3, #0
 8012014:	d006      	beq.n	8012024 <Start_Detect+0x44>
 8012016:	4b28      	ldr	r3, [pc, #160]	; (80120b8 <Start_Detect+0xd8>)
 8012018:	791b      	ldrb	r3, [r3, #4]
 801201a:	f003 0308 	and.w	r3, r3, #8
 801201e:	b2db      	uxtb	r3, r3
 8012020:	2b00      	cmp	r3, #0
 8012022:	d00d      	beq.n	8012040 <Start_Detect+0x60>
		 ||(Get_ACC_Has==OFF&&Get_AUDIO_Flag==OFF))
 8012024:	4b24      	ldr	r3, [pc, #144]	; (80120b8 <Start_Detect+0xd8>)
 8012026:	799b      	ldrb	r3, [r3, #6]
 8012028:	f003 0310 	and.w	r3, r3, #16
 801202c:	b2db      	uxtb	r3, r3
 801202e:	2b00      	cmp	r3, #0
 8012030:	d110      	bne.n	8012054 <Start_Detect+0x74>
 8012032:	4b21      	ldr	r3, [pc, #132]	; (80120b8 <Start_Detect+0xd8>)
 8012034:	799b      	ldrb	r3, [r3, #6]
 8012036:	f003 0304 	and.w	r3, r3, #4
 801203a:	b2db      	uxtb	r3, r3
 801203c:	2b00      	cmp	r3, #0
 801203e:	d109      	bne.n	8012054 <Start_Detect+0x74>
		{
			Clr_START_Flag;
 8012040:	4a1d      	ldr	r2, [pc, #116]	; (80120b8 <Start_Detect+0xd8>)
 8012042:	7993      	ldrb	r3, [r2, #6]
 8012044:	f36f 1345 	bfc	r3, #5, #1
 8012048:	7193      	strb	r3, [r2, #6]
			PostMessage(POWER_MODULE,EVT_POWER_OFF,POWEROFF_FROM_START);
 801204a:	2204      	movs	r2, #4
 801204c:	2102      	movs	r1, #2
 801204e:	2000      	movs	r0, #0
 8012050:	f000 fcfa 	bl	8012a48 <PostMessage>
		}
	}
	if(Get_START_Flag==OFF && !Get_VolErr_Flag)
 8012054:	4b18      	ldr	r3, [pc, #96]	; (80120b8 <Start_Detect+0xd8>)
 8012056:	799b      	ldrb	r3, [r3, #6]
 8012058:	f003 0320 	and.w	r3, r3, #32
 801205c:	b2db      	uxtb	r3, r3
 801205e:	2b00      	cmp	r3, #0
 8012060:	d127      	bne.n	80120b2 <Start_Detect+0xd2>
 8012062:	4b15      	ldr	r3, [pc, #84]	; (80120b8 <Start_Detect+0xd8>)
 8012064:	795b      	ldrb	r3, [r3, #5]
 8012066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801206a:	b2db      	uxtb	r3, r3
 801206c:	2b00      	cmp	r3, #0
 801206e:	d120      	bne.n	80120b2 <Start_Detect+0xd2>
	{
		if((Get_ACC_Has==ON &&Get_ACC_Flag==ON)
 8012070:	4b11      	ldr	r3, [pc, #68]	; (80120b8 <Start_Detect+0xd8>)
 8012072:	799b      	ldrb	r3, [r3, #6]
 8012074:	f003 0310 	and.w	r3, r3, #16
 8012078:	b2db      	uxtb	r3, r3
 801207a:	2b00      	cmp	r3, #0
 801207c:	d006      	beq.n	801208c <Start_Detect+0xac>
 801207e:	4b0e      	ldr	r3, [pc, #56]	; (80120b8 <Start_Detect+0xd8>)
 8012080:	791b      	ldrb	r3, [r3, #4]
 8012082:	f003 0308 	and.w	r3, r3, #8
 8012086:	b2db      	uxtb	r3, r3
 8012088:	2b00      	cmp	r3, #0
 801208a:	d10d      	bne.n	80120a8 <Start_Detect+0xc8>
		 ||(Get_ACC_Has==OFF&&Get_AUDIO_Flag==ON))
 801208c:	4b0a      	ldr	r3, [pc, #40]	; (80120b8 <Start_Detect+0xd8>)
 801208e:	799b      	ldrb	r3, [r3, #6]
 8012090:	f003 0310 	and.w	r3, r3, #16
 8012094:	b2db      	uxtb	r3, r3
 8012096:	2b00      	cmp	r3, #0
 8012098:	d10b      	bne.n	80120b2 <Start_Detect+0xd2>
 801209a:	4b07      	ldr	r3, [pc, #28]	; (80120b8 <Start_Detect+0xd8>)
 801209c:	799b      	ldrb	r3, [r3, #6]
 801209e:	f003 0304 	and.w	r3, r3, #4
 80120a2:	b2db      	uxtb	r3, r3
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d004      	beq.n	80120b2 <Start_Detect+0xd2>
		{
			Set_START_Flag;
 80120a8:	4a03      	ldr	r2, [pc, #12]	; (80120b8 <Start_Detect+0xd8>)
 80120aa:	7993      	ldrb	r3, [r2, #6]
 80120ac:	f043 0320 	orr.w	r3, r3, #32
 80120b0:	7193      	strb	r3, [r2, #6]
		}
	}
}
 80120b2:	bf00      	nop
 80120b4:	bd80      	pop	{r7, pc}
 80120b6:	bf00      	nop
 80120b8:	200067e0 	.word	0x200067e0

080120bc <Task_4ms_Pro>:
{
	
}

void Task_4ms_Pro(void)
{
 80120bc:	b580      	push	{r7, lr}
 80120be:	af00      	add	r7, sp, #0
	TASK_Voltage_Det();
 80120c0:	f000 f86a 	bl	8012198 <TASK_Voltage_Det>
}
 80120c4:	bf00      	nop
 80120c6:	bd80      	pop	{r7, pc}

080120c8 <Task_8ms_Pro>:

void Task_8ms_Pro(void)
{
 80120c8:	b580      	push	{r7, lr}
 80120ca:	af00      	add	r7, sp, #0
	///TASK_Arm_Pro();
	TASK_Bt_Pro();
 80120cc:	f7fa fe7a 	bl	800cdc4 <TASK_Bt_Pro>
	TASK_Power_Pro();
 80120d0:	f7ff fd52 	bl	8011b78 <TASK_Power_Pro>
	TASK_Eeprom_Pro();
 80120d4:	f7ff fbe8 	bl	80118a8 <TASK_Eeprom_Pro>
	TASK_Dsp_Pro();
 80120d8:	f7fb fcde 	bl	800da98 <TASK_Dsp_Pro>
	Start_Detect();
 80120dc:	f7ff ff80 	bl	8011fe0 <Start_Detect>
	DSP_Test_Detect();
 80120e0:	f000 f970 	bl	80123c4 <DSP_Test_Detect>
}
 80120e4:	bf00      	nop
 80120e6:	bd80      	pop	{r7, pc}

080120e8 <Task_16ms_Pro>:

void Task_16ms_Pro(void)
{
 80120e8:	b580      	push	{r7, lr}
 80120ea:	af00      	add	r7, sp, #0
	TASK_Amp_Pro();
 80120ec:	f7f9 feb0 	bl	800be50 <TASK_Amp_Pro>
}
 80120f0:	bf00      	nop
 80120f2:	bd80      	pop	{r7, pc}

080120f4 <Task_100ms_Pro>:

void Task_100ms_Pro(void)
{
 80120f4:	b580      	push	{r7, lr}
 80120f6:	af00      	add	r7, sp, #0
	if(Get_IAP_Mode)
 80120f8:	4b06      	ldr	r3, [pc, #24]	; (8012114 <Task_100ms_Pro+0x20>)
 80120fa:	791b      	ldrb	r3, [r3, #4]
 80120fc:	f003 0302 	and.w	r3, r3, #2
 8012100:	b2db      	uxtb	r3, r3
 8012102:	2b00      	cmp	r3, #0
 8012104:	d001      	beq.n	801210a <Task_100ms_Pro+0x16>
		IAP_Pro();
 8012106:	f000 f817 	bl	8012138 <IAP_Pro>
	TASK_LED_pro();
 801210a:	f7ff fbe3 	bl	80118d4 <TASK_LED_pro>
	
	//PostMessage(BT_MODULE,M2B_DSP_DATA,0x01);
}
 801210e:	bf00      	nop
 8012110:	bd80      	pop	{r7, pc}
 8012112:	bf00      	nop
 8012114:	200067e0 	.word	0x200067e0

08012118 <AppJumpToBootloader>:
*/
#include "include.h"

#define BOOTLOADER_ADDRESS             0x00000004
void AppJumpToBootloader(void)
{
 8012118:	b580      	push	{r7, lr}
 801211a:	af00      	add	r7, sp, #0
	((pfunction)*(SCH_U32 *)BOOTLOADER_ADDRESS)();
 801211c:	2304      	movs	r3, #4
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	4798      	blx	r3
	while(1);
 8012122:	e7fe      	b.n	8012122 <AppJumpToBootloader+0xa>

08012124 <In_IapMode>:
	SCH_U32 IAP_Data;
	Flash_Quick_RD(FLASH_DATA_IAP, &IAP_Data);
	return (IAP_Data == IAP_MODE_DATA) ? TRUE : FALSE;
}
void In_IapMode(void)
{
 8012124:	b580      	push	{r7, lr}
 8012126:	af00      	add	r7, sp, #0
	Flash_Quick_WR(FLASH_DATA_IAP, IAP_MODE_DATA);
 8012128:	4902      	ldr	r1, [pc, #8]	; (8012134 <In_IapMode+0x10>)
 801212a:	2002      	movs	r0, #2
 801212c:	f000 f926 	bl	801237c <Flash_Quick_WR>
}
 8012130:	bf00      	nop
 8012132:	bd80      	pop	{r7, pc}
 8012134:	aaaa5555 	.word	0xaaaa5555

08012138 <IAP_Pro>:
**  Created on	: 20170425
**  Description	: 
**  Return		: NULL
**************************************************************************************/
void IAP_Pro(void)
{
 8012138:	b580      	push	{r7, lr}
 801213a:	af00      	add	r7, sp, #0
	SCH_INT_DISABLE;
	SysFlashInit();	
 801213c:	f000 f935 	bl	80123aa <SysFlashInit>
	SysUartExit(SCH_Uart0);
 8012140:	2000      	movs	r0, #0
 8012142:	f000 fb73 	bl	801282c <SysUartExit>
	SysUartExit(SCH_Uart1);
 8012146:	2001      	movs	r0, #1
 8012148:	f000 fb70 	bl	801282c <SysUartExit>
	SysUartExit(SCH_Uart2);
 801214c:	2002      	movs	r0, #2
 801214e:	f000 fb6d 	bl	801282c <SysUartExit>
	SysSpiExit(SCH_Spi1);
 8012152:	2000      	movs	r0, #0
 8012154:	f000 fa32 	bl	80125bc <SysSpiExit>
	SysSpiExit(SCH_Spi2);
 8012158:	2001      	movs	r0, #1
 801215a:	f000 fa2f 	bl	80125bc <SysSpiExit>
	SysSpiExit(SCH_Spi3);
 801215e:	2002      	movs	r0, #2
 8012160:	f000 fa2c 	bl	80125bc <SysSpiExit>
	///SysRtcExit();	
	In_IapMode();
 8012164:	f7ff ffde 	bl	8012124 <In_IapMode>
	AppJumpToBootloader();
 8012168:	f7ff ffd6 	bl	8012118 <AppJumpToBootloader>
	Clr_IAP_Mode;
 801216c:	4a03      	ldr	r2, [pc, #12]	; (801217c <IAP_Pro+0x44>)
 801216e:	7913      	ldrb	r3, [r2, #4]
 8012170:	f36f 0341 	bfc	r3, #1, #1
 8012174:	7113      	strb	r3, [r2, #4]
}
 8012176:	bf00      	nop
 8012178:	bd80      	pop	{r7, pc}
 801217a:	bf00      	nop
 801217c:	200067e0 	.word	0x200067e0

08012180 <EmergencyPowerDown>:
{
	sch_memset(&VolDet, 0x00, sizeof(VolDet));
}

void EmergencyPowerDown(void)
{
 8012180:	b580      	push	{r7, lr}
 8012182:	af00      	add	r7, sp, #0
	Printf("voltage error \n");
	ClearMessage(ARM_MODULE);
 8012184:	2001      	movs	r0, #1
 8012186:	f000 fc9d 	bl	8012ac4 <ClearMessage>
	PostMessage(POWER_MODULE,EVT_POWER_OFF,POWEROFF_FROM_VOLTAGE);
 801218a:	2203      	movs	r2, #3
 801218c:	2102      	movs	r1, #2
 801218e:	2000      	movs	r0, #0
 8012190:	f000 fc5a 	bl	8012a48 <PostMessage>
}
 8012194:	bf00      	nop
 8012196:	bd80      	pop	{r7, pc}

08012198 <TASK_Voltage_Det>:

#define BU_CONFIRM_TIMER	T120MS_4
void TASK_Voltage_Det(void)
{
 8012198:	b580      	push	{r7, lr}
 801219a:	af00      	add	r7, sp, #0
	VolDet.ADC_current = AD_DMA[1];
 801219c:	4b41      	ldr	r3, [pc, #260]	; (80122a4 <TASK_Voltage_Det+0x10c>)
 801219e:	685b      	ldr	r3, [r3, #4]
 80121a0:	b29a      	uxth	r2, r3
 80121a2:	4b41      	ldr	r3, [pc, #260]	; (80122a8 <TASK_Voltage_Det+0x110>)
 80121a4:	801a      	strh	r2, [r3, #0]

	if(!VolDet.ADC_current)
 80121a6:	4b40      	ldr	r3, [pc, #256]	; (80122a8 <TASK_Voltage_Det+0x110>)
 80121a8:	881b      	ldrh	r3, [r3, #0]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d077      	beq.n	801229e <TASK_Voltage_Det+0x106>
	//printf("AD_DMA_0 = %d\r\n",AD_DMA[0]);
	//printf("AD_DMA_1 = %d\r\n",AD_DMA[1]);
	//printf("\r\n");

	
	if(VolDet.BUTimerOut)
 80121ae:	4b3e      	ldr	r3, [pc, #248]	; (80122a8 <TASK_Voltage_Det+0x110>)
 80121b0:	789b      	ldrb	r3, [r3, #2]
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d005      	beq.n	80121c2 <TASK_Voltage_Det+0x2a>
		VolDet.BUTimerOut--;
 80121b6:	4b3c      	ldr	r3, [pc, #240]	; (80122a8 <TASK_Voltage_Det+0x110>)
 80121b8:	789b      	ldrb	r3, [r3, #2]
 80121ba:	3b01      	subs	r3, #1
 80121bc:	b2da      	uxtb	r2, r3
 80121be:	4b3a      	ldr	r3, [pc, #232]	; (80122a8 <TASK_Voltage_Det+0x110>)
 80121c0:	709a      	strb	r2, [r3, #2]
	if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_8V])///9V
 80121c2:	4b39      	ldr	r3, [pc, #228]	; (80122a8 <TASK_Voltage_Det+0x110>)
 80121c4:	881a      	ldrh	r2, [r3, #0]
 80121c6:	4b39      	ldr	r3, [pc, #228]	; (80122ac <TASK_Voltage_Det+0x114>)
 80121c8:	795b      	ldrb	r3, [r3, #5]
 80121ca:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80121ce:	b2db      	uxtb	r3, r3
 80121d0:	4619      	mov	r1, r3
 80121d2:	4b37      	ldr	r3, [pc, #220]	; (80122b0 <TASK_Voltage_Det+0x118>)
 80121d4:	f833 3031 	ldrh.w	r3, [r3, r1, lsl #3]
 80121d8:	429a      	cmp	r2, r3
 80121da:	d218      	bcs.n	801220e <TASK_Voltage_Det+0x76>
	{	 
		if(VolDet.VoltageState!=LOW_ERROR||Get_VolErr_Flag==NORMAL)
 80121dc:	4b32      	ldr	r3, [pc, #200]	; (80122a8 <TASK_Voltage_Det+0x110>)
 80121de:	78db      	ldrb	r3, [r3, #3]
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	d106      	bne.n	80121f2 <TASK_Voltage_Det+0x5a>
 80121e4:	4b31      	ldr	r3, [pc, #196]	; (80122ac <TASK_Voltage_Det+0x114>)
 80121e6:	795b      	ldrb	r3, [r3, #5]
 80121e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80121ec:	b2db      	uxtb	r3, r3
 80121ee:	2b00      	cmp	r3, #0
 80121f0:	d109      	bne.n	8012206 <TASK_Voltage_Det+0x6e>
		{    
			VolDet.VoltageState=LOW_ERROR;
 80121f2:	4b2d      	ldr	r3, [pc, #180]	; (80122a8 <TASK_Voltage_Det+0x110>)
 80121f4:	2200      	movs	r2, #0
 80121f6:	70da      	strb	r2, [r3, #3]
			Get_VolErr_Flag=ERROR;
 80121f8:	4a2c      	ldr	r2, [pc, #176]	; (80122ac <TASK_Voltage_Det+0x114>)
 80121fa:	7953      	ldrb	r3, [r2, #5]
 80121fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012200:	7153      	strb	r3, [r2, #5]
			EmergencyPowerDown();
 8012202:	f7ff ffbd 	bl	8012180 <EmergencyPowerDown>
		}
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 8012206:	4b28      	ldr	r3, [pc, #160]	; (80122a8 <TASK_Voltage_Det+0x110>)
 8012208:	221e      	movs	r2, #30
 801220a:	709a      	strb	r2, [r3, #2]
 801220c:	e048      	b.n	80122a0 <TASK_Voltage_Det+0x108>
	}
	else if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_9V])///
 801220e:	4b26      	ldr	r3, [pc, #152]	; (80122a8 <TASK_Voltage_Det+0x110>)
 8012210:	881a      	ldrh	r2, [r3, #0]
 8012212:	4b26      	ldr	r3, [pc, #152]	; (80122ac <TASK_Voltage_Det+0x114>)
 8012214:	795b      	ldrb	r3, [r3, #5]
 8012216:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801221a:	b2db      	uxtb	r3, r3
 801221c:	4924      	ldr	r1, [pc, #144]	; (80122b0 <TASK_Voltage_Det+0x118>)
 801221e:	00db      	lsls	r3, r3, #3
 8012220:	440b      	add	r3, r1
 8012222:	885b      	ldrh	r3, [r3, #2]
 8012224:	429a      	cmp	r2, r3
 8012226:	d203      	bcs.n	8012230 <TASK_Voltage_Det+0x98>
	{	
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 8012228:	4b1f      	ldr	r3, [pc, #124]	; (80122a8 <TASK_Voltage_Det+0x110>)
 801222a:	221e      	movs	r2, #30
 801222c:	709a      	strb	r2, [r3, #2]
 801222e:	e037      	b.n	80122a0 <TASK_Voltage_Det+0x108>
	}
	else if(VolDet.ADC_current<=VoltageTable[Get_SysPower_Flag][N_16V])///
 8012230:	4b1d      	ldr	r3, [pc, #116]	; (80122a8 <TASK_Voltage_Det+0x110>)
 8012232:	881a      	ldrh	r2, [r3, #0]
 8012234:	4b1d      	ldr	r3, [pc, #116]	; (80122ac <TASK_Voltage_Det+0x114>)
 8012236:	795b      	ldrb	r3, [r3, #5]
 8012238:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801223c:	b2db      	uxtb	r3, r3
 801223e:	491c      	ldr	r1, [pc, #112]	; (80122b0 <TASK_Voltage_Det+0x118>)
 8012240:	00db      	lsls	r3, r3, #3
 8012242:	440b      	add	r3, r1
 8012244:	889b      	ldrh	r3, [r3, #4]
 8012246:	429a      	cmp	r2, r3
 8012248:	d92a      	bls.n	80122a0 <TASK_Voltage_Det+0x108>
			//printf("voltage normal \n");
			//VolDet.VoltageState=V_NORMAL;
			//Get_VolErr_Flag=NORMAL;
		}	
	}
	else if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_17V])///
 801224a:	4b17      	ldr	r3, [pc, #92]	; (80122a8 <TASK_Voltage_Det+0x110>)
 801224c:	881a      	ldrh	r2, [r3, #0]
 801224e:	4b17      	ldr	r3, [pc, #92]	; (80122ac <TASK_Voltage_Det+0x114>)
 8012250:	795b      	ldrb	r3, [r3, #5]
 8012252:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8012256:	b2db      	uxtb	r3, r3
 8012258:	4915      	ldr	r1, [pc, #84]	; (80122b0 <TASK_Voltage_Det+0x118>)
 801225a:	00db      	lsls	r3, r3, #3
 801225c:	440b      	add	r3, r1
 801225e:	88db      	ldrh	r3, [r3, #6]
 8012260:	429a      	cmp	r2, r3
 8012262:	d203      	bcs.n	801226c <TASK_Voltage_Det+0xd4>
	{	
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 8012264:	4b10      	ldr	r3, [pc, #64]	; (80122a8 <TASK_Voltage_Det+0x110>)
 8012266:	221e      	movs	r2, #30
 8012268:	709a      	strb	r2, [r3, #2]
 801226a:	e019      	b.n	80122a0 <TASK_Voltage_Det+0x108>
	}
	else
	{
		if(VolDet.VoltageState!=HIGHT_ERROR||Get_VolErr_Flag==NORMAL)
 801226c:	4b0e      	ldr	r3, [pc, #56]	; (80122a8 <TASK_Voltage_Det+0x110>)
 801226e:	78db      	ldrb	r3, [r3, #3]
 8012270:	2b02      	cmp	r3, #2
 8012272:	d106      	bne.n	8012282 <TASK_Voltage_Det+0xea>
 8012274:	4b0d      	ldr	r3, [pc, #52]	; (80122ac <TASK_Voltage_Det+0x114>)
 8012276:	795b      	ldrb	r3, [r3, #5]
 8012278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801227c:	b2db      	uxtb	r3, r3
 801227e:	2b00      	cmp	r3, #0
 8012280:	d109      	bne.n	8012296 <TASK_Voltage_Det+0xfe>
		{
			VolDet.VoltageState=HIGHT_ERROR;
 8012282:	4b09      	ldr	r3, [pc, #36]	; (80122a8 <TASK_Voltage_Det+0x110>)
 8012284:	2202      	movs	r2, #2
 8012286:	70da      	strb	r2, [r3, #3]
			Get_VolErr_Flag=ERROR;
 8012288:	4a08      	ldr	r2, [pc, #32]	; (80122ac <TASK_Voltage_Det+0x114>)
 801228a:	7953      	ldrb	r3, [r2, #5]
 801228c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012290:	7153      	strb	r3, [r2, #5]
			EmergencyPowerDown();
 8012292:	f7ff ff75 	bl	8012180 <EmergencyPowerDown>
		}
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 8012296:	4b04      	ldr	r3, [pc, #16]	; (80122a8 <TASK_Voltage_Det+0x110>)
 8012298:	221e      	movs	r2, #30
 801229a:	709a      	strb	r2, [r3, #2]
 801229c:	e000      	b.n	80122a0 <TASK_Voltage_Det+0x108>
		return;
 801229e:	bf00      	nop
	}
}
 80122a0:	bd80      	pop	{r7, pc}
 80122a2:	bf00      	nop
 80122a4:	20004c5c 	.word	0x20004c5c
 80122a8:	200060cc 	.word	0x200060cc
 80122ac:	200067e0 	.word	0x200067e0
 80122b0:	08024364 	.word	0x08024364

080122b4 <FeedDog>:
	WDOG_Init(&t_WDOG_Config);                                 /*  */
	WDOG_Enable();
#endif
}
void FeedDog(void)
{
 80122b4:	b480      	push	{r7}
 80122b6:	af00      	add	r7, sp, #0
	//WDOG_Feed();
}
 80122b8:	bf00      	nop
 80122ba:	46bd      	mov	sp, r7
 80122bc:	bc80      	pop	{r7}
 80122be:	4770      	bx	lr

080122c0 <Bsp_UART_Init>:
////=================================================================================================================
#define UART0_BAUDRATE       115200///
#define UART1_BAUDRATE       115200///
#define UART2_BAUDRATE       115200///
void Bsp_UART_Init(void)
{
 80122c0:	b580      	push	{r7, lr}
 80122c2:	af00      	add	r7, sp, #0
	SysUartInit(SCH_Uart0,UART0_BAUDRATE);
 80122c4:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80122c8:	2000      	movs	r0, #0
 80122ca:	f000 facf 	bl	801286c <SysUartInit>
	SysUartInit(SCH_Uart1,UART1_BAUDRATE);
 80122ce:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80122d2:	2001      	movs	r0, #1
 80122d4:	f000 faca 	bl	801286c <SysUartInit>
	SysUartInit(SCH_Uart2,UART2_BAUDRATE);
 80122d8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80122dc:	2002      	movs	r0, #2
 80122de:	f000 fac5 	bl	801286c <SysUartInit>
}
 80122e2:	bf00      	nop
 80122e4:	bd80      	pop	{r7, pc}

080122e6 <Bsp_ADC_Init>:
{
	///SysCanInit(SCH_Can0);
}
////=================================================================================================================
void Bsp_ADC_Init(void)
{
 80122e6:	b480      	push	{r7}
 80122e8:	af00      	add	r7, sp, #0
	//SysAdcInit();
}
 80122ea:	bf00      	nop
 80122ec:	46bd      	mov	sp, r7
 80122ee:	bc80      	pop	{r7}
 80122f0:	4770      	bx	lr

080122f2 <SPI1_IRQHandler>:
#if SPI0_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi1);
#endif
}
void SPI1_IRQHandler(void)
{
 80122f2:	b480      	push	{r7}
 80122f4:	af00      	add	r7, sp, #0
#if SPI1_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi2);
#endif
}
 80122f6:	bf00      	nop
 80122f8:	46bd      	mov	sp, r7
 80122fa:	bc80      	pop	{r7}
 80122fc:	4770      	bx	lr

080122fe <Flash_Read>:
	return TRUE;
}

///========================================================================================================
SCH_BOOL Flash_Read(SCH_U32 u32addr,SCH_U32 *u32data)
{
 80122fe:	b480      	push	{r7}
 8012300:	b083      	sub	sp, #12
 8012302:	af00      	add	r7, sp, #0
 8012304:	6078      	str	r0, [r7, #4]
 8012306:	6039      	str	r1, [r7, #0]
	if(u32addr & 0x03)
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	f003 0303 	and.w	r3, r3, #3
 801230e:	2b00      	cmp	r3, #0
 8012310:	d001      	beq.n	8012316 <Flash_Read+0x18>
		return FALSE;
 8012312:	2300      	movs	r3, #0
 8012314:	e004      	b.n	8012320 <Flash_Read+0x22>
	*u32data = *(SCH_U32 *)u32addr;
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	681a      	ldr	r2, [r3, #0]
 801231a:	683b      	ldr	r3, [r7, #0]
 801231c:	601a      	str	r2, [r3, #0]
	return TRUE;
 801231e:	2301      	movs	r3, #1
}
 8012320:	4618      	mov	r0, r3
 8012322:	370c      	adds	r7, #12
 8012324:	46bd      	mov	sp, r7
 8012326:	bc80      	pop	{r7}
 8012328:	4770      	bx	lr

0801232a <Flash_Erase>:
SCH_BOOL Flash_Erase(SCH_U32 u32addr)
{
 801232a:	b480      	push	{r7}
 801232c:	b083      	sub	sp, #12
 801232e:	af00      	add	r7, sp, #0
 8012330:	6078      	str	r0, [r7, #4]
	//if(FLASH_EraseSector(u32addr)==FLASH_ERR_SUCCESS)
	//	return TRUE;
	//return FALSE;
}
 8012332:	bf00      	nop
 8012334:	4618      	mov	r0, r3
 8012336:	370c      	adds	r7, #12
 8012338:	46bd      	mov	sp, r7
 801233a:	bc80      	pop	{r7}
 801233c:	4770      	bx	lr

0801233e <Flash_Write>:
SCH_BOOL Flash_Write(SCH_U32 u32addr, SCH_U32 u32data)
{
 801233e:	b480      	push	{r7}
 8012340:	b083      	sub	sp, #12
 8012342:	af00      	add	r7, sp, #0
 8012344:	6078      	str	r0, [r7, #4]
 8012346:	6039      	str	r1, [r7, #0]
	//if(FLASH_Program1LongWord(u32addr,u32data)==FLASH_ERR_SUCCESS)
	//	return TRUE;
	//return FALSE;
}
 8012348:	bf00      	nop
 801234a:	4618      	mov	r0, r3
 801234c:	370c      	adds	r7, #12
 801234e:	46bd      	mov	sp, r7
 8012350:	bc80      	pop	{r7}
 8012352:	4770      	bx	lr

08012354 <Flash_Quick_RD>:
{
	return Flash_WR_NUM_InOnePiece(flash_data,&u32data,1);
}
///===================================================================================
SCH_BOOL Flash_Quick_RD(FLASH_QUICK_DATA flash_data, SCH_U32 *u32data)
{
 8012354:	b580      	push	{r7, lr}
 8012356:	b084      	sub	sp, #16
 8012358:	af00      	add	r7, sp, #0
 801235a:	4603      	mov	r3, r0
 801235c:	6039      	str	r1, [r7, #0]
 801235e:	71fb      	strb	r3, [r7, #7]
	SCH_U32 u32addr = FLASH_DATA_ADDR_END - flash_data*512;
 8012360:	79fb      	ldrb	r3, [r7, #7]
 8012362:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8012366:	025b      	lsls	r3, r3, #9
 8012368:	60fb      	str	r3, [r7, #12]
	return Flash_Read(u32addr,u32data);
 801236a:	6839      	ldr	r1, [r7, #0]
 801236c:	68f8      	ldr	r0, [r7, #12]
 801236e:	f7ff ffc6 	bl	80122fe <Flash_Read>
 8012372:	4603      	mov	r3, r0
}
 8012374:	4618      	mov	r0, r3
 8012376:	3710      	adds	r7, #16
 8012378:	46bd      	mov	sp, r7
 801237a:	bd80      	pop	{r7, pc}

0801237c <Flash_Quick_WR>:
		u32addr++;
	}
	return TRUE;
}
SCH_BOOL Flash_Quick_WR(FLASH_QUICK_DATA flash_data, SCH_U32 u32data)
{
 801237c:	b580      	push	{r7, lr}
 801237e:	b084      	sub	sp, #16
 8012380:	af00      	add	r7, sp, #0
 8012382:	4603      	mov	r3, r0
 8012384:	6039      	str	r1, [r7, #0]
 8012386:	71fb      	strb	r3, [r7, #7]
	SCH_U32 u32addr = FLASH_DATA_ADDR_END - flash_data*512;
 8012388:	79fb      	ldrb	r3, [r7, #7]
 801238a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 801238e:	025b      	lsls	r3, r3, #9
 8012390:	60fb      	str	r3, [r7, #12]
	Flash_Erase(u32addr);
 8012392:	68f8      	ldr	r0, [r7, #12]
 8012394:	f7ff ffc9 	bl	801232a <Flash_Erase>
	return Flash_Write(u32addr, u32data);
 8012398:	6839      	ldr	r1, [r7, #0]
 801239a:	68f8      	ldr	r0, [r7, #12]
 801239c:	f7ff ffcf 	bl	801233e <Flash_Write>
 80123a0:	4603      	mov	r3, r0
}
 80123a2:	4618      	mov	r0, r3
 80123a4:	3710      	adds	r7, #16
 80123a6:	46bd      	mov	sp, r7
 80123a8:	bd80      	pop	{r7, pc}

080123aa <SysFlashInit>:
**  Created on	: 20170814
**  Description	: 
**  Return		: NULL
**************************************************************/
void SysFlashInit(void)
{
 80123aa:	b480      	push	{r7}
 80123ac:	af00      	add	r7, sp, #0
    //FLASH_Init(BUS_CLK_HZ);
}
 80123ae:	bf00      	nop
 80123b0:	46bd      	mov	sp, r7
 80123b2:	bc80      	pop	{r7}
 80123b4:	4770      	bx	lr

080123b6 <DSP_TEST_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T DSP_TEST_Detect;
void DSP_TEST_Init(void)
{///===
 80123b6:	b480      	push	{r7}
 80123b8:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_DSP_TEST_DECT, GPIO_PinInput_InternalPullup);
	//sch_memset(&DSP_TEST_Detect, 0x00, sizeof(DSP_TEST_Detect));
}
 80123ba:	bf00      	nop
 80123bc:	46bd      	mov	sp, r7
 80123be:	bc80      	pop	{r7}
 80123c0:	4770      	bx	lr
	...

080123c4 <DSP_Test_Detect>:
SCH_BOOL DSP_OFF_FLAG = 0;
void DSP_Test_Detect(void)
{
 80123c4:	b580      	push	{r7, lr}
 80123c6:	b082      	sub	sp, #8
 80123c8:	af00      	add	r7, sp, #0
	SCH_U8 pData;

	if(SysPower.nPowerState != POWER_NORMAL_RUN)
 80123ca:	4b27      	ldr	r3, [pc, #156]	; (8012468 <DSP_Test_Detect+0xa4>)
 80123cc:	781b      	ldrb	r3, [r3, #0]
 80123ce:	2b06      	cmp	r3, #6
 80123d0:	d145      	bne.n	801245e <DSP_Test_Detect+0x9a>
		return;
	//DSP_TEST_Detect.IO_Status = DSP_TEST_DET_LVON;
	if(DSP_TEST_Detect.IO_Status != DSP_OFF_FLAG)
 80123d2:	4b26      	ldr	r3, [pc, #152]	; (801246c <DSP_Test_Detect+0xa8>)
 80123d4:	781a      	ldrb	r2, [r3, #0]
 80123d6:	4b26      	ldr	r3, [pc, #152]	; (8012470 <DSP_Test_Detect+0xac>)
 80123d8:	781b      	ldrb	r3, [r3, #0]
 80123da:	429a      	cmp	r2, r3
 80123dc:	d03b      	beq.n	8012456 <DSP_Test_Detect+0x92>
	{
		if(++DSP_TEST_Detect.IO_SamplingCounter >= T200MS_8)
 80123de:	4b23      	ldr	r3, [pc, #140]	; (801246c <DSP_Test_Detect+0xa8>)
 80123e0:	785b      	ldrb	r3, [r3, #1]
 80123e2:	3301      	adds	r3, #1
 80123e4:	b2da      	uxtb	r2, r3
 80123e6:	4b21      	ldr	r3, [pc, #132]	; (801246c <DSP_Test_Detect+0xa8>)
 80123e8:	705a      	strb	r2, [r3, #1]
 80123ea:	4b20      	ldr	r3, [pc, #128]	; (801246c <DSP_Test_Detect+0xa8>)
 80123ec:	785b      	ldrb	r3, [r3, #1]
 80123ee:	2b18      	cmp	r3, #24
 80123f0:	d936      	bls.n	8012460 <DSP_Test_Detect+0x9c>
		{
			DSP_TEST_Detect.IO_SamplingCounter = 0;
 80123f2:	4b1e      	ldr	r3, [pc, #120]	; (801246c <DSP_Test_Detect+0xa8>)
 80123f4:	2200      	movs	r2, #0
 80123f6:	705a      	strb	r2, [r3, #1]
			if(DSP_TEST_Detect.IO_Status)
 80123f8:	4b1c      	ldr	r3, [pc, #112]	; (801246c <DSP_Test_Detect+0xa8>)
 80123fa:	781b      	ldrb	r3, [r3, #0]
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d00c      	beq.n	801241a <DSP_Test_Detect+0x56>
			{
				Set_DSP_OFF_Flag;
 8012400:	4a1c      	ldr	r2, [pc, #112]	; (8012474 <DSP_Test_Detect+0xb0>)
 8012402:	7993      	ldrb	r3, [r2, #6]
 8012404:	f043 0308 	orr.w	r3, r3, #8
 8012408:	7193      	strb	r3, [r2, #6]
				DSP_OFF_FLAG = 1;
 801240a:	4b19      	ldr	r3, [pc, #100]	; (8012470 <DSP_Test_Detect+0xac>)
 801240c:	2201      	movs	r2, #1
 801240e:	701a      	strb	r2, [r3, #0]
				pData = 1;/*turn off*/
 8012410:	2301      	movs	r3, #1
 8012412:	71fb      	strb	r3, [r7, #7]
				Dsp_OFF();
 8012414:	f7fb fa5c 	bl	800d8d0 <Dsp_OFF>
 8012418:	e00b      	b.n	8012432 <DSP_Test_Detect+0x6e>
			}
			else
			{
				Clr_DSP_OFF_Flag;
 801241a:	4a16      	ldr	r2, [pc, #88]	; (8012474 <DSP_Test_Detect+0xb0>)
 801241c:	7993      	ldrb	r3, [r2, #6]
 801241e:	f36f 03c3 	bfc	r3, #3, #1
 8012422:	7193      	strb	r3, [r2, #6]
				DSP_OFF_FLAG = 0;
 8012424:	4b12      	ldr	r3, [pc, #72]	; (8012470 <DSP_Test_Detect+0xac>)
 8012426:	2200      	movs	r2, #0
 8012428:	701a      	strb	r2, [r3, #0]
				pData = 2;/*turn on*/
 801242a:	2302      	movs	r3, #2
 801242c:	71fb      	strb	r3, [r7, #7]
				Dsp_ON();
 801242e:	f7fb fa27 	bl	800d880 <Dsp_ON>
			}
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(pData,0x0E));
 8012432:	79fb      	ldrb	r3, [r7, #7]
 8012434:	b29b      	uxth	r3, r3
 8012436:	021b      	lsls	r3, r3, #8
 8012438:	b29b      	uxth	r3, r3
 801243a:	330e      	adds	r3, #14
 801243c:	b29b      	uxth	r3, r3
 801243e:	461a      	mov	r2, r3
 8012440:	210a      	movs	r1, #10
 8012442:	2003      	movs	r0, #3
 8012444:	f000 fb00 	bl	8012a48 <PostMessage>
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 8012448:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 801244c:	210a      	movs	r1, #10
 801244e:	2003      	movs	r0, #3
 8012450:	f000 fafa 	bl	8012a48 <PostMessage>
 8012454:	e004      	b.n	8012460 <DSP_Test_Detect+0x9c>
		}	
	}
	else
	{
		DSP_TEST_Detect.IO_SamplingCounter = 0;
 8012456:	4b05      	ldr	r3, [pc, #20]	; (801246c <DSP_Test_Detect+0xa8>)
 8012458:	2200      	movs	r2, #0
 801245a:	705a      	strb	r2, [r3, #1]
 801245c:	e000      	b.n	8012460 <DSP_Test_Detect+0x9c>
		return;
 801245e:	bf00      	nop
	}
}
 8012460:	3708      	adds	r7, #8
 8012462:	46bd      	mov	sp, r7
 8012464:	bd80      	pop	{r7, pc}
 8012466:	bf00      	nop
 8012468:	200060bc 	.word	0x200060bc
 801246c:	200060d0 	.word	0x200060d0
 8012470:	20004a75 	.word	0x20004a75
 8012474:	200067e0 	.word	0x200067e0

08012478 <PWR_IO_Init>:
**  Created on	: 20161009
**  Description	:
**  Return		: 
********************************************************************************/
void PWR_IO_Init(void)
{
 8012478:	b480      	push	{r7}
 801247a:	af00      	add	r7, sp, #0

	//GPIO_PinInit(GPIO_SYS_POWER_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_ACC_EN_CTL,    GPIO_PinOutput);
}
 801247c:	bf00      	nop
 801247e:	46bd      	mov	sp, r7
 8012480:	bc80      	pop	{r7}
 8012482:	4770      	bx	lr

08012484 <SYS_Power_Ctl>:
void SYS_Power_Ctl(SCH_BOOL OnOff)
{
 8012484:	b480      	push	{r7}
 8012486:	b083      	sub	sp, #12
 8012488:	af00      	add	r7, sp, #0
 801248a:	4603      	mov	r3, r0
 801248c:	71fb      	strb	r3, [r7, #7]
	if(OnOff == ON)
 801248e:	79fb      	ldrb	r3, [r7, #7]
 8012490:	2b01      	cmp	r3, #1
 8012492:	d105      	bne.n	80124a0 <SYS_Power_Ctl+0x1c>
	{
		TurnOn_SYS_POWER;
		Set_SysPower_Flag;
 8012494:	4a07      	ldr	r2, [pc, #28]	; (80124b4 <SYS_Power_Ctl+0x30>)
 8012496:	7953      	ldrb	r3, [r2, #5]
 8012498:	f043 0308 	orr.w	r3, r3, #8
 801249c:	7153      	strb	r3, [r2, #5]
	else
	{
		TurnOff_SYS_POWER;
		Clr_SysPower_Flag;
	}
}
 801249e:	e004      	b.n	80124aa <SYS_Power_Ctl+0x26>
		Clr_SysPower_Flag;
 80124a0:	4a04      	ldr	r2, [pc, #16]	; (80124b4 <SYS_Power_Ctl+0x30>)
 80124a2:	7953      	ldrb	r3, [r2, #5]
 80124a4:	f36f 03c3 	bfc	r3, #3, #1
 80124a8:	7153      	strb	r3, [r2, #5]
}
 80124aa:	bf00      	nop
 80124ac:	370c      	adds	r7, #12
 80124ae:	46bd      	mov	sp, r7
 80124b0:	bc80      	pop	{r7}
 80124b2:	4770      	bx	lr
 80124b4:	200067e0 	.word	0x200067e0

080124b8 <ACC_EN_Ctl>:
void ACC_EN_Ctl(SCH_BOOL OnOff)
{
 80124b8:	b480      	push	{r7}
 80124ba:	b083      	sub	sp, #12
 80124bc:	af00      	add	r7, sp, #0
 80124be:	4603      	mov	r3, r0
 80124c0:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		TurnOff_ACC_EN;
	}
}
 80124c2:	bf00      	nop
 80124c4:	370c      	adds	r7, #12
 80124c6:	46bd      	mov	sp, r7
 80124c8:	bc80      	pop	{r7}
 80124ca:	4770      	bx	lr

080124cc <AMP_IO_Init>:
**  Created on	: 20160909
**  Description	:
**  Return		: 
********************************************************************************/
void AMP_IO_Init(void)
{///===
 80124cc:	b480      	push	{r7}
 80124ce:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AMP_CTL,   GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AMP_BEEP,  GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AMP_DECT,  GPIO_PinInput_InternalPullup);
}
 80124d0:	bf00      	nop
 80124d2:	46bd      	mov	sp, r7
 80124d4:	bc80      	pop	{r7}
 80124d6:	4770      	bx	lr

080124d8 <BT_IO_Init>:
**  Created on	: 20171220
**  Description	:
**  Return		: 
********************************************************************************/
void BT_IO_Init(void)
{///===
 80124d8:	b480      	push	{r7}
 80124da:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_BT_RESET_CTL, GPIO_PinOutput);
}
 80124dc:	bf00      	nop
 80124de:	46bd      	mov	sp, r7
 80124e0:	bc80      	pop	{r7}
 80124e2:	4770      	bx	lr

080124e4 <GPIOInit>:
**  Created on	: 20160623
**  Description	: 
**  Return		: NULL
********************************************************************************/
void GPIOInit(void)
{
 80124e4:	b580      	push	{r7, lr}
 80124e6:	af00      	add	r7, sp, #0
	DSP_IO_Init();
 80124e8:	f7fb fae4 	bl	800dab4 <DSP_IO_Init>
	BT_IO_Init();
 80124ec:	f7ff fff4 	bl	80124d8 <BT_IO_Init>
	DSP_TEST_Init();
 80124f0:	f7ff ff61 	bl	80123b6 <DSP_TEST_Init>
	Start_IO_Init();
 80124f4:	f7ff fd6c 	bl	8011fd0 <Start_IO_Init>
	PWR_IO_Init();
 80124f8:	f7ff ffbe 	bl	8012478 <PWR_IO_Init>
	AMP_IO_Init();
 80124fc:	f7ff ffe6 	bl	80124cc <AMP_IO_Init>
	MUTE_IO_Init();
 8012500:	f7ff fa3a 	bl	8011978 <MUTE_IO_Init>
	LED_IO_Init();
 8012504:	f7ff f9d6 	bl	80118b4 <LED_IO_Init>
	AD1938_IO_Init();
 8012508:	f7f9 fc84 	bl	800be14 <AD1938_IO_Init>
	Eprom_IO_Init();
 801250c:	f7fe fbb4 	bl	8010c78 <Eprom_IO_Init>
}
 8012510:	bf00      	nop
 8012512:	bd80      	pop	{r7, pc}

08012514 <SPI_RW>:


SPI_HandleTypeDef *Spi_Arry[]={&hspi1,&hspi2,&hspi3};

SCH_U8 SPI_RW(Spi_T spi,SCH_U8 TxData)
{
 8012514:	b580      	push	{r7, lr}
 8012516:	b086      	sub	sp, #24
 8012518:	af02      	add	r7, sp, #8
 801251a:	4603      	mov	r3, r0
 801251c:	460a      	mov	r2, r1
 801251e:	71fb      	strb	r3, [r7, #7]
 8012520:	4613      	mov	r3, r2
 8012522:	71bb      	strb	r3, [r7, #6]
	SCH_U8 RxData;
	HAL_SPI_TransmitReceive(Spi_Arry[spi],&TxData,&RxData,1,HAL_MAX_DELAY);
 8012524:	79fb      	ldrb	r3, [r7, #7]
 8012526:	4a08      	ldr	r2, [pc, #32]	; (8012548 <SPI_RW+0x34>)
 8012528:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801252c:	f107 020f 	add.w	r2, r7, #15
 8012530:	1db9      	adds	r1, r7, #6
 8012532:	f04f 33ff 	mov.w	r3, #4294967295
 8012536:	9300      	str	r3, [sp, #0]
 8012538:	2301      	movs	r3, #1
 801253a:	f7f3 ffe6 	bl	800650a <HAL_SPI_TransmitReceive>
	return RxData;
 801253e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012540:	4618      	mov	r0, r3
 8012542:	3710      	adds	r7, #16
 8012544:	46bd      	mov	sp, r7
 8012546:	bd80      	pop	{r7, pc}
 8012548:	20000100 	.word	0x20000100

0801254c <SPI_FLASH_ReadDeviceID>:

/*test spi demo 20200722 lhs*/
uint8_t SPI_FLASH_ReadDeviceID(void)
{
 801254c:	b580      	push	{r7, lr}
 801254e:	af00      	add	r7, sp, #0
	
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 8012550:	2200      	movs	r2, #0
 8012552:	2110      	movs	r1, #16
 8012554:	4816      	ldr	r0, [pc, #88]	; (80125b0 <SPI_FLASH_ReadDeviceID+0x64>)
 8012556:	f7f1 fb3e 	bl	8003bd6 <HAL_GPIO_WritePin>
	//HAL_SPI_Transmit(&hspi1,spi_tx_buff,4,HAL_MAX_DELAY);
	//HAL_SPI_Receive(&hspi1,spi_rx_buff,1,HAL_MAX_DELAY);	
	SPI_RW(SCH_Spi1,spi_tx_buff[0]);
 801255a:	4b16      	ldr	r3, [pc, #88]	; (80125b4 <SPI_FLASH_ReadDeviceID+0x68>)
 801255c:	781b      	ldrb	r3, [r3, #0]
 801255e:	4619      	mov	r1, r3
 8012560:	2000      	movs	r0, #0
 8012562:	f7ff ffd7 	bl	8012514 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 8012566:	4b13      	ldr	r3, [pc, #76]	; (80125b4 <SPI_FLASH_ReadDeviceID+0x68>)
 8012568:	785b      	ldrb	r3, [r3, #1]
 801256a:	4619      	mov	r1, r3
 801256c:	2000      	movs	r0, #0
 801256e:	f7ff ffd1 	bl	8012514 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 8012572:	4b10      	ldr	r3, [pc, #64]	; (80125b4 <SPI_FLASH_ReadDeviceID+0x68>)
 8012574:	785b      	ldrb	r3, [r3, #1]
 8012576:	4619      	mov	r1, r3
 8012578:	2000      	movs	r0, #0
 801257a:	f7ff ffcb 	bl	8012514 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 801257e:	4b0d      	ldr	r3, [pc, #52]	; (80125b4 <SPI_FLASH_ReadDeviceID+0x68>)
 8012580:	785b      	ldrb	r3, [r3, #1]
 8012582:	4619      	mov	r1, r3
 8012584:	2000      	movs	r0, #0
 8012586:	f7ff ffc5 	bl	8012514 <SPI_RW>
	spi_rx_buff[0]=SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 801258a:	4b0a      	ldr	r3, [pc, #40]	; (80125b4 <SPI_FLASH_ReadDeviceID+0x68>)
 801258c:	785b      	ldrb	r3, [r3, #1]
 801258e:	4619      	mov	r1, r3
 8012590:	2000      	movs	r0, #0
 8012592:	f7ff ffbf 	bl	8012514 <SPI_RW>
 8012596:	4603      	mov	r3, r0
 8012598:	461a      	mov	r2, r3
 801259a:	4b07      	ldr	r3, [pc, #28]	; (80125b8 <SPI_FLASH_ReadDeviceID+0x6c>)
 801259c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 801259e:	2201      	movs	r2, #1
 80125a0:	2110      	movs	r1, #16
 80125a2:	4803      	ldr	r0, [pc, #12]	; (80125b0 <SPI_FLASH_ReadDeviceID+0x64>)
 80125a4:	f7f1 fb17 	bl	8003bd6 <HAL_GPIO_WritePin>
	//printf("APP Begin -- DeviceId : %x \r\n", spi_rx_buff[0]);
	return(spi_rx_buff[0]);
 80125a8:	4b03      	ldr	r3, [pc, #12]	; (80125b8 <SPI_FLASH_ReadDeviceID+0x6c>)
 80125aa:	781b      	ldrb	r3, [r3, #0]

}
 80125ac:	4618      	mov	r0, r3
 80125ae:	bd80      	pop	{r7, pc}
 80125b0:	40010800 	.word	0x40010800
 80125b4:	200000f4 	.word	0x200000f4
 80125b8:	200060d4 	.word	0x200060d4

080125bc <SysSpiExit>:
**  Created on  : 20171215
**  Description :
**  Return      : BOOL
********************************************************************************/
void SysSpiExit(Spi_T spi)
{
 80125bc:	b580      	push	{r7, lr}
 80125be:	b082      	sub	sp, #8
 80125c0:	af00      	add	r7, sp, #0
 80125c2:	4603      	mov	r3, r0
 80125c4:	71fb      	strb	r3, [r7, #7]
	//SPI_ConfigType sSPIConfig = {0};
	switch(spi)
 80125c6:	79fb      	ldrb	r3, [r7, #7]
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d002      	beq.n	80125d2 <SysSpiExit+0x16>
 80125cc:	2b01      	cmp	r3, #1
 80125ce:	d003      	beq.n	80125d8 <SysSpiExit+0x1c>
		    sSPIConfig.sSettings.bMasterAutoDriveSS    = 0;
		    SPI_Init(SPI1, &sSPIConfig);
			SPI_DeInit(Spi_Arry[spi]);
#endif
			break;
		default:break;
 80125d0:	e005      	b.n	80125de <SysSpiExit+0x22>
			MX_SPI1_Init();
 80125d2:	f7ef f8ed 	bl	80017b0 <MX_SPI1_Init>
			break;
 80125d6:	e002      	b.n	80125de <SysSpiExit+0x22>
			MX_SPI2_Init();
 80125d8:	f7ef f920 	bl	800181c <MX_SPI2_Init>
			break;
 80125dc:	bf00      	nop
	}
}
 80125de:	bf00      	nop
 80125e0:	3708      	adds	r7, #8
 80125e2:	46bd      	mov	sp, r7
 80125e4:	bd80      	pop	{r7, pc}
	...

080125e8 <UartBufInit>:
//UART_Type *Uart_Arry[]={UART0,UART1,UART2};
UART_HandleTypeDef *Uart_Arry[]={&huart1,&huart2};

///========================================================
void UartBufInit(Uart_T uart,Uart_RT TxRx)
{
 80125e8:	b580      	push	{r7, lr}
 80125ea:	b082      	sub	sp, #8
 80125ec:	af00      	add	r7, sp, #0
 80125ee:	4603      	mov	r3, r0
 80125f0:	460a      	mov	r2, r1
 80125f2:	71fb      	strb	r3, [r7, #7]
 80125f4:	4613      	mov	r3, r2
 80125f6:	71bb      	strb	r3, [r7, #6]
	if(UartBufAddr[uart][TxRx])
 80125f8:	79fa      	ldrb	r2, [r7, #7]
 80125fa:	79bb      	ldrb	r3, [r7, #6]
 80125fc:	490a      	ldr	r1, [pc, #40]	; (8012628 <UartBufInit+0x40>)
 80125fe:	0052      	lsls	r2, r2, #1
 8012600:	4413      	add	r3, r2
 8012602:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8012606:	2b00      	cmp	r3, #0
 8012608:	d009      	beq.n	801261e <UartBufInit+0x36>
		Queue_Init(UartBufAddr[uart][TxRx]);
 801260a:	79fa      	ldrb	r2, [r7, #7]
 801260c:	79bb      	ldrb	r3, [r7, #6]
 801260e:	4906      	ldr	r1, [pc, #24]	; (8012628 <UartBufInit+0x40>)
 8012610:	0052      	lsls	r2, r2, #1
 8012612:	4413      	add	r3, r2
 8012614:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8012618:	4618      	mov	r0, r3
 801261a:	f000 fa7b 	bl	8012b14 <Queue_Init>
}
 801261e:	bf00      	nop
 8012620:	3708      	adds	r7, #8
 8012622:	46bd      	mov	sp, r7
 8012624:	bd80      	pop	{r7, pc}
 8012626:	bf00      	nop
 8012628:	08024374 	.word	0x08024374

0801262c <UartBufCnt>:
SCH_U16 UartBufCnt(Uart_T uart,Uart_RT TxRx)
{
 801262c:	b580      	push	{r7, lr}
 801262e:	b084      	sub	sp, #16
 8012630:	af00      	add	r7, sp, #0
 8012632:	4603      	mov	r3, r0
 8012634:	460a      	mov	r2, r1
 8012636:	71fb      	strb	r3, [r7, #7]
 8012638:	4613      	mov	r3, r2
 801263a:	71bb      	strb	r3, [r7, #6]
	QUEUE_T *pUartBuf;
	pUartBuf = UartBufAddr[uart][TxRx];
 801263c:	79fa      	ldrb	r2, [r7, #7]
 801263e:	79bb      	ldrb	r3, [r7, #6]
 8012640:	4909      	ldr	r1, [pc, #36]	; (8012668 <UartBufCnt+0x3c>)
 8012642:	0052      	lsls	r2, r2, #1
 8012644:	4413      	add	r3, r2
 8012646:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 801264a:	60fb      	str	r3, [r7, #12]
	if(pUartBuf)
 801264c:	68fb      	ldr	r3, [r7, #12]
 801264e:	2b00      	cmp	r3, #0
 8012650:	d004      	beq.n	801265c <UartBufCnt+0x30>
		return Queue_Cnt(pUartBuf);
 8012652:	68f8      	ldr	r0, [r7, #12]
 8012654:	f000 fa7c 	bl	8012b50 <Queue_Cnt>
 8012658:	4603      	mov	r3, r0
 801265a:	e000      	b.n	801265e <UartBufCnt+0x32>
	return 0;
 801265c:	2300      	movs	r3, #0
}
 801265e:	4618      	mov	r0, r3
 8012660:	3710      	adds	r7, #16
 8012662:	46bd      	mov	sp, r7
 8012664:	bd80      	pop	{r7, pc}
 8012666:	bf00      	nop
 8012668:	08024374 	.word	0x08024374

0801266c <UartGetFromBuf>:
SCH_BOOL UartGetFromBuf(Uart_T uart, Uart_RT TxRx, SCH_U8 *data, SCH_U16 Len)
{
 801266c:	b580      	push	{r7, lr}
 801266e:	b084      	sub	sp, #16
 8012670:	af00      	add	r7, sp, #0
 8012672:	603a      	str	r2, [r7, #0]
 8012674:	461a      	mov	r2, r3
 8012676:	4603      	mov	r3, r0
 8012678:	71fb      	strb	r3, [r7, #7]
 801267a:	460b      	mov	r3, r1
 801267c:	71bb      	strb	r3, [r7, #6]
 801267e:	4613      	mov	r3, r2
 8012680:	80bb      	strh	r3, [r7, #4]
	QUEUE_T *pUartBuf;
	pUartBuf = UartBufAddr[uart][TxRx];
 8012682:	79fa      	ldrb	r2, [r7, #7]
 8012684:	79bb      	ldrb	r3, [r7, #6]
 8012686:	490b      	ldr	r1, [pc, #44]	; (80126b4 <UartGetFromBuf+0x48>)
 8012688:	0052      	lsls	r2, r2, #1
 801268a:	4413      	add	r3, r2
 801268c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8012690:	60fb      	str	r3, [r7, #12]
	if(pUartBuf)
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	2b00      	cmp	r3, #0
 8012696:	d007      	beq.n	80126a8 <UartGetFromBuf+0x3c>
		return Queue_Out(pUartBuf, data, Len);
 8012698:	88bb      	ldrh	r3, [r7, #4]
 801269a:	461a      	mov	r2, r3
 801269c:	6839      	ldr	r1, [r7, #0]
 801269e:	68f8      	ldr	r0, [r7, #12]
 80126a0:	f000 fab8 	bl	8012c14 <Queue_Out>
 80126a4:	4603      	mov	r3, r0
 80126a6:	e000      	b.n	80126aa <UartGetFromBuf+0x3e>
	return FALSE;
 80126a8:	2300      	movs	r3, #0
}
 80126aa:	4618      	mov	r0, r3
 80126ac:	3710      	adds	r7, #16
 80126ae:	46bd      	mov	sp, r7
 80126b0:	bd80      	pop	{r7, pc}
 80126b2:	bf00      	nop
 80126b4:	08024374 	.word	0x08024374

080126b8 <UartPutToBuf>:
SCH_BOOL UartPutToBuf(Uart_T uart, Uart_RT TxRx, SCH_U8 *const data, SCH_U16 Len)
{
 80126b8:	b580      	push	{r7, lr}
 80126ba:	b084      	sub	sp, #16
 80126bc:	af00      	add	r7, sp, #0
 80126be:	603a      	str	r2, [r7, #0]
 80126c0:	461a      	mov	r2, r3
 80126c2:	4603      	mov	r3, r0
 80126c4:	71fb      	strb	r3, [r7, #7]
 80126c6:	460b      	mov	r3, r1
 80126c8:	71bb      	strb	r3, [r7, #6]
 80126ca:	4613      	mov	r3, r2
 80126cc:	80bb      	strh	r3, [r7, #4]
	QUEUE_T *pUartBuf;
	pUartBuf = UartBufAddr[uart][TxRx];
 80126ce:	79fa      	ldrb	r2, [r7, #7]
 80126d0:	79bb      	ldrb	r3, [r7, #6]
 80126d2:	490b      	ldr	r1, [pc, #44]	; (8012700 <UartPutToBuf+0x48>)
 80126d4:	0052      	lsls	r2, r2, #1
 80126d6:	4413      	add	r3, r2
 80126d8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80126dc:	60fb      	str	r3, [r7, #12]
	if(pUartBuf)
 80126de:	68fb      	ldr	r3, [r7, #12]
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d007      	beq.n	80126f4 <UartPutToBuf+0x3c>
		return Queue_In(pUartBuf, data,Len);
 80126e4:	88bb      	ldrh	r3, [r7, #4]
 80126e6:	461a      	mov	r2, r3
 80126e8:	6839      	ldr	r1, [r7, #0]
 80126ea:	68f8      	ldr	r0, [r7, #12]
 80126ec:	f000 fa3b 	bl	8012b66 <Queue_In>
 80126f0:	4603      	mov	r3, r0
 80126f2:	e000      	b.n	80126f6 <UartPutToBuf+0x3e>
	return FALSE;
 80126f4:	2300      	movs	r3, #0
}
 80126f6:	4618      	mov	r0, r3
 80126f8:	3710      	adds	r7, #16
 80126fa:	46bd      	mov	sp, r7
 80126fc:	bd80      	pop	{r7, pc}
 80126fe:	bf00      	nop
 8012700:	08024374 	.word	0x08024374

08012704 <UartSendData8>:
**  Created on	: 20160621
**  Description	: 8
**  Return		: void
********************************************************************************/
void UartSendData8(Uart_T uart,SCH_U8 u8data)
{
 8012704:	b580      	push	{r7, lr}
 8012706:	b082      	sub	sp, #8
 8012708:	af00      	add	r7, sp, #0
 801270a:	4603      	mov	r3, r0
 801270c:	460a      	mov	r2, r1
 801270e:	71fb      	strb	r3, [r7, #7]
 8012710:	4613      	mov	r3, r2
 8012712:	71bb      	strb	r3, [r7, #6]
	//UART_PutChar(Uart_Arry[uart], u8data);
	HAL_UART_Transmit(Uart_Arry[uart],&u8data,1,0xffff);
 8012714:	79fb      	ldrb	r3, [r7, #7]
 8012716:	4a06      	ldr	r2, [pc, #24]	; (8012730 <UartSendData8+0x2c>)
 8012718:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801271c:	1db9      	adds	r1, r7, #6
 801271e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012722:	2201      	movs	r2, #1
 8012724:	f7f4 fcff 	bl	8007126 <HAL_UART_Transmit>
}
 8012728:	bf00      	nop
 801272a:	3708      	adds	r7, #8
 801272c:	46bd      	mov	sp, r7
 801272e:	bd80      	pop	{r7, pc}
 8012730:	2000018c 	.word	0x2000018c

08012734 <UartTxIntEn>:
**  Created on	: 20160621
**  Description	:
**  Return		: void
********************************************************************************/
void UartTxIntEn(Uart_T uart)
{
 8012734:	b480      	push	{r7}
 8012736:	b083      	sub	sp, #12
 8012738:	af00      	add	r7, sp, #0
 801273a:	4603      	mov	r3, r0
 801273c:	71fb      	strb	r3, [r7, #7]
	//UART_EnableInterrupt(Uart_Arry[uart], UART_TxCompleteInt);/* Enable Tx interrupt */
}
 801273e:	bf00      	nop
 8012740:	370c      	adds	r7, #12
 8012742:	46bd      	mov	sp, r7
 8012744:	bc80      	pop	{r7}
 8012746:	4770      	bx	lr

08012748 <UartTxIntDis>:
void UartTxIntDis(Uart_T uart)
{
 8012748:	b480      	push	{r7}
 801274a:	b083      	sub	sp, #12
 801274c:	af00      	add	r7, sp, #0
 801274e:	4603      	mov	r3, r0
 8012750:	71fb      	strb	r3, [r7, #7]
	//UART_DisableInterrupt(Uart_Arry[uart], UART_TxCompleteInt);/* Disable Tx interrupt */
}
 8012752:	bf00      	nop
 8012754:	370c      	adds	r7, #12
 8012756:	46bd      	mov	sp, r7
 8012758:	bc80      	pop	{r7}
 801275a:	4770      	bx	lr

0801275c <UartTxCnt>:
SCH_U16 UartRxCnt(Uart_T uart)
{
	return UartBufCnt(uart,Uart_Rx);
}
SCH_U16 UartTxCnt(Uart_T uart)
{
 801275c:	b580      	push	{r7, lr}
 801275e:	b082      	sub	sp, #8
 8012760:	af00      	add	r7, sp, #0
 8012762:	4603      	mov	r3, r0
 8012764:	71fb      	strb	r3, [r7, #7]
	return UartBufCnt(uart,Uart_Tx);
 8012766:	79fb      	ldrb	r3, [r7, #7]
 8012768:	2101      	movs	r1, #1
 801276a:	4618      	mov	r0, r3
 801276c:	f7ff ff5e 	bl	801262c <UartBufCnt>
 8012770:	4603      	mov	r3, r0
}
 8012772:	4618      	mov	r0, r3
 8012774:	3708      	adds	r7, #8
 8012776:	46bd      	mov	sp, r7
 8012778:	bd80      	pop	{r7, pc}

0801277a <Uart_Tx_DataPro>:
**  Created on  : 20160621
**  Description :   ---   int
**  Return      : NULL
********************************************************************************/
void Uart_Tx_DataPro(Uart_T uart)
{
 801277a:	b580      	push	{r7, lr}
 801277c:	b084      	sub	sp, #16
 801277e:	af00      	add	r7, sp, #0
 8012780:	4603      	mov	r3, r0
 8012782:	71fb      	strb	r3, [r7, #7]
	SCH_U8 u8data;
	if(UartTxCnt(uart) == 0)
 8012784:	79fb      	ldrb	r3, [r7, #7]
 8012786:	4618      	mov	r0, r3
 8012788:	f7ff ffe8 	bl	801275c <UartTxCnt>
 801278c:	4603      	mov	r3, r0
 801278e:	2b00      	cmp	r3, #0
 8012790:	d104      	bne.n	801279c <Uart_Tx_DataPro+0x22>
	{
		UartTxIntDis(uart);
 8012792:	79fb      	ldrb	r3, [r7, #7]
 8012794:	4618      	mov	r0, r3
 8012796:	f7ff ffd7 	bl	8012748 <UartTxIntDis>
 801279a:	e013      	b.n	80127c4 <Uart_Tx_DataPro+0x4a>
		return;
	}
	if(UartGetFromBuf(uart,Uart_Tx,&u8data,1))
 801279c:	f107 020f 	add.w	r2, r7, #15
 80127a0:	79f8      	ldrb	r0, [r7, #7]
 80127a2:	2301      	movs	r3, #1
 80127a4:	2101      	movs	r1, #1
 80127a6:	f7ff ff61 	bl	801266c <UartGetFromBuf>
 80127aa:	4603      	mov	r3, r0
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d009      	beq.n	80127c4 <Uart_Tx_DataPro+0x4a>
	{
		UartSendData8(uart, u8data);
 80127b0:	7bfa      	ldrb	r2, [r7, #15]
 80127b2:	79fb      	ldrb	r3, [r7, #7]
 80127b4:	4611      	mov	r1, r2
 80127b6:	4618      	mov	r0, r3
 80127b8:	f7ff ffa4 	bl	8012704 <UartSendData8>
		UartTxIntEn(uart);
 80127bc:	79fb      	ldrb	r3, [r7, #7]
 80127be:	4618      	mov	r0, r3
 80127c0:	f7ff ffb8 	bl	8012734 <UartTxIntEn>
	}
}
 80127c4:	3710      	adds	r7, #16
 80127c6:	46bd      	mov	sp, r7
 80127c8:	bd80      	pop	{r7, pc}

080127ca <UartTxData>:
**  Created on       : 20160621
**  Description      :
**  Return           : BOOL
********************************************************************************/
SCH_BOOL UartTxData(Uart_T uart, SCH_U8 *const data, SCH_U16 Len)
{
 80127ca:	b580      	push	{r7, lr}
 80127cc:	b082      	sub	sp, #8
 80127ce:	af00      	add	r7, sp, #0
 80127d0:	4603      	mov	r3, r0
 80127d2:	6039      	str	r1, [r7, #0]
 80127d4:	71fb      	strb	r3, [r7, #7]
 80127d6:	4613      	mov	r3, r2
 80127d8:	80bb      	strh	r3, [r7, #4]
	if(UartTxCnt(uart) != 0)
 80127da:	79fb      	ldrb	r3, [r7, #7]
 80127dc:	4618      	mov	r0, r3
 80127de:	f7ff ffbd 	bl	801275c <UartTxCnt>
 80127e2:	4603      	mov	r3, r0
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d00c      	beq.n	8012802 <UartTxData+0x38>
	{
		if(UartPutToBuf(uart,Uart_Tx,data,Len))
 80127e8:	88bb      	ldrh	r3, [r7, #4]
 80127ea:	79f8      	ldrb	r0, [r7, #7]
 80127ec:	683a      	ldr	r2, [r7, #0]
 80127ee:	2101      	movs	r1, #1
 80127f0:	f7ff ff62 	bl	80126b8 <UartPutToBuf>
 80127f4:	4603      	mov	r3, r0
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d001      	beq.n	80127fe <UartTxData+0x34>
			return TRUE;
 80127fa:	2301      	movs	r3, #1
 80127fc:	e011      	b.n	8012822 <UartTxData+0x58>
		return FALSE;
 80127fe:	2300      	movs	r3, #0
 8012800:	e00f      	b.n	8012822 <UartTxData+0x58>
	}
	if(UartPutToBuf(uart,Uart_Tx,data,Len))
 8012802:	88bb      	ldrh	r3, [r7, #4]
 8012804:	79f8      	ldrb	r0, [r7, #7]
 8012806:	683a      	ldr	r2, [r7, #0]
 8012808:	2101      	movs	r1, #1
 801280a:	f7ff ff55 	bl	80126b8 <UartPutToBuf>
 801280e:	4603      	mov	r3, r0
 8012810:	2b00      	cmp	r3, #0
 8012812:	d005      	beq.n	8012820 <UartTxData+0x56>
	{
		Uart_Tx_DataPro(uart);
 8012814:	79fb      	ldrb	r3, [r7, #7]
 8012816:	4618      	mov	r0, r3
 8012818:	f7ff ffaf 	bl	801277a <Uart_Tx_DataPro>
		return TRUE;
 801281c:	2301      	movs	r3, #1
 801281e:	e000      	b.n	8012822 <UartTxData+0x58>
	}
	return FALSE;
 8012820:	2300      	movs	r3, #0
}
 8012822:	4618      	mov	r0, r3
 8012824:	3708      	adds	r7, #8
 8012826:	46bd      	mov	sp, r7
 8012828:	bd80      	pop	{r7, pc}
	...

0801282c <SysUartExit>:
**  Created on  : 20170830
**  Description :
**  Return      : BOOL
********************************************************************************/
void SysUartExit(Uart_T uart)
{
 801282c:	b580      	push	{r7, lr}
 801282e:	b082      	sub	sp, #8
 8012830:	af00      	add	r7, sp, #0
 8012832:	4603      	mov	r3, r0
 8012834:	71fb      	strb	r3, [r7, #7]
	switch(uart)
 8012836:	79fb      	ldrb	r3, [r7, #7]
 8012838:	2b03      	cmp	r3, #3
 801283a:	d811      	bhi.n	8012860 <SysUartExit+0x34>
 801283c:	a201      	add	r2, pc, #4	; (adr r2, 8012844 <SysUartExit+0x18>)
 801283e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012842:	bf00      	nop
 8012844:	08012861 	.word	0x08012861
 8012848:	08012855 	.word	0x08012855
 801284c:	0801285b 	.word	0x0801285b
 8012850:	08012861 	.word	0x08012861
			SIM->SCGC &= ~SIM_SCGC_UART0_MASK; 
#endif
			break;
		case SCH_Uart1:
#if UART1_FUNC == ENABLE
			MX_USART1_UART_Init();
 8012854:	f7ef fbfc 	bl	8002050 <MX_USART1_UART_Init>
#endif
			break;
 8012858:	e003      	b.n	8012862 <SysUartExit+0x36>
		case SCH_Uart2:
#if UART2_FUNC == ENABLE
			MX_USART2_UART_Init();
 801285a:	f7ef fc23 	bl	80020a4 <MX_USART2_UART_Init>
			UART_DisableInterrupt(Uart_Arry[uart], UART_TxCompleteInt);
			UART_DisableInterrupt(Uart_Arry[uart], UART_IdleLineInt);
			NVIC_DisableIRQ(UART2_IRQn);
			SIM->SCGC &= ~SIM_SCGC_UART2_MASK;
#endif
			break;
 801285e:	e000      	b.n	8012862 <SysUartExit+0x36>
		case SCH_Uart3:
			break;
		default:break;
 8012860:	bf00      	nop
	}
}
 8012862:	bf00      	nop
 8012864:	3708      	adds	r7, #8
 8012866:	46bd      	mov	sp, r7
 8012868:	bd80      	pop	{r7, pc}
 801286a:	bf00      	nop

0801286c <SysUartInit>:
**  Created on  : 20170406
**  Description :
**  Return      : BOOL
********************************************************************************/
SCH_BOOL SysUartInit(Uart_T uart,SCH_U32 Baudrate)
{
 801286c:	b580      	push	{r7, lr}
 801286e:	b082      	sub	sp, #8
 8012870:	af00      	add	r7, sp, #0
 8012872:	4603      	mov	r3, r0
 8012874:	6039      	str	r1, [r7, #0]
 8012876:	71fb      	strb	r3, [r7, #7]
	//UART_ConfigType t_UART_Config;
	//t_UART_Config.u32Baudrate = Baudrate;
	//t_UART_Config.u32SysClkHz = BUS_CLK_HZ;
	switch(uart)
 8012878:	79fb      	ldrb	r3, [r7, #7]
 801287a:	2b03      	cmp	r3, #3
 801287c:	d80a      	bhi.n	8012894 <SysUartInit+0x28>
 801287e:	a201      	add	r2, pc, #4	; (adr r2, 8012884 <SysUartInit+0x18>)
 8012880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012884:	08012899 	.word	0x08012899
 8012888:	08012899 	.word	0x08012899
 801288c:	08012899 	.word	0x08012899
 8012890:	08012899 	.word	0x08012899
#endif
			break;
		case SCH_Uart3:
			break;
		default:
			return FALSE;
 8012894:	2300      	movs	r3, #0
 8012896:	e00b      	b.n	80128b0 <SysUartInit+0x44>
			break;
 8012898:	bf00      	nop
	}		 
	UartBufInit(uart, Uart_Tx);
 801289a:	79fb      	ldrb	r3, [r7, #7]
 801289c:	2101      	movs	r1, #1
 801289e:	4618      	mov	r0, r3
 80128a0:	f7ff fea2 	bl	80125e8 <UartBufInit>
	UartBufInit(uart, Uart_Rx);
 80128a4:	79fb      	ldrb	r3, [r7, #7]
 80128a6:	2100      	movs	r1, #0
 80128a8:	4618      	mov	r0, r3
 80128aa:	f7ff fe9d 	bl	80125e8 <UartBufInit>
	return TRUE;
 80128ae:	2301      	movs	r3, #1
}
 80128b0:	4618      	mov	r0, r3
 80128b2:	3708      	adds	r7, #8
 80128b4:	46bd      	mov	sp, r7
 80128b6:	bd80      	pop	{r7, pc}

080128b8 <SysDataInit>:
**  Description	: 
**  Return		: NULL
********************************************************************************/
SYS_T Sys;
void SysDataInit(void)
{
 80128b8:	b580      	push	{r7, lr}
 80128ba:	af00      	add	r7, sp, #0
	sch_memset(&Sys,0x00,sizeof(Sys));
 80128bc:	220c      	movs	r2, #12
 80128be:	2100      	movs	r1, #0
 80128c0:	4809      	ldr	r0, [pc, #36]	; (80128e8 <SysDataInit+0x30>)
 80128c2:	f000 f86e 	bl	80129a2 <sch_memset>
	Set_SYS_MUTE;
 80128c6:	4a08      	ldr	r2, [pc, #32]	; (80128e8 <SysDataInit+0x30>)
 80128c8:	7913      	ldrb	r3, [r2, #4]
 80128ca:	f043 0304 	orr.w	r3, r3, #4
 80128ce:	7113      	strb	r3, [r2, #4]
	Set_VolErr_Flag;
 80128d0:	4a05      	ldr	r2, [pc, #20]	; (80128e8 <SysDataInit+0x30>)
 80128d2:	7953      	ldrb	r3, [r2, #5]
 80128d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80128d8:	7153      	strb	r3, [r2, #5]
	Set_START_Flag;
 80128da:	4a03      	ldr	r2, [pc, #12]	; (80128e8 <SysDataInit+0x30>)
 80128dc:	7993      	ldrb	r3, [r2, #6]
 80128de:	f043 0320 	orr.w	r3, r3, #32
 80128e2:	7193      	strb	r3, [r2, #6]
	///Set_ACC_Has;
}
 80128e4:	bf00      	nop
 80128e6:	bd80      	pop	{r7, pc}
 80128e8:	200067e0 	.word	0x200067e0

080128ec <SysWait1Us>:
**  Created on	: 
**  Description	:  Delay
**  Return		: NULL
**************************************************************************************/
void SysWait1Us(void)
{
 80128ec:	b480      	push	{r7}
 80128ee:	af00      	add	r7, sp, #0
	SCH_NOP;SCH_NOP;SCH_NOP;
	SCH_NOP;SCH_NOP;SCH_NOP;
	SCH_NOP;SCH_NOP;SCH_NOP;
#endif
#endif
}
 80128f0:	bf00      	nop
 80128f2:	46bd      	mov	sp, r7
 80128f4:	bc80      	pop	{r7}
 80128f6:	4770      	bx	lr

080128f8 <SysWaitUs>:
void SysWaitUs(SCH_U32 Time)
{
 80128f8:	b580      	push	{r7, lr}
 80128fa:	b082      	sub	sp, #8
 80128fc:	af00      	add	r7, sp, #0
 80128fe:	6078      	str	r0, [r7, #4]
	while(Time--)
 8012900:	e001      	b.n	8012906 <SysWaitUs+0xe>
		SysWait1Us();
 8012902:	f7ff fff3 	bl	80128ec <SysWait1Us>
	while(Time--)
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	1e5a      	subs	r2, r3, #1
 801290a:	607a      	str	r2, [r7, #4]
 801290c:	2b00      	cmp	r3, #0
 801290e:	d1f8      	bne.n	8012902 <SysWaitUs+0xa>
}
 8012910:	bf00      	nop
 8012912:	3708      	adds	r7, #8
 8012914:	46bd      	mov	sp, r7
 8012916:	bd80      	pop	{r7, pc}

08012918 <SysWaitMs>:
void SysWaitMs(SCH_U32 Time)
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b082      	sub	sp, #8
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
	while(Time--)
 8012920:	e003      	b.n	801292a <SysWaitMs+0x12>
		SysWaitUs(1000);
 8012922:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8012926:	f7ff ffe7 	bl	80128f8 <SysWaitUs>
	while(Time--)
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	1e5a      	subs	r2, r3, #1
 801292e:	607a      	str	r2, [r7, #4]
 8012930:	2b00      	cmp	r3, #0
 8012932:	d1f6      	bne.n	8012922 <SysWaitMs+0xa>
}
 8012934:	bf00      	nop
 8012936:	3708      	adds	r7, #8
 8012938:	46bd      	mov	sp, r7
 801293a:	bd80      	pop	{r7, pc}

0801293c <GetMax>:
**  Created on	: 20170608
**  Description	: 
**  Return		: NULL
**************************************************************************************/
SCH_U32 GetMax(SCH_U32 m,SCH_U32 n)
{
 801293c:	b480      	push	{r7}
 801293e:	b083      	sub	sp, #12
 8012940:	af00      	add	r7, sp, #0
 8012942:	6078      	str	r0, [r7, #4]
 8012944:	6039      	str	r1, [r7, #0]
	return (m>n)?m:n;
 8012946:	683a      	ldr	r2, [r7, #0]
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	4293      	cmp	r3, r2
 801294c:	bf38      	it	cc
 801294e:	4613      	movcc	r3, r2
}
 8012950:	4618      	mov	r0, r3
 8012952:	370c      	adds	r7, #12
 8012954:	46bd      	mov	sp, r7
 8012956:	bc80      	pop	{r7}
 8012958:	4770      	bx	lr

0801295a <GetMin>:
SCH_U32 GetMin(SCH_U32 m,SCH_U32 n)
{
 801295a:	b480      	push	{r7}
 801295c:	b083      	sub	sp, #12
 801295e:	af00      	add	r7, sp, #0
 8012960:	6078      	str	r0, [r7, #4]
 8012962:	6039      	str	r1, [r7, #0]
	return (m>n)?n:m;
 8012964:	687a      	ldr	r2, [r7, #4]
 8012966:	683b      	ldr	r3, [r7, #0]
 8012968:	4293      	cmp	r3, r2
 801296a:	bf28      	it	cs
 801296c:	4613      	movcs	r3, r2
}
 801296e:	4618      	mov	r0, r3
 8012970:	370c      	adds	r7, #12
 8012972:	46bd      	mov	sp, r7
 8012974:	bc80      	pop	{r7}
 8012976:	4770      	bx	lr

08012978 <LimitMaxMin>:
SCH_U32 LimitMaxMin(SCH_U32 min,SCH_U32 Data,SCH_U32 max)
{
 8012978:	b580      	push	{r7, lr}
 801297a:	b084      	sub	sp, #16
 801297c:	af00      	add	r7, sp, #0
 801297e:	60f8      	str	r0, [r7, #12]
 8012980:	60b9      	str	r1, [r7, #8]
 8012982:	607a      	str	r2, [r7, #4]
	Data = GetMax(min,Data);
 8012984:	68b9      	ldr	r1, [r7, #8]
 8012986:	68f8      	ldr	r0, [r7, #12]
 8012988:	f7ff ffd8 	bl	801293c <GetMax>
 801298c:	60b8      	str	r0, [r7, #8]
	Data = GetMin(max,Data);
 801298e:	68b9      	ldr	r1, [r7, #8]
 8012990:	6878      	ldr	r0, [r7, #4]
 8012992:	f7ff ffe2 	bl	801295a <GetMin>
 8012996:	60b8      	str	r0, [r7, #8]
	return Data;
 8012998:	68bb      	ldr	r3, [r7, #8]
}
 801299a:	4618      	mov	r0, r3
 801299c:	3710      	adds	r7, #16
 801299e:	46bd      	mov	sp, r7
 80129a0:	bd80      	pop	{r7, pc}

080129a2 <sch_memset>:
**  Created on	: 20170608
**  Description	: 
**  Return		: NULL
**************************************************************************************/
void sch_memset(void *s,const SCH_U8 c,SCH_U16 n)  
{
 80129a2:	b480      	push	{r7}
 80129a4:	b085      	sub	sp, #20
 80129a6:	af00      	add	r7, sp, #0
 80129a8:	6078      	str	r0, [r7, #4]
 80129aa:	460b      	mov	r3, r1
 80129ac:	70fb      	strb	r3, [r7, #3]
 80129ae:	4613      	mov	r3, r2
 80129b0:	803b      	strh	r3, [r7, #0]
    SCH_U8 *su = (SCH_U8 *)s;
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	60fb      	str	r3, [r7, #12]
	while(n--)
 80129b6:	e004      	b.n	80129c2 <sch_memset+0x20>
	{
		*su++ = c;
 80129b8:	68fb      	ldr	r3, [r7, #12]
 80129ba:	1c5a      	adds	r2, r3, #1
 80129bc:	60fa      	str	r2, [r7, #12]
 80129be:	78fa      	ldrb	r2, [r7, #3]
 80129c0:	701a      	strb	r2, [r3, #0]
	while(n--)
 80129c2:	883b      	ldrh	r3, [r7, #0]
 80129c4:	1e5a      	subs	r2, r3, #1
 80129c6:	803a      	strh	r2, [r7, #0]
 80129c8:	2b00      	cmp	r3, #0
 80129ca:	d1f5      	bne.n	80129b8 <sch_memset+0x16>
	}
}  
 80129cc:	bf00      	nop
 80129ce:	3714      	adds	r7, #20
 80129d0:	46bd      	mov	sp, r7
 80129d2:	bc80      	pop	{r7}
 80129d4:	4770      	bx	lr

080129d6 <sch_memcpy>:
void sch_memcpy(void *to,  void const *from, SCH_U16 n)  
{
 80129d6:	b480      	push	{r7}
 80129d8:	b087      	sub	sp, #28
 80129da:	af00      	add	r7, sp, #0
 80129dc:	60f8      	str	r0, [r7, #12]
 80129de:	60b9      	str	r1, [r7, #8]
 80129e0:	4613      	mov	r3, r2
 80129e2:	80fb      	strh	r3, [r7, #6]
	SCH_U8 *t = (SCH_U8 *)to;
 80129e4:	68fb      	ldr	r3, [r7, #12]
 80129e6:	617b      	str	r3, [r7, #20]
	SCH_U8 *f = (SCH_U8 *)from;
 80129e8:	68bb      	ldr	r3, [r7, #8]
 80129ea:	613b      	str	r3, [r7, #16]
	while(n--)
 80129ec:	e007      	b.n	80129fe <sch_memcpy+0x28>
	{
		*t++ = *f++;
 80129ee:	693a      	ldr	r2, [r7, #16]
 80129f0:	1c53      	adds	r3, r2, #1
 80129f2:	613b      	str	r3, [r7, #16]
 80129f4:	697b      	ldr	r3, [r7, #20]
 80129f6:	1c59      	adds	r1, r3, #1
 80129f8:	6179      	str	r1, [r7, #20]
 80129fa:	7812      	ldrb	r2, [r2, #0]
 80129fc:	701a      	strb	r2, [r3, #0]
	while(n--)
 80129fe:	88fb      	ldrh	r3, [r7, #6]
 8012a00:	1e5a      	subs	r2, r3, #1
 8012a02:	80fa      	strh	r2, [r7, #6]
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d1f2      	bne.n	80129ee <sch_memcpy+0x18>
	}
}
 8012a08:	bf00      	nop
 8012a0a:	371c      	adds	r7, #28
 8012a0c:	46bd      	mov	sp, r7
 8012a0e:	bc80      	pop	{r7}
 8012a10:	4770      	bx	lr

08012a12 <GetCheckData_Xor>:
	while(Len--)
		index += *data++;
	return index;
}
SCH_U8 GetCheckData_Xor(SCH_U8 *data, SCH_U8 Len)
{
 8012a12:	b480      	push	{r7}
 8012a14:	b085      	sub	sp, #20
 8012a16:	af00      	add	r7, sp, #0
 8012a18:	6078      	str	r0, [r7, #4]
 8012a1a:	460b      	mov	r3, r1
 8012a1c:	70fb      	strb	r3, [r7, #3]
	SCH_U8 index=0;
 8012a1e:	2300      	movs	r3, #0
 8012a20:	73fb      	strb	r3, [r7, #15]
	while(Len--)
 8012a22:	e006      	b.n	8012a32 <GetCheckData_Xor+0x20>
		index ^= *data++;
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	1c5a      	adds	r2, r3, #1
 8012a28:	607a      	str	r2, [r7, #4]
 8012a2a:	781a      	ldrb	r2, [r3, #0]
 8012a2c:	7bfb      	ldrb	r3, [r7, #15]
 8012a2e:	4053      	eors	r3, r2
 8012a30:	73fb      	strb	r3, [r7, #15]
	while(Len--)
 8012a32:	78fb      	ldrb	r3, [r7, #3]
 8012a34:	1e5a      	subs	r2, r3, #1
 8012a36:	70fa      	strb	r2, [r7, #3]
 8012a38:	2b00      	cmp	r3, #0
 8012a3a:	d1f3      	bne.n	8012a24 <GetCheckData_Xor+0x12>
	return index;
 8012a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a3e:	4618      	mov	r0, r3
 8012a40:	3714      	adds	r7, #20
 8012a42:	46bd      	mov	sp, r7
 8012a44:	bc80      	pop	{r7}
 8012a46:	4770      	bx	lr

08012a48 <PostMessage>:
	///{0,0,0,QUEUE_LENGTH,sizeof(MESSAGE),&Queue[TUNER_MODULE]},
	///{0,0,0,QUEUE_LENGTH,sizeof(MESSAGE),&Queue[MMI_MODULE]}
};
///==================================================
SCH_BOOL PostMessage(MSG_MODULE Module, SCH_U8 ID, SCH_U16 param)
{
 8012a48:	b580      	push	{r7, lr}
 8012a4a:	b084      	sub	sp, #16
 8012a4c:	af00      	add	r7, sp, #0
 8012a4e:	4603      	mov	r3, r0
 8012a50:	71fb      	strb	r3, [r7, #7]
 8012a52:	460b      	mov	r3, r1
 8012a54:	71bb      	strb	r3, [r7, #6]
 8012a56:	4613      	mov	r3, r2
 8012a58:	80bb      	strh	r3, [r7, #4]
	MESSAGE Msg;
	Msg.ID=ID;
 8012a5a:	79bb      	ldrb	r3, [r7, #6]
 8012a5c:	733b      	strb	r3, [r7, #12]
	Msg.prm=param;
 8012a5e:	88bb      	ldrh	r3, [r7, #4]
 8012a60:	81fb      	strh	r3, [r7, #14]
	if(ID == 0x01 && param == 0x3)
 8012a62:	79bb      	ldrb	r3, [r7, #6]
 8012a64:	2b01      	cmp	r3, #1
 8012a66:	d106      	bne.n	8012a76 <PostMessage+0x2e>
 8012a68:	88bb      	ldrh	r3, [r7, #4]
 8012a6a:	2b03      	cmp	r3, #3
 8012a6c:	d103      	bne.n	8012a76 <PostMessage+0x2e>
	{
		Msg.ID=ID;
 8012a6e:	79bb      	ldrb	r3, [r7, #6]
 8012a70:	733b      	strb	r3, [r7, #12]
		Msg.prm=param;
 8012a72:	88bb      	ldrh	r3, [r7, #4]
 8012a74:	81fb      	strh	r3, [r7, #14]
	}
	return Queue_In(&MESSAGE_QUEUE[Module], &Msg, 1);
 8012a76:	79fb      	ldrb	r3, [r7, #7]
 8012a78:	011b      	lsls	r3, r3, #4
 8012a7a:	4a06      	ldr	r2, [pc, #24]	; (8012a94 <PostMessage+0x4c>)
 8012a7c:	4413      	add	r3, r2
 8012a7e:	f107 010c 	add.w	r1, r7, #12
 8012a82:	2201      	movs	r2, #1
 8012a84:	4618      	mov	r0, r3
 8012a86:	f000 f86e 	bl	8012b66 <Queue_In>
 8012a8a:	4603      	mov	r3, r0
}
 8012a8c:	4618      	mov	r0, r3
 8012a8e:	3710      	adds	r7, #16
 8012a90:	46bd      	mov	sp, r7
 8012a92:	bd80      	pop	{r7, pc}
 8012a94:	20000194 	.word	0x20000194

08012a98 <GetMessage>:
	Msg.ID=ID;
	Msg.prm=param;
	return Queue_Insert(&MESSAGE_QUEUE[Module], &Msg, 1);
}
SCH_BOOL GetMessage(MSG_MODULE Module,MESSAGE *Msg)
{
 8012a98:	b580      	push	{r7, lr}
 8012a9a:	b082      	sub	sp, #8
 8012a9c:	af00      	add	r7, sp, #0
 8012a9e:	4603      	mov	r3, r0
 8012aa0:	6039      	str	r1, [r7, #0]
 8012aa2:	71fb      	strb	r3, [r7, #7]
	return Queue_Out(&MESSAGE_QUEUE[Module], Msg, 1);
 8012aa4:	79fb      	ldrb	r3, [r7, #7]
 8012aa6:	011b      	lsls	r3, r3, #4
 8012aa8:	4a05      	ldr	r2, [pc, #20]	; (8012ac0 <GetMessage+0x28>)
 8012aaa:	4413      	add	r3, r2
 8012aac:	2201      	movs	r2, #1
 8012aae:	6839      	ldr	r1, [r7, #0]
 8012ab0:	4618      	mov	r0, r3
 8012ab2:	f000 f8af 	bl	8012c14 <Queue_Out>
 8012ab6:	4603      	mov	r3, r0
}
 8012ab8:	4618      	mov	r0, r3
 8012aba:	3708      	adds	r7, #8
 8012abc:	46bd      	mov	sp, r7
 8012abe:	bd80      	pop	{r7, pc}
 8012ac0:	20000194 	.word	0x20000194

08012ac4 <ClearMessage>:
void ClearMessage(MSG_MODULE Module)
{
 8012ac4:	b580      	push	{r7, lr}
 8012ac6:	b082      	sub	sp, #8
 8012ac8:	af00      	add	r7, sp, #0
 8012aca:	4603      	mov	r3, r0
 8012acc:	71fb      	strb	r3, [r7, #7]
	Queue_Init(&MESSAGE_QUEUE[Module]);
 8012ace:	79fb      	ldrb	r3, [r7, #7]
 8012ad0:	011b      	lsls	r3, r3, #4
 8012ad2:	4a04      	ldr	r2, [pc, #16]	; (8012ae4 <ClearMessage+0x20>)
 8012ad4:	4413      	add	r3, r2
 8012ad6:	4618      	mov	r0, r3
 8012ad8:	f000 f81c 	bl	8012b14 <Queue_Init>
}
 8012adc:	bf00      	nop
 8012ade:	3708      	adds	r7, #8
 8012ae0:	46bd      	mov	sp, r7
 8012ae2:	bd80      	pop	{r7, pc}
 8012ae4:	20000194 	.word	0x20000194

08012ae8 <ClearAllModeMessage>:
void ClearAllModeMessage(void)
{
 8012ae8:	b580      	push	{r7, lr}
 8012aea:	b082      	sub	sp, #8
 8012aec:	af00      	add	r7, sp, #0
	SCH_U8 i=0;
 8012aee:	2300      	movs	r3, #0
 8012af0:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<NUMOFMODE;i++)
 8012af2:	2300      	movs	r3, #0
 8012af4:	71fb      	strb	r3, [r7, #7]
 8012af6:	e006      	b.n	8012b06 <ClearAllModeMessage+0x1e>
		ClearMessage((MSG_MODULE)i);
 8012af8:	79fb      	ldrb	r3, [r7, #7]
 8012afa:	4618      	mov	r0, r3
 8012afc:	f7ff ffe2 	bl	8012ac4 <ClearMessage>
	for(i=0;i<NUMOFMODE;i++)
 8012b00:	79fb      	ldrb	r3, [r7, #7]
 8012b02:	3301      	adds	r3, #1
 8012b04:	71fb      	strb	r3, [r7, #7]
 8012b06:	79fb      	ldrb	r3, [r7, #7]
 8012b08:	2b03      	cmp	r3, #3
 8012b0a:	d9f5      	bls.n	8012af8 <ClearAllModeMessage+0x10>
}
 8012b0c:	bf00      	nop
 8012b0e:	3708      	adds	r7, #8
 8012b10:	46bd      	mov	sp, r7
 8012b12:	bd80      	pop	{r7, pc}

08012b14 <Queue_Init>:
*/
#include "sch_config.h"


void Queue_Init(QUEUE_T *p_queue)
{
 8012b14:	b580      	push	{r7, lr}
 8012b16:	b082      	sub	sp, #8
 8012b18:	af00      	add	r7, sp, #0
 8012b1a:	6078      	str	r0, [r7, #4]
	p_queue->Cnt = 0;
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	2200      	movs	r2, #0
 8012b20:	801a      	strh	r2, [r3, #0]
	p_queue->Head = 0;
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	2200      	movs	r2, #0
 8012b26:	805a      	strh	r2, [r3, #2]
	p_queue->Tail = 0;
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	2200      	movs	r2, #0
 8012b2c:	809a      	strh	r2, [r3, #4]
	sch_memset(p_queue->Pbuf, 0x00, p_queue->Qsize*p_queue->Isize);
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	68d8      	ldr	r0, [r3, #12]
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	88db      	ldrh	r3, [r3, #6]
 8012b36:	687a      	ldr	r2, [r7, #4]
 8012b38:	8912      	ldrh	r2, [r2, #8]
 8012b3a:	fb02 f303 	mul.w	r3, r2, r3
 8012b3e:	b29b      	uxth	r3, r3
 8012b40:	461a      	mov	r2, r3
 8012b42:	2100      	movs	r1, #0
 8012b44:	f7ff ff2d 	bl	80129a2 <sch_memset>
}
 8012b48:	bf00      	nop
 8012b4a:	3708      	adds	r7, #8
 8012b4c:	46bd      	mov	sp, r7
 8012b4e:	bd80      	pop	{r7, pc}

08012b50 <Queue_Cnt>:
QUE_U16 Queue_Cnt(QUEUE_T *p_queue)
{
 8012b50:	b480      	push	{r7}
 8012b52:	b083      	sub	sp, #12
 8012b54:	af00      	add	r7, sp, #0
 8012b56:	6078      	str	r0, [r7, #4]
	return p_queue->Cnt;
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	881b      	ldrh	r3, [r3, #0]
}
 8012b5c:	4618      	mov	r0, r3
 8012b5e:	370c      	adds	r7, #12
 8012b60:	46bd      	mov	sp, r7
 8012b62:	bc80      	pop	{r7}
 8012b64:	4770      	bx	lr

08012b66 <Queue_In>:
QUE_BOOL Queue_IsEmpty(QUEUE_T *p_queue)
{
	return (p_queue->Cnt == 0) ? TRUE : FALSE;
}
QUE_BOOL Queue_In(QUEUE_T *p_queue, void *p_data, QUE_U16 Len)
{
 8012b66:	b580      	push	{r7, lr}
 8012b68:	b086      	sub	sp, #24
 8012b6a:	af00      	add	r7, sp, #0
 8012b6c:	60f8      	str	r0, [r7, #12]
 8012b6e:	60b9      	str	r1, [r7, #8]
 8012b70:	4613      	mov	r3, r2
 8012b72:	80fb      	strh	r3, [r7, #6]
	QUE_U16 Length = 0;
 8012b74:	2300      	movs	r3, #0
 8012b76:	82fb      	strh	r3, [r7, #22]
	if(p_queue->Cnt > p_queue->Qsize - Len)///
 8012b78:	68fb      	ldr	r3, [r7, #12]
 8012b7a:	881b      	ldrh	r3, [r3, #0]
 8012b7c:	461a      	mov	r2, r3
 8012b7e:	68fb      	ldr	r3, [r7, #12]
 8012b80:	88db      	ldrh	r3, [r3, #6]
 8012b82:	4619      	mov	r1, r3
 8012b84:	88fb      	ldrh	r3, [r7, #6]
 8012b86:	1acb      	subs	r3, r1, r3
 8012b88:	429a      	cmp	r2, r3
 8012b8a:	dd24      	ble.n	8012bd6 <Queue_In+0x70>
		return FALSE;
 8012b8c:	2300      	movs	r3, #0
 8012b8e:	e03d      	b.n	8012c0c <Queue_In+0xa6>
	QUEUE_INT_DISABLE;
	while(Length < Len)
	{
		sch_memcpy((QUE_U8 *)p_queue->Pbuf+(p_queue->Head+Length)%p_queue->Qsize*p_queue->Isize, (QUE_U8 *)p_data+Length*p_queue->Isize, p_queue->Isize);
 8012b90:	68fb      	ldr	r3, [r7, #12]
 8012b92:	68d9      	ldr	r1, [r3, #12]
 8012b94:	68fb      	ldr	r3, [r7, #12]
 8012b96:	885b      	ldrh	r3, [r3, #2]
 8012b98:	461a      	mov	r2, r3
 8012b9a:	8afb      	ldrh	r3, [r7, #22]
 8012b9c:	4413      	add	r3, r2
 8012b9e:	68fa      	ldr	r2, [r7, #12]
 8012ba0:	88d2      	ldrh	r2, [r2, #6]
 8012ba2:	fb93 f0f2 	sdiv	r0, r3, r2
 8012ba6:	fb02 f200 	mul.w	r2, r2, r0
 8012baa:	1a9b      	subs	r3, r3, r2
 8012bac:	68fa      	ldr	r2, [r7, #12]
 8012bae:	8912      	ldrh	r2, [r2, #8]
 8012bb0:	fb02 f303 	mul.w	r3, r2, r3
 8012bb4:	18c8      	adds	r0, r1, r3
 8012bb6:	8afb      	ldrh	r3, [r7, #22]
 8012bb8:	68fa      	ldr	r2, [r7, #12]
 8012bba:	8912      	ldrh	r2, [r2, #8]
 8012bbc:	fb02 f303 	mul.w	r3, r2, r3
 8012bc0:	461a      	mov	r2, r3
 8012bc2:	68bb      	ldr	r3, [r7, #8]
 8012bc4:	1899      	adds	r1, r3, r2
 8012bc6:	68fb      	ldr	r3, [r7, #12]
 8012bc8:	891b      	ldrh	r3, [r3, #8]
 8012bca:	461a      	mov	r2, r3
 8012bcc:	f7ff ff03 	bl	80129d6 <sch_memcpy>
		Length++;
 8012bd0:	8afb      	ldrh	r3, [r7, #22]
 8012bd2:	3301      	adds	r3, #1
 8012bd4:	82fb      	strh	r3, [r7, #22]
	while(Length < Len)
 8012bd6:	8afa      	ldrh	r2, [r7, #22]
 8012bd8:	88fb      	ldrh	r3, [r7, #6]
 8012bda:	429a      	cmp	r2, r3
 8012bdc:	d3d8      	bcc.n	8012b90 <Queue_In+0x2a>
	}
	p_queue->Head = (p_queue->Head+Len)%p_queue->Qsize;
 8012bde:	68fb      	ldr	r3, [r7, #12]
 8012be0:	885b      	ldrh	r3, [r3, #2]
 8012be2:	461a      	mov	r2, r3
 8012be4:	88fb      	ldrh	r3, [r7, #6]
 8012be6:	4413      	add	r3, r2
 8012be8:	68fa      	ldr	r2, [r7, #12]
 8012bea:	88d2      	ldrh	r2, [r2, #6]
 8012bec:	fb93 f1f2 	sdiv	r1, r3, r2
 8012bf0:	fb02 f201 	mul.w	r2, r2, r1
 8012bf4:	1a9b      	subs	r3, r3, r2
 8012bf6:	b29a      	uxth	r2, r3
 8012bf8:	68fb      	ldr	r3, [r7, #12]
 8012bfa:	805a      	strh	r2, [r3, #2]
	p_queue->Cnt += Len;
 8012bfc:	68fb      	ldr	r3, [r7, #12]
 8012bfe:	881a      	ldrh	r2, [r3, #0]
 8012c00:	88fb      	ldrh	r3, [r7, #6]
 8012c02:	4413      	add	r3, r2
 8012c04:	b29a      	uxth	r2, r3
 8012c06:	68fb      	ldr	r3, [r7, #12]
 8012c08:	801a      	strh	r2, [r3, #0]
	QUEUE_INT_ENABLE;
	return TRUE;
 8012c0a:	2301      	movs	r3, #1
}
 8012c0c:	4618      	mov	r0, r3
 8012c0e:	3718      	adds	r7, #24
 8012c10:	46bd      	mov	sp, r7
 8012c12:	bd80      	pop	{r7, pc}

08012c14 <Queue_Out>:

QUE_BOOL Queue_Out(QUEUE_T *p_queue, void *p_data, QUE_U16 Len)
{
 8012c14:	b590      	push	{r4, r7, lr}
 8012c16:	b087      	sub	sp, #28
 8012c18:	af00      	add	r7, sp, #0
 8012c1a:	60f8      	str	r0, [r7, #12]
 8012c1c:	60b9      	str	r1, [r7, #8]
 8012c1e:	4613      	mov	r3, r2
 8012c20:	80fb      	strh	r3, [r7, #6]
	QUE_U16 Length = 0;
 8012c22:	2300      	movs	r3, #0
 8012c24:	82fb      	strh	r3, [r7, #22]
	if(p_queue->Cnt < Len)///
 8012c26:	68fb      	ldr	r3, [r7, #12]
 8012c28:	881b      	ldrh	r3, [r3, #0]
 8012c2a:	88fa      	ldrh	r2, [r7, #6]
 8012c2c:	429a      	cmp	r2, r3
 8012c2e:	d925      	bls.n	8012c7c <Queue_Out+0x68>
		return FALSE;
 8012c30:	2300      	movs	r3, #0
 8012c32:	e03e      	b.n	8012cb2 <Queue_Out+0x9e>
	QUEUE_INT_DISABLE;
	while(Length < Len)
	{
		sch_memcpy((QUE_U8 *)p_data+Length*p_queue->Isize, (QUE_U8 *)p_queue->Pbuf+(p_queue->Tail+Length)%p_queue->Qsize*p_queue->Isize, p_queue->Isize);
 8012c34:	8afb      	ldrh	r3, [r7, #22]
 8012c36:	68fa      	ldr	r2, [r7, #12]
 8012c38:	8912      	ldrh	r2, [r2, #8]
 8012c3a:	fb02 f303 	mul.w	r3, r2, r3
 8012c3e:	461a      	mov	r2, r3
 8012c40:	68bb      	ldr	r3, [r7, #8]
 8012c42:	189c      	adds	r4, r3, r2
 8012c44:	68fb      	ldr	r3, [r7, #12]
 8012c46:	68d9      	ldr	r1, [r3, #12]
 8012c48:	68fb      	ldr	r3, [r7, #12]
 8012c4a:	889b      	ldrh	r3, [r3, #4]
 8012c4c:	461a      	mov	r2, r3
 8012c4e:	8afb      	ldrh	r3, [r7, #22]
 8012c50:	4413      	add	r3, r2
 8012c52:	68fa      	ldr	r2, [r7, #12]
 8012c54:	88d2      	ldrh	r2, [r2, #6]
 8012c56:	fb93 f0f2 	sdiv	r0, r3, r2
 8012c5a:	fb02 f200 	mul.w	r2, r2, r0
 8012c5e:	1a9b      	subs	r3, r3, r2
 8012c60:	68fa      	ldr	r2, [r7, #12]
 8012c62:	8912      	ldrh	r2, [r2, #8]
 8012c64:	fb02 f303 	mul.w	r3, r2, r3
 8012c68:	4419      	add	r1, r3
 8012c6a:	68fb      	ldr	r3, [r7, #12]
 8012c6c:	891b      	ldrh	r3, [r3, #8]
 8012c6e:	461a      	mov	r2, r3
 8012c70:	4620      	mov	r0, r4
 8012c72:	f7ff feb0 	bl	80129d6 <sch_memcpy>
		Length++;
 8012c76:	8afb      	ldrh	r3, [r7, #22]
 8012c78:	3301      	adds	r3, #1
 8012c7a:	82fb      	strh	r3, [r7, #22]
	while(Length < Len)
 8012c7c:	8afa      	ldrh	r2, [r7, #22]
 8012c7e:	88fb      	ldrh	r3, [r7, #6]
 8012c80:	429a      	cmp	r2, r3
 8012c82:	d3d7      	bcc.n	8012c34 <Queue_Out+0x20>
	}
	p_queue->Tail = (p_queue->Tail+Len)%p_queue->Qsize;
 8012c84:	68fb      	ldr	r3, [r7, #12]
 8012c86:	889b      	ldrh	r3, [r3, #4]
 8012c88:	461a      	mov	r2, r3
 8012c8a:	88fb      	ldrh	r3, [r7, #6]
 8012c8c:	4413      	add	r3, r2
 8012c8e:	68fa      	ldr	r2, [r7, #12]
 8012c90:	88d2      	ldrh	r2, [r2, #6]
 8012c92:	fb93 f1f2 	sdiv	r1, r3, r2
 8012c96:	fb02 f201 	mul.w	r2, r2, r1
 8012c9a:	1a9b      	subs	r3, r3, r2
 8012c9c:	b29a      	uxth	r2, r3
 8012c9e:	68fb      	ldr	r3, [r7, #12]
 8012ca0:	809a      	strh	r2, [r3, #4]
	p_queue->Cnt -= Len;
 8012ca2:	68fb      	ldr	r3, [r7, #12]
 8012ca4:	881a      	ldrh	r2, [r3, #0]
 8012ca6:	88fb      	ldrh	r3, [r7, #6]
 8012ca8:	1ad3      	subs	r3, r2, r3
 8012caa:	b29a      	uxth	r2, r3
 8012cac:	68fb      	ldr	r3, [r7, #12]
 8012cae:	801a      	strh	r2, [r3, #0]
	QUEUE_INT_ENABLE;
	return TRUE;
 8012cb0:	2301      	movs	r3, #1
}
 8012cb2:	4618      	mov	r0, r3
 8012cb4:	371c      	adds	r7, #28
 8012cb6:	46bd      	mov	sp, r7
 8012cb8:	bd90      	pop	{r4, r7, pc}
	...

08012cbc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8012cbc:	b580      	push	{r7, lr}
 8012cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012cc0:	2200      	movs	r2, #0
 8012cc2:	4912      	ldr	r1, [pc, #72]	; (8012d0c <MX_USB_DEVICE_Init+0x50>)
 8012cc4:	4812      	ldr	r0, [pc, #72]	; (8012d10 <MX_USB_DEVICE_Init+0x54>)
 8012cc6:	f7f6 fb37 	bl	8009338 <USBD_Init>
 8012cca:	4603      	mov	r3, r0
 8012ccc:	2b00      	cmp	r3, #0
 8012cce:	d001      	beq.n	8012cd4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8012cd0:	f7ee fcfa 	bl	80016c8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 8012cd4:	490f      	ldr	r1, [pc, #60]	; (8012d14 <MX_USB_DEVICE_Init+0x58>)
 8012cd6:	480e      	ldr	r0, [pc, #56]	; (8012d10 <MX_USB_DEVICE_Init+0x54>)
 8012cd8:	f7f6 fb59 	bl	800938e <USBD_RegisterClass>
 8012cdc:	4603      	mov	r3, r0
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d001      	beq.n	8012ce6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8012ce2:	f7ee fcf1 	bl	80016c8 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 8012ce6:	490c      	ldr	r1, [pc, #48]	; (8012d18 <MX_USB_DEVICE_Init+0x5c>)
 8012ce8:	4809      	ldr	r0, [pc, #36]	; (8012d10 <MX_USB_DEVICE_Init+0x54>)
 8012cea:	f7f6 fb0f 	bl	800930c <USBD_CUSTOM_HID_RegisterInterface>
 8012cee:	4603      	mov	r3, r0
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	d001      	beq.n	8012cf8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8012cf4:	f7ee fce8 	bl	80016c8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8012cf8:	4805      	ldr	r0, [pc, #20]	; (8012d10 <MX_USB_DEVICE_Init+0x54>)
 8012cfa:	f7f6 fb61 	bl	80093c0 <USBD_Start>
 8012cfe:	4603      	mov	r3, r0
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d001      	beq.n	8012d08 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8012d04:	f7ee fce0 	bl	80016c8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8012d08:	bf00      	nop
 8012d0a:	bd80      	pop	{r7, pc}
 8012d0c:	20000208 	.word	0x20000208
 8012d10:	2000692c 	.word	0x2000692c
 8012d14:	2000000c 	.word	0x2000000c
 8012d18:	200001f8 	.word	0x200001f8

08012d1c <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 8012d1c:	b480      	push	{r7}
 8012d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8012d20:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8012d22:	4618      	mov	r0, r3
 8012d24:	46bd      	mov	sp, r7
 8012d26:	bc80      	pop	{r7}
 8012d28:	4770      	bx	lr

08012d2a <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 8012d2a:	b480      	push	{r7}
 8012d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 8012d2e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8012d30:	4618      	mov	r0, r3
 8012d32:	46bd      	mov	sp, r7
 8012d34:	bc80      	pop	{r7}
 8012d36:	4770      	bx	lr

08012d38 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 8012d38:	b580      	push	{r7, lr}
 8012d3a:	b084      	sub	sp, #16
 8012d3c:	af00      	add	r7, sp, #0
 8012d3e:	4603      	mov	r3, r0
 8012d40:	460a      	mov	r2, r1
 8012d42:	71fb      	strb	r3, [r7, #7]
 8012d44:	4613      	mov	r3, r2
 8012d46:	71bb      	strb	r3, [r7, #6]
    USB_Received_Count = USBD_GetRxCount( &hUsbDeviceFS,CUSTOM_HID_EPIN_ADDR  );
    printf("USB_Received_Count_in = %d \r\n",USB_Received_Count);
    */
    
  USBD_CUSTOM_HID_HandleTypeDef   *hhid;
  hhid = (USBD_CUSTOM_HID_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8012d48:	4b0f      	ldr	r3, [pc, #60]	; (8012d88 <CUSTOM_HID_OutEvent_FS+0x50>)
 8012d4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012d4e:	60bb      	str	r3, [r7, #8]
    for(i=0;i<64;i++) 
 8012d50:	2300      	movs	r3, #0
 8012d52:	73fb      	strb	r3, [r7, #15]
 8012d54:	e010      	b.n	8012d78 <CUSTOM_HID_OutEvent_FS+0x40>
    {
        USB_Rx_Buf[i]=hhid->Report_buf[i];
 8012d56:	7bfa      	ldrb	r2, [r7, #15]
 8012d58:	7bfb      	ldrb	r3, [r7, #15]
 8012d5a:	68b9      	ldr	r1, [r7, #8]
 8012d5c:	5c89      	ldrb	r1, [r1, r2]
 8012d5e:	4a0b      	ldr	r2, [pc, #44]	; (8012d8c <CUSTOM_HID_OutEvent_FS+0x54>)
 8012d60:	54d1      	strb	r1, [r2, r3]
        printf("USB_Rx_Buf[%d] = 0x%x \r\n",i,USB_Rx_Buf[i]);
 8012d62:	7bf9      	ldrb	r1, [r7, #15]
 8012d64:	7bfb      	ldrb	r3, [r7, #15]
 8012d66:	4a09      	ldr	r2, [pc, #36]	; (8012d8c <CUSTOM_HID_OutEvent_FS+0x54>)
 8012d68:	5cd3      	ldrb	r3, [r2, r3]
 8012d6a:	461a      	mov	r2, r3
 8012d6c:	4808      	ldr	r0, [pc, #32]	; (8012d90 <CUSTOM_HID_OutEvent_FS+0x58>)
 8012d6e:	f000 fbe5 	bl	801353c <iprintf>
    for(i=0;i<64;i++) 
 8012d72:	7bfb      	ldrb	r3, [r7, #15]
 8012d74:	3301      	adds	r3, #1
 8012d76:	73fb      	strb	r3, [r7, #15]
 8012d78:	7bfb      	ldrb	r3, [r7, #15]
 8012d7a:	2b3f      	cmp	r3, #63	; 0x3f
 8012d7c:	d9eb      	bls.n	8012d56 <CUSTOM_HID_OutEvent_FS+0x1e>
    } 
  return (USBD_OK);
 8012d7e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8012d80:	4618      	mov	r0, r3
 8012d82:	3710      	adds	r7, #16
 8012d84:	46bd      	mov	sp, r7
 8012d86:	bd80      	pop	{r7, pc}
 8012d88:	2000692c 	.word	0x2000692c
 8012d8c:	20004c1c 	.word	0x20004c1c
 8012d90:	08016a24 	.word	0x08016a24

08012d94 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012d94:	b480      	push	{r7}
 8012d96:	b083      	sub	sp, #12
 8012d98:	af00      	add	r7, sp, #0
 8012d9a:	4603      	mov	r3, r0
 8012d9c:	6039      	str	r1, [r7, #0]
 8012d9e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012da0:	683b      	ldr	r3, [r7, #0]
 8012da2:	2212      	movs	r2, #18
 8012da4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8012da6:	4b03      	ldr	r3, [pc, #12]	; (8012db4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8012da8:	4618      	mov	r0, r3
 8012daa:	370c      	adds	r7, #12
 8012dac:	46bd      	mov	sp, r7
 8012dae:	bc80      	pop	{r7}
 8012db0:	4770      	bx	lr
 8012db2:	bf00      	nop
 8012db4:	20000224 	.word	0x20000224

08012db8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012db8:	b480      	push	{r7}
 8012dba:	b083      	sub	sp, #12
 8012dbc:	af00      	add	r7, sp, #0
 8012dbe:	4603      	mov	r3, r0
 8012dc0:	6039      	str	r1, [r7, #0]
 8012dc2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012dc4:	683b      	ldr	r3, [r7, #0]
 8012dc6:	2204      	movs	r2, #4
 8012dc8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012dca:	4b03      	ldr	r3, [pc, #12]	; (8012dd8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012dcc:	4618      	mov	r0, r3
 8012dce:	370c      	adds	r7, #12
 8012dd0:	46bd      	mov	sp, r7
 8012dd2:	bc80      	pop	{r7}
 8012dd4:	4770      	bx	lr
 8012dd6:	bf00      	nop
 8012dd8:	20000238 	.word	0x20000238

08012ddc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012ddc:	b580      	push	{r7, lr}
 8012dde:	b082      	sub	sp, #8
 8012de0:	af00      	add	r7, sp, #0
 8012de2:	4603      	mov	r3, r0
 8012de4:	6039      	str	r1, [r7, #0]
 8012de6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012de8:	79fb      	ldrb	r3, [r7, #7]
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	d105      	bne.n	8012dfa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012dee:	683a      	ldr	r2, [r7, #0]
 8012df0:	4907      	ldr	r1, [pc, #28]	; (8012e10 <USBD_FS_ProductStrDescriptor+0x34>)
 8012df2:	4808      	ldr	r0, [pc, #32]	; (8012e14 <USBD_FS_ProductStrDescriptor+0x38>)
 8012df4:	f7f7 fa4f 	bl	800a296 <USBD_GetString>
 8012df8:	e004      	b.n	8012e04 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012dfa:	683a      	ldr	r2, [r7, #0]
 8012dfc:	4904      	ldr	r1, [pc, #16]	; (8012e10 <USBD_FS_ProductStrDescriptor+0x34>)
 8012dfe:	4805      	ldr	r0, [pc, #20]	; (8012e14 <USBD_FS_ProductStrDescriptor+0x38>)
 8012e00:	f7f7 fa49 	bl	800a296 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012e04:	4b02      	ldr	r3, [pc, #8]	; (8012e10 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8012e06:	4618      	mov	r0, r3
 8012e08:	3708      	adds	r7, #8
 8012e0a:	46bd      	mov	sp, r7
 8012e0c:	bd80      	pop	{r7, pc}
 8012e0e:	bf00      	nop
 8012e10:	20006bf0 	.word	0x20006bf0
 8012e14:	08016a40 	.word	0x08016a40

08012e18 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012e18:	b580      	push	{r7, lr}
 8012e1a:	b082      	sub	sp, #8
 8012e1c:	af00      	add	r7, sp, #0
 8012e1e:	4603      	mov	r3, r0
 8012e20:	6039      	str	r1, [r7, #0]
 8012e22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012e24:	683a      	ldr	r2, [r7, #0]
 8012e26:	4904      	ldr	r1, [pc, #16]	; (8012e38 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8012e28:	4804      	ldr	r0, [pc, #16]	; (8012e3c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8012e2a:	f7f7 fa34 	bl	800a296 <USBD_GetString>
  return USBD_StrDesc;
 8012e2e:	4b02      	ldr	r3, [pc, #8]	; (8012e38 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8012e30:	4618      	mov	r0, r3
 8012e32:	3708      	adds	r7, #8
 8012e34:	46bd      	mov	sp, r7
 8012e36:	bd80      	pop	{r7, pc}
 8012e38:	20006bf0 	.word	0x20006bf0
 8012e3c:	08016a60 	.word	0x08016a60

08012e40 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012e40:	b580      	push	{r7, lr}
 8012e42:	b082      	sub	sp, #8
 8012e44:	af00      	add	r7, sp, #0
 8012e46:	4603      	mov	r3, r0
 8012e48:	6039      	str	r1, [r7, #0]
 8012e4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012e4c:	683b      	ldr	r3, [r7, #0]
 8012e4e:	221a      	movs	r2, #26
 8012e50:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8012e52:	f000 f843 	bl	8012edc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8012e56:	4b02      	ldr	r3, [pc, #8]	; (8012e60 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012e58:	4618      	mov	r0, r3
 8012e5a:	3708      	adds	r7, #8
 8012e5c:	46bd      	mov	sp, r7
 8012e5e:	bd80      	pop	{r7, pc}
 8012e60:	2000023c 	.word	0x2000023c

08012e64 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012e64:	b580      	push	{r7, lr}
 8012e66:	b082      	sub	sp, #8
 8012e68:	af00      	add	r7, sp, #0
 8012e6a:	4603      	mov	r3, r0
 8012e6c:	6039      	str	r1, [r7, #0]
 8012e6e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012e70:	79fb      	ldrb	r3, [r7, #7]
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d105      	bne.n	8012e82 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012e76:	683a      	ldr	r2, [r7, #0]
 8012e78:	4907      	ldr	r1, [pc, #28]	; (8012e98 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012e7a:	4808      	ldr	r0, [pc, #32]	; (8012e9c <USBD_FS_ConfigStrDescriptor+0x38>)
 8012e7c:	f7f7 fa0b 	bl	800a296 <USBD_GetString>
 8012e80:	e004      	b.n	8012e8c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012e82:	683a      	ldr	r2, [r7, #0]
 8012e84:	4904      	ldr	r1, [pc, #16]	; (8012e98 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012e86:	4805      	ldr	r0, [pc, #20]	; (8012e9c <USBD_FS_ConfigStrDescriptor+0x38>)
 8012e88:	f7f7 fa05 	bl	800a296 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012e8c:	4b02      	ldr	r3, [pc, #8]	; (8012e98 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012e8e:	4618      	mov	r0, r3
 8012e90:	3708      	adds	r7, #8
 8012e92:	46bd      	mov	sp, r7
 8012e94:	bd80      	pop	{r7, pc}
 8012e96:	bf00      	nop
 8012e98:	20006bf0 	.word	0x20006bf0
 8012e9c:	08016a74 	.word	0x08016a74

08012ea0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012ea0:	b580      	push	{r7, lr}
 8012ea2:	b082      	sub	sp, #8
 8012ea4:	af00      	add	r7, sp, #0
 8012ea6:	4603      	mov	r3, r0
 8012ea8:	6039      	str	r1, [r7, #0]
 8012eaa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012eac:	79fb      	ldrb	r3, [r7, #7]
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d105      	bne.n	8012ebe <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012eb2:	683a      	ldr	r2, [r7, #0]
 8012eb4:	4907      	ldr	r1, [pc, #28]	; (8012ed4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012eb6:	4808      	ldr	r0, [pc, #32]	; (8012ed8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012eb8:	f7f7 f9ed 	bl	800a296 <USBD_GetString>
 8012ebc:	e004      	b.n	8012ec8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012ebe:	683a      	ldr	r2, [r7, #0]
 8012ec0:	4904      	ldr	r1, [pc, #16]	; (8012ed4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012ec2:	4805      	ldr	r0, [pc, #20]	; (8012ed8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012ec4:	f7f7 f9e7 	bl	800a296 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012ec8:	4b02      	ldr	r3, [pc, #8]	; (8012ed4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012eca:	4618      	mov	r0, r3
 8012ecc:	3708      	adds	r7, #8
 8012ece:	46bd      	mov	sp, r7
 8012ed0:	bd80      	pop	{r7, pc}
 8012ed2:	bf00      	nop
 8012ed4:	20006bf0 	.word	0x20006bf0
 8012ed8:	08016a88 	.word	0x08016a88

08012edc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012edc:	b580      	push	{r7, lr}
 8012ede:	b084      	sub	sp, #16
 8012ee0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012ee2:	4b0f      	ldr	r3, [pc, #60]	; (8012f20 <Get_SerialNum+0x44>)
 8012ee4:	681b      	ldr	r3, [r3, #0]
 8012ee6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012ee8:	4b0e      	ldr	r3, [pc, #56]	; (8012f24 <Get_SerialNum+0x48>)
 8012eea:	681b      	ldr	r3, [r3, #0]
 8012eec:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012eee:	4b0e      	ldr	r3, [pc, #56]	; (8012f28 <Get_SerialNum+0x4c>)
 8012ef0:	681b      	ldr	r3, [r3, #0]
 8012ef2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012ef4:	68fa      	ldr	r2, [r7, #12]
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	4413      	add	r3, r2
 8012efa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012efc:	68fb      	ldr	r3, [r7, #12]
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d009      	beq.n	8012f16 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012f02:	2208      	movs	r2, #8
 8012f04:	4909      	ldr	r1, [pc, #36]	; (8012f2c <Get_SerialNum+0x50>)
 8012f06:	68f8      	ldr	r0, [r7, #12]
 8012f08:	f000 f814 	bl	8012f34 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012f0c:	2204      	movs	r2, #4
 8012f0e:	4908      	ldr	r1, [pc, #32]	; (8012f30 <Get_SerialNum+0x54>)
 8012f10:	68b8      	ldr	r0, [r7, #8]
 8012f12:	f000 f80f 	bl	8012f34 <IntToUnicode>
  }
}
 8012f16:	bf00      	nop
 8012f18:	3710      	adds	r7, #16
 8012f1a:	46bd      	mov	sp, r7
 8012f1c:	bd80      	pop	{r7, pc}
 8012f1e:	bf00      	nop
 8012f20:	1ffff7e8 	.word	0x1ffff7e8
 8012f24:	1ffff7ec 	.word	0x1ffff7ec
 8012f28:	1ffff7f0 	.word	0x1ffff7f0
 8012f2c:	2000023e 	.word	0x2000023e
 8012f30:	2000024e 	.word	0x2000024e

08012f34 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012f34:	b480      	push	{r7}
 8012f36:	b087      	sub	sp, #28
 8012f38:	af00      	add	r7, sp, #0
 8012f3a:	60f8      	str	r0, [r7, #12]
 8012f3c:	60b9      	str	r1, [r7, #8]
 8012f3e:	4613      	mov	r3, r2
 8012f40:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8012f42:	2300      	movs	r3, #0
 8012f44:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012f46:	2300      	movs	r3, #0
 8012f48:	75fb      	strb	r3, [r7, #23]
 8012f4a:	e027      	b.n	8012f9c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012f4c:	68fb      	ldr	r3, [r7, #12]
 8012f4e:	0f1b      	lsrs	r3, r3, #28
 8012f50:	2b09      	cmp	r3, #9
 8012f52:	d80b      	bhi.n	8012f6c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8012f54:	68fb      	ldr	r3, [r7, #12]
 8012f56:	0f1b      	lsrs	r3, r3, #28
 8012f58:	b2da      	uxtb	r2, r3
 8012f5a:	7dfb      	ldrb	r3, [r7, #23]
 8012f5c:	005b      	lsls	r3, r3, #1
 8012f5e:	4619      	mov	r1, r3
 8012f60:	68bb      	ldr	r3, [r7, #8]
 8012f62:	440b      	add	r3, r1
 8012f64:	3230      	adds	r2, #48	; 0x30
 8012f66:	b2d2      	uxtb	r2, r2
 8012f68:	701a      	strb	r2, [r3, #0]
 8012f6a:	e00a      	b.n	8012f82 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012f6c:	68fb      	ldr	r3, [r7, #12]
 8012f6e:	0f1b      	lsrs	r3, r3, #28
 8012f70:	b2da      	uxtb	r2, r3
 8012f72:	7dfb      	ldrb	r3, [r7, #23]
 8012f74:	005b      	lsls	r3, r3, #1
 8012f76:	4619      	mov	r1, r3
 8012f78:	68bb      	ldr	r3, [r7, #8]
 8012f7a:	440b      	add	r3, r1
 8012f7c:	3237      	adds	r2, #55	; 0x37
 8012f7e:	b2d2      	uxtb	r2, r2
 8012f80:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012f82:	68fb      	ldr	r3, [r7, #12]
 8012f84:	011b      	lsls	r3, r3, #4
 8012f86:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012f88:	7dfb      	ldrb	r3, [r7, #23]
 8012f8a:	005b      	lsls	r3, r3, #1
 8012f8c:	3301      	adds	r3, #1
 8012f8e:	68ba      	ldr	r2, [r7, #8]
 8012f90:	4413      	add	r3, r2
 8012f92:	2200      	movs	r2, #0
 8012f94:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012f96:	7dfb      	ldrb	r3, [r7, #23]
 8012f98:	3301      	adds	r3, #1
 8012f9a:	75fb      	strb	r3, [r7, #23]
 8012f9c:	7dfa      	ldrb	r2, [r7, #23]
 8012f9e:	79fb      	ldrb	r3, [r7, #7]
 8012fa0:	429a      	cmp	r2, r3
 8012fa2:	d3d3      	bcc.n	8012f4c <IntToUnicode+0x18>
  }
}
 8012fa4:	bf00      	nop
 8012fa6:	371c      	adds	r7, #28
 8012fa8:	46bd      	mov	sp, r7
 8012faa:	bc80      	pop	{r7}
 8012fac:	4770      	bx	lr
	...

08012fb0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012fb0:	b580      	push	{r7, lr}
 8012fb2:	b084      	sub	sp, #16
 8012fb4:	af00      	add	r7, sp, #0
 8012fb6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	681b      	ldr	r3, [r3, #0]
 8012fbc:	4a11      	ldr	r2, [pc, #68]	; (8013004 <HAL_PCD_MspInit+0x54>)
 8012fbe:	4293      	cmp	r3, r2
 8012fc0:	d11b      	bne.n	8012ffa <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8012fc2:	4b11      	ldr	r3, [pc, #68]	; (8013008 <HAL_PCD_MspInit+0x58>)
 8012fc4:	69db      	ldr	r3, [r3, #28]
 8012fc6:	4a10      	ldr	r2, [pc, #64]	; (8013008 <HAL_PCD_MspInit+0x58>)
 8012fc8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8012fcc:	61d3      	str	r3, [r2, #28]
 8012fce:	4b0e      	ldr	r3, [pc, #56]	; (8013008 <HAL_PCD_MspInit+0x58>)
 8012fd0:	69db      	ldr	r3, [r3, #28]
 8012fd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012fd6:	60fb      	str	r3, [r7, #12]
 8012fd8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 3, 0);
 8012fda:	2200      	movs	r2, #0
 8012fdc:	2103      	movs	r1, #3
 8012fde:	2013      	movs	r0, #19
 8012fe0:	f7ef ffcb 	bl	8002f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8012fe4:	2013      	movs	r0, #19
 8012fe6:	f7ef ffe4 	bl	8002fb2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 3, 0);
 8012fea:	2200      	movs	r2, #0
 8012fec:	2103      	movs	r1, #3
 8012fee:	2014      	movs	r0, #20
 8012ff0:	f7ef ffc3 	bl	8002f7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8012ff4:	2014      	movs	r0, #20
 8012ff6:	f7ef ffdc 	bl	8002fb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8012ffa:	bf00      	nop
 8012ffc:	3710      	adds	r7, #16
 8012ffe:	46bd      	mov	sp, r7
 8013000:	bd80      	pop	{r7, pc}
 8013002:	bf00      	nop
 8013004:	40005c00 	.word	0x40005c00
 8013008:	40021000 	.word	0x40021000

0801300c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801300c:	b580      	push	{r7, lr}
 801300e:	b082      	sub	sp, #8
 8013010:	af00      	add	r7, sp, #0
 8013012:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8013020:	4619      	mov	r1, r3
 8013022:	4610      	mov	r0, r2
 8013024:	f7f6 fa14 	bl	8009450 <USBD_LL_SetupStage>
}
 8013028:	bf00      	nop
 801302a:	3708      	adds	r7, #8
 801302c:	46bd      	mov	sp, r7
 801302e:	bd80      	pop	{r7, pc}

08013030 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013030:	b580      	push	{r7, lr}
 8013032:	b082      	sub	sp, #8
 8013034:	af00      	add	r7, sp, #0
 8013036:	6078      	str	r0, [r7, #4]
 8013038:	460b      	mov	r3, r1
 801303a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8013042:	78fb      	ldrb	r3, [r7, #3]
 8013044:	687a      	ldr	r2, [r7, #4]
 8013046:	015b      	lsls	r3, r3, #5
 8013048:	4413      	add	r3, r2
 801304a:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 801304e:	681a      	ldr	r2, [r3, #0]
 8013050:	78fb      	ldrb	r3, [r7, #3]
 8013052:	4619      	mov	r1, r3
 8013054:	f7f6 fa47 	bl	80094e6 <USBD_LL_DataOutStage>
}
 8013058:	bf00      	nop
 801305a:	3708      	adds	r7, #8
 801305c:	46bd      	mov	sp, r7
 801305e:	bd80      	pop	{r7, pc}

08013060 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013060:	b580      	push	{r7, lr}
 8013062:	b082      	sub	sp, #8
 8013064:	af00      	add	r7, sp, #0
 8013066:	6078      	str	r0, [r7, #4]
 8013068:	460b      	mov	r3, r1
 801306a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8013072:	78fb      	ldrb	r3, [r7, #3]
 8013074:	687a      	ldr	r2, [r7, #4]
 8013076:	015b      	lsls	r3, r3, #5
 8013078:	4413      	add	r3, r2
 801307a:	333c      	adds	r3, #60	; 0x3c
 801307c:	681a      	ldr	r2, [r3, #0]
 801307e:	78fb      	ldrb	r3, [r7, #3]
 8013080:	4619      	mov	r1, r3
 8013082:	f7f6 faa1 	bl	80095c8 <USBD_LL_DataInStage>
}
 8013086:	bf00      	nop
 8013088:	3708      	adds	r7, #8
 801308a:	46bd      	mov	sp, r7
 801308c:	bd80      	pop	{r7, pc}

0801308e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801308e:	b580      	push	{r7, lr}
 8013090:	b082      	sub	sp, #8
 8013092:	af00      	add	r7, sp, #0
 8013094:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 801309c:	4618      	mov	r0, r3
 801309e:	f7f6 fbb1 	bl	8009804 <USBD_LL_SOF>
}
 80130a2:	bf00      	nop
 80130a4:	3708      	adds	r7, #8
 80130a6:	46bd      	mov	sp, r7
 80130a8:	bd80      	pop	{r7, pc}

080130aa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80130aa:	b580      	push	{r7, lr}
 80130ac:	b084      	sub	sp, #16
 80130ae:	af00      	add	r7, sp, #0
 80130b0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80130b2:	2301      	movs	r3, #1
 80130b4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	689b      	ldr	r3, [r3, #8]
 80130ba:	2b02      	cmp	r3, #2
 80130bc:	d001      	beq.n	80130c2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80130be:	f7ee fb03 	bl	80016c8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80130c8:	7bfa      	ldrb	r2, [r7, #15]
 80130ca:	4611      	mov	r1, r2
 80130cc:	4618      	mov	r0, r3
 80130ce:	f7f6 fb61 	bl	8009794 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80130d8:	4618      	mov	r0, r3
 80130da:	f7f6 fb1a 	bl	8009712 <USBD_LL_Reset>
}
 80130de:	bf00      	nop
 80130e0:	3710      	adds	r7, #16
 80130e2:	46bd      	mov	sp, r7
 80130e4:	bd80      	pop	{r7, pc}
	...

080130e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80130e8:	b580      	push	{r7, lr}
 80130ea:	b082      	sub	sp, #8
 80130ec:	af00      	add	r7, sp, #0
 80130ee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80130f6:	4618      	mov	r0, r3
 80130f8:	f7f6 fb5b 	bl	80097b2 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	699b      	ldr	r3, [r3, #24]
 8013100:	2b00      	cmp	r3, #0
 8013102:	d005      	beq.n	8013110 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013104:	4b04      	ldr	r3, [pc, #16]	; (8013118 <HAL_PCD_SuspendCallback+0x30>)
 8013106:	691b      	ldr	r3, [r3, #16]
 8013108:	4a03      	ldr	r2, [pc, #12]	; (8013118 <HAL_PCD_SuspendCallback+0x30>)
 801310a:	f043 0306 	orr.w	r3, r3, #6
 801310e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8013110:	bf00      	nop
 8013112:	3708      	adds	r7, #8
 8013114:	46bd      	mov	sp, r7
 8013116:	bd80      	pop	{r7, pc}
 8013118:	e000ed00 	.word	0xe000ed00

0801311c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801311c:	b580      	push	{r7, lr}
 801311e:	b082      	sub	sp, #8
 8013120:	af00      	add	r7, sp, #0
 8013122:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 801312a:	4618      	mov	r0, r3
 801312c:	f7f6 fb55 	bl	80097da <USBD_LL_Resume>
}
 8013130:	bf00      	nop
 8013132:	3708      	adds	r7, #8
 8013134:	46bd      	mov	sp, r7
 8013136:	bd80      	pop	{r7, pc}

08013138 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8013138:	b580      	push	{r7, lr}
 801313a:	b082      	sub	sp, #8
 801313c:	af00      	add	r7, sp, #0
 801313e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8013140:	4a23      	ldr	r2, [pc, #140]	; (80131d0 <USBD_LL_Init+0x98>)
 8013142:	687b      	ldr	r3, [r7, #4]
 8013144:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	4a21      	ldr	r2, [pc, #132]	; (80131d0 <USBD_LL_Init+0x98>)
 801314c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8013150:	4b1f      	ldr	r3, [pc, #124]	; (80131d0 <USBD_LL_Init+0x98>)
 8013152:	4a20      	ldr	r2, [pc, #128]	; (80131d4 <USBD_LL_Init+0x9c>)
 8013154:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8013156:	4b1e      	ldr	r3, [pc, #120]	; (80131d0 <USBD_LL_Init+0x98>)
 8013158:	2208      	movs	r2, #8
 801315a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 801315c:	4b1c      	ldr	r3, [pc, #112]	; (80131d0 <USBD_LL_Init+0x98>)
 801315e:	2202      	movs	r2, #2
 8013160:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8013162:	4b1b      	ldr	r3, [pc, #108]	; (80131d0 <USBD_LL_Init+0x98>)
 8013164:	2200      	movs	r2, #0
 8013166:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8013168:	4b19      	ldr	r3, [pc, #100]	; (80131d0 <USBD_LL_Init+0x98>)
 801316a:	2200      	movs	r2, #0
 801316c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 801316e:	4b18      	ldr	r3, [pc, #96]	; (80131d0 <USBD_LL_Init+0x98>)
 8013170:	2200      	movs	r2, #0
 8013172:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8013174:	4816      	ldr	r0, [pc, #88]	; (80131d0 <USBD_LL_Init+0x98>)
 8013176:	f7f0 fe91 	bl	8003e9c <HAL_PCD_Init>
 801317a:	4603      	mov	r3, r0
 801317c:	2b00      	cmp	r3, #0
 801317e:	d001      	beq.n	8013184 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8013180:	f7ee faa2 	bl	80016c8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8013184:	687b      	ldr	r3, [r7, #4]
 8013186:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801318a:	2318      	movs	r3, #24
 801318c:	2200      	movs	r2, #0
 801318e:	2100      	movs	r1, #0
 8013190:	f7f1 fd16 	bl	8004bc0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801319a:	2358      	movs	r3, #88	; 0x58
 801319c:	2200      	movs	r2, #0
 801319e:	2180      	movs	r1, #128	; 0x80
 80131a0:	f7f1 fd0e 	bl	8004bc0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80131aa:	2398      	movs	r3, #152	; 0x98
 80131ac:	2200      	movs	r2, #0
 80131ae:	2181      	movs	r1, #129	; 0x81
 80131b0:	f7f1 fd06 	bl	8004bc0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80131ba:	23d8      	movs	r3, #216	; 0xd8
 80131bc:	2200      	movs	r2, #0
 80131be:	2101      	movs	r1, #1
 80131c0:	f7f1 fcfe 	bl	8004bc0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 80131c4:	2300      	movs	r3, #0
}
 80131c6:	4618      	mov	r0, r3
 80131c8:	3708      	adds	r7, #8
 80131ca:	46bd      	mov	sp, r7
 80131cc:	bd80      	pop	{r7, pc}
 80131ce:	bf00      	nop
 80131d0:	20006df0 	.word	0x20006df0
 80131d4:	40005c00 	.word	0x40005c00

080131d8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80131d8:	b580      	push	{r7, lr}
 80131da:	b084      	sub	sp, #16
 80131dc:	af00      	add	r7, sp, #0
 80131de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80131e0:	2300      	movs	r3, #0
 80131e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80131e4:	2300      	movs	r3, #0
 80131e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80131ee:	4618      	mov	r0, r3
 80131f0:	f7f0 ff35 	bl	800405e <HAL_PCD_Start>
 80131f4:	4603      	mov	r3, r0
 80131f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80131f8:	7bfb      	ldrb	r3, [r7, #15]
 80131fa:	4618      	mov	r0, r3
 80131fc:	f000 f934 	bl	8013468 <USBD_Get_USB_Status>
 8013200:	4603      	mov	r3, r0
 8013202:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013204:	7bbb      	ldrb	r3, [r7, #14]
}
 8013206:	4618      	mov	r0, r3
 8013208:	3710      	adds	r7, #16
 801320a:	46bd      	mov	sp, r7
 801320c:	bd80      	pop	{r7, pc}

0801320e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801320e:	b580      	push	{r7, lr}
 8013210:	b084      	sub	sp, #16
 8013212:	af00      	add	r7, sp, #0
 8013214:	6078      	str	r0, [r7, #4]
 8013216:	4608      	mov	r0, r1
 8013218:	4611      	mov	r1, r2
 801321a:	461a      	mov	r2, r3
 801321c:	4603      	mov	r3, r0
 801321e:	70fb      	strb	r3, [r7, #3]
 8013220:	460b      	mov	r3, r1
 8013222:	70bb      	strb	r3, [r7, #2]
 8013224:	4613      	mov	r3, r2
 8013226:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013228:	2300      	movs	r3, #0
 801322a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801322c:	2300      	movs	r3, #0
 801322e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013236:	78bb      	ldrb	r3, [r7, #2]
 8013238:	883a      	ldrh	r2, [r7, #0]
 801323a:	78f9      	ldrb	r1, [r7, #3]
 801323c:	f7f1 f868 	bl	8004310 <HAL_PCD_EP_Open>
 8013240:	4603      	mov	r3, r0
 8013242:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013244:	7bfb      	ldrb	r3, [r7, #15]
 8013246:	4618      	mov	r0, r3
 8013248:	f000 f90e 	bl	8013468 <USBD_Get_USB_Status>
 801324c:	4603      	mov	r3, r0
 801324e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013250:	7bbb      	ldrb	r3, [r7, #14]
}
 8013252:	4618      	mov	r0, r3
 8013254:	3710      	adds	r7, #16
 8013256:	46bd      	mov	sp, r7
 8013258:	bd80      	pop	{r7, pc}

0801325a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801325a:	b580      	push	{r7, lr}
 801325c:	b084      	sub	sp, #16
 801325e:	af00      	add	r7, sp, #0
 8013260:	6078      	str	r0, [r7, #4]
 8013262:	460b      	mov	r3, r1
 8013264:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013266:	2300      	movs	r3, #0
 8013268:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801326a:	2300      	movs	r3, #0
 801326c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013274:	78fa      	ldrb	r2, [r7, #3]
 8013276:	4611      	mov	r1, r2
 8013278:	4618      	mov	r0, r3
 801327a:	f7f1 f8a9 	bl	80043d0 <HAL_PCD_EP_Close>
 801327e:	4603      	mov	r3, r0
 8013280:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013282:	7bfb      	ldrb	r3, [r7, #15]
 8013284:	4618      	mov	r0, r3
 8013286:	f000 f8ef 	bl	8013468 <USBD_Get_USB_Status>
 801328a:	4603      	mov	r3, r0
 801328c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801328e:	7bbb      	ldrb	r3, [r7, #14]
}
 8013290:	4618      	mov	r0, r3
 8013292:	3710      	adds	r7, #16
 8013294:	46bd      	mov	sp, r7
 8013296:	bd80      	pop	{r7, pc}

08013298 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013298:	b580      	push	{r7, lr}
 801329a:	b084      	sub	sp, #16
 801329c:	af00      	add	r7, sp, #0
 801329e:	6078      	str	r0, [r7, #4]
 80132a0:	460b      	mov	r3, r1
 80132a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80132a4:	2300      	movs	r3, #0
 80132a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80132a8:	2300      	movs	r3, #0
 80132aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80132b2:	78fa      	ldrb	r2, [r7, #3]
 80132b4:	4611      	mov	r1, r2
 80132b6:	4618      	mov	r0, r3
 80132b8:	f7f1 f93f 	bl	800453a <HAL_PCD_EP_SetStall>
 80132bc:	4603      	mov	r3, r0
 80132be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80132c0:	7bfb      	ldrb	r3, [r7, #15]
 80132c2:	4618      	mov	r0, r3
 80132c4:	f000 f8d0 	bl	8013468 <USBD_Get_USB_Status>
 80132c8:	4603      	mov	r3, r0
 80132ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80132cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80132ce:	4618      	mov	r0, r3
 80132d0:	3710      	adds	r7, #16
 80132d2:	46bd      	mov	sp, r7
 80132d4:	bd80      	pop	{r7, pc}

080132d6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80132d6:	b580      	push	{r7, lr}
 80132d8:	b084      	sub	sp, #16
 80132da:	af00      	add	r7, sp, #0
 80132dc:	6078      	str	r0, [r7, #4]
 80132de:	460b      	mov	r3, r1
 80132e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80132e2:	2300      	movs	r3, #0
 80132e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80132e6:	2300      	movs	r3, #0
 80132e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80132f0:	78fa      	ldrb	r2, [r7, #3]
 80132f2:	4611      	mov	r1, r2
 80132f4:	4618      	mov	r0, r3
 80132f6:	f7f1 f97a 	bl	80045ee <HAL_PCD_EP_ClrStall>
 80132fa:	4603      	mov	r3, r0
 80132fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80132fe:	7bfb      	ldrb	r3, [r7, #15]
 8013300:	4618      	mov	r0, r3
 8013302:	f000 f8b1 	bl	8013468 <USBD_Get_USB_Status>
 8013306:	4603      	mov	r3, r0
 8013308:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801330a:	7bbb      	ldrb	r3, [r7, #14]
}
 801330c:	4618      	mov	r0, r3
 801330e:	3710      	adds	r7, #16
 8013310:	46bd      	mov	sp, r7
 8013312:	bd80      	pop	{r7, pc}

08013314 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013314:	b480      	push	{r7}
 8013316:	b085      	sub	sp, #20
 8013318:	af00      	add	r7, sp, #0
 801331a:	6078      	str	r0, [r7, #4]
 801331c:	460b      	mov	r3, r1
 801331e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013326:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8013328:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801332c:	2b00      	cmp	r3, #0
 801332e:	da08      	bge.n	8013342 <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8013330:	78fb      	ldrb	r3, [r7, #3]
 8013332:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013336:	68fa      	ldr	r2, [r7, #12]
 8013338:	015b      	lsls	r3, r3, #5
 801333a:	4413      	add	r3, r2
 801333c:	332a      	adds	r3, #42	; 0x2a
 801333e:	781b      	ldrb	r3, [r3, #0]
 8013340:	e008      	b.n	8013354 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8013342:	78fb      	ldrb	r3, [r7, #3]
 8013344:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013348:	68fa      	ldr	r2, [r7, #12]
 801334a:	015b      	lsls	r3, r3, #5
 801334c:	4413      	add	r3, r2
 801334e:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8013352:	781b      	ldrb	r3, [r3, #0]
  }
}
 8013354:	4618      	mov	r0, r3
 8013356:	3714      	adds	r7, #20
 8013358:	46bd      	mov	sp, r7
 801335a:	bc80      	pop	{r7}
 801335c:	4770      	bx	lr

0801335e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801335e:	b580      	push	{r7, lr}
 8013360:	b084      	sub	sp, #16
 8013362:	af00      	add	r7, sp, #0
 8013364:	6078      	str	r0, [r7, #4]
 8013366:	460b      	mov	r3, r1
 8013368:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801336a:	2300      	movs	r3, #0
 801336c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801336e:	2300      	movs	r3, #0
 8013370:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013378:	78fa      	ldrb	r2, [r7, #3]
 801337a:	4611      	mov	r1, r2
 801337c:	4618      	mov	r0, r3
 801337e:	f7f0 ffa2 	bl	80042c6 <HAL_PCD_SetAddress>
 8013382:	4603      	mov	r3, r0
 8013384:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013386:	7bfb      	ldrb	r3, [r7, #15]
 8013388:	4618      	mov	r0, r3
 801338a:	f000 f86d 	bl	8013468 <USBD_Get_USB_Status>
 801338e:	4603      	mov	r3, r0
 8013390:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013392:	7bbb      	ldrb	r3, [r7, #14]
}
 8013394:	4618      	mov	r0, r3
 8013396:	3710      	adds	r7, #16
 8013398:	46bd      	mov	sp, r7
 801339a:	bd80      	pop	{r7, pc}

0801339c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801339c:	b580      	push	{r7, lr}
 801339e:	b086      	sub	sp, #24
 80133a0:	af00      	add	r7, sp, #0
 80133a2:	60f8      	str	r0, [r7, #12]
 80133a4:	607a      	str	r2, [r7, #4]
 80133a6:	461a      	mov	r2, r3
 80133a8:	460b      	mov	r3, r1
 80133aa:	72fb      	strb	r3, [r7, #11]
 80133ac:	4613      	mov	r3, r2
 80133ae:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80133b0:	2300      	movs	r3, #0
 80133b2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80133b4:	2300      	movs	r3, #0
 80133b6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80133b8:	68fb      	ldr	r3, [r7, #12]
 80133ba:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80133be:	893b      	ldrh	r3, [r7, #8]
 80133c0:	7af9      	ldrb	r1, [r7, #11]
 80133c2:	687a      	ldr	r2, [r7, #4]
 80133c4:	f7f1 f880 	bl	80044c8 <HAL_PCD_EP_Transmit>
 80133c8:	4603      	mov	r3, r0
 80133ca:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80133cc:	7dfb      	ldrb	r3, [r7, #23]
 80133ce:	4618      	mov	r0, r3
 80133d0:	f000 f84a 	bl	8013468 <USBD_Get_USB_Status>
 80133d4:	4603      	mov	r3, r0
 80133d6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80133d8:	7dbb      	ldrb	r3, [r7, #22]
}
 80133da:	4618      	mov	r0, r3
 80133dc:	3718      	adds	r7, #24
 80133de:	46bd      	mov	sp, r7
 80133e0:	bd80      	pop	{r7, pc}

080133e2 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80133e2:	b580      	push	{r7, lr}
 80133e4:	b086      	sub	sp, #24
 80133e6:	af00      	add	r7, sp, #0
 80133e8:	60f8      	str	r0, [r7, #12]
 80133ea:	607a      	str	r2, [r7, #4]
 80133ec:	461a      	mov	r2, r3
 80133ee:	460b      	mov	r3, r1
 80133f0:	72fb      	strb	r3, [r7, #11]
 80133f2:	4613      	mov	r3, r2
 80133f4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80133f6:	2300      	movs	r3, #0
 80133f8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80133fa:	2300      	movs	r3, #0
 80133fc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80133fe:	68fb      	ldr	r3, [r7, #12]
 8013400:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013404:	893b      	ldrh	r3, [r7, #8]
 8013406:	7af9      	ldrb	r1, [r7, #11]
 8013408:	687a      	ldr	r2, [r7, #4]
 801340a:	f7f1 f823 	bl	8004454 <HAL_PCD_EP_Receive>
 801340e:	4603      	mov	r3, r0
 8013410:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013412:	7dfb      	ldrb	r3, [r7, #23]
 8013414:	4618      	mov	r0, r3
 8013416:	f000 f827 	bl	8013468 <USBD_Get_USB_Status>
 801341a:	4603      	mov	r3, r0
 801341c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801341e:	7dbb      	ldrb	r3, [r7, #22]
}
 8013420:	4618      	mov	r0, r3
 8013422:	3718      	adds	r7, #24
 8013424:	46bd      	mov	sp, r7
 8013426:	bd80      	pop	{r7, pc}

08013428 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8013428:	b480      	push	{r7}
 801342a:	b083      	sub	sp, #12
 801342c:	af00      	add	r7, sp, #0
 801342e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 8013430:	4b02      	ldr	r3, [pc, #8]	; (801343c <USBD_static_malloc+0x14>)
}
 8013432:	4618      	mov	r0, r3
 8013434:	370c      	adds	r7, #12
 8013436:	46bd      	mov	sp, r7
 8013438:	bc80      	pop	{r7}
 801343a:	4770      	bx	lr
 801343c:	20004a78 	.word	0x20004a78

08013440 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8013440:	b480      	push	{r7}
 8013442:	b083      	sub	sp, #12
 8013444:	af00      	add	r7, sp, #0
 8013446:	6078      	str	r0, [r7, #4]

}
 8013448:	bf00      	nop
 801344a:	370c      	adds	r7, #12
 801344c:	46bd      	mov	sp, r7
 801344e:	bc80      	pop	{r7}
 8013450:	4770      	bx	lr

08013452 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013452:	b480      	push	{r7}
 8013454:	b083      	sub	sp, #12
 8013456:	af00      	add	r7, sp, #0
 8013458:	6078      	str	r0, [r7, #4]
 801345a:	460b      	mov	r3, r1
 801345c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 801345e:	bf00      	nop
 8013460:	370c      	adds	r7, #12
 8013462:	46bd      	mov	sp, r7
 8013464:	bc80      	pop	{r7}
 8013466:	4770      	bx	lr

08013468 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8013468:	b480      	push	{r7}
 801346a:	b085      	sub	sp, #20
 801346c:	af00      	add	r7, sp, #0
 801346e:	4603      	mov	r3, r0
 8013470:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013472:	2300      	movs	r3, #0
 8013474:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8013476:	79fb      	ldrb	r3, [r7, #7]
 8013478:	2b03      	cmp	r3, #3
 801347a:	d817      	bhi.n	80134ac <USBD_Get_USB_Status+0x44>
 801347c:	a201      	add	r2, pc, #4	; (adr r2, 8013484 <USBD_Get_USB_Status+0x1c>)
 801347e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013482:	bf00      	nop
 8013484:	08013495 	.word	0x08013495
 8013488:	0801349b 	.word	0x0801349b
 801348c:	080134a1 	.word	0x080134a1
 8013490:	080134a7 	.word	0x080134a7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8013494:	2300      	movs	r3, #0
 8013496:	73fb      	strb	r3, [r7, #15]
    break;
 8013498:	e00b      	b.n	80134b2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801349a:	2302      	movs	r3, #2
 801349c:	73fb      	strb	r3, [r7, #15]
    break;
 801349e:	e008      	b.n	80134b2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80134a0:	2301      	movs	r3, #1
 80134a2:	73fb      	strb	r3, [r7, #15]
    break;
 80134a4:	e005      	b.n	80134b2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80134a6:	2302      	movs	r3, #2
 80134a8:	73fb      	strb	r3, [r7, #15]
    break;
 80134aa:	e002      	b.n	80134b2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80134ac:	2302      	movs	r3, #2
 80134ae:	73fb      	strb	r3, [r7, #15]
    break;
 80134b0:	bf00      	nop
  }
  return usb_status;
 80134b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80134b4:	4618      	mov	r0, r3
 80134b6:	3714      	adds	r7, #20
 80134b8:	46bd      	mov	sp, r7
 80134ba:	bc80      	pop	{r7}
 80134bc:	4770      	bx	lr
 80134be:	bf00      	nop

080134c0 <__errno>:
 80134c0:	4b01      	ldr	r3, [pc, #4]	; (80134c8 <__errno+0x8>)
 80134c2:	6818      	ldr	r0, [r3, #0]
 80134c4:	4770      	bx	lr
 80134c6:	bf00      	nop
 80134c8:	20000258 	.word	0x20000258

080134cc <__libc_init_array>:
 80134cc:	b570      	push	{r4, r5, r6, lr}
 80134ce:	2500      	movs	r5, #0
 80134d0:	4e0c      	ldr	r6, [pc, #48]	; (8013504 <__libc_init_array+0x38>)
 80134d2:	4c0d      	ldr	r4, [pc, #52]	; (8013508 <__libc_init_array+0x3c>)
 80134d4:	1ba4      	subs	r4, r4, r6
 80134d6:	10a4      	asrs	r4, r4, #2
 80134d8:	42a5      	cmp	r5, r4
 80134da:	d109      	bne.n	80134f0 <__libc_init_array+0x24>
 80134dc:	f003 f910 	bl	8016700 <_init>
 80134e0:	2500      	movs	r5, #0
 80134e2:	4e0a      	ldr	r6, [pc, #40]	; (801350c <__libc_init_array+0x40>)
 80134e4:	4c0a      	ldr	r4, [pc, #40]	; (8013510 <__libc_init_array+0x44>)
 80134e6:	1ba4      	subs	r4, r4, r6
 80134e8:	10a4      	asrs	r4, r4, #2
 80134ea:	42a5      	cmp	r5, r4
 80134ec:	d105      	bne.n	80134fa <__libc_init_array+0x2e>
 80134ee:	bd70      	pop	{r4, r5, r6, pc}
 80134f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80134f4:	4798      	blx	r3
 80134f6:	3501      	adds	r5, #1
 80134f8:	e7ee      	b.n	80134d8 <__libc_init_array+0xc>
 80134fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80134fe:	4798      	blx	r3
 8013500:	3501      	adds	r5, #1
 8013502:	e7f2      	b.n	80134ea <__libc_init_array+0x1e>
 8013504:	08024648 	.word	0x08024648
 8013508:	08024648 	.word	0x08024648
 801350c:	08024648 	.word	0x08024648
 8013510:	0802464c 	.word	0x0802464c

08013514 <memcpy>:
 8013514:	b510      	push	{r4, lr}
 8013516:	1e43      	subs	r3, r0, #1
 8013518:	440a      	add	r2, r1
 801351a:	4291      	cmp	r1, r2
 801351c:	d100      	bne.n	8013520 <memcpy+0xc>
 801351e:	bd10      	pop	{r4, pc}
 8013520:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013524:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013528:	e7f7      	b.n	801351a <memcpy+0x6>

0801352a <memset>:
 801352a:	4603      	mov	r3, r0
 801352c:	4402      	add	r2, r0
 801352e:	4293      	cmp	r3, r2
 8013530:	d100      	bne.n	8013534 <memset+0xa>
 8013532:	4770      	bx	lr
 8013534:	f803 1b01 	strb.w	r1, [r3], #1
 8013538:	e7f9      	b.n	801352e <memset+0x4>
	...

0801353c <iprintf>:
 801353c:	b40f      	push	{r0, r1, r2, r3}
 801353e:	4b0a      	ldr	r3, [pc, #40]	; (8013568 <iprintf+0x2c>)
 8013540:	b513      	push	{r0, r1, r4, lr}
 8013542:	681c      	ldr	r4, [r3, #0]
 8013544:	b124      	cbz	r4, 8013550 <iprintf+0x14>
 8013546:	69a3      	ldr	r3, [r4, #24]
 8013548:	b913      	cbnz	r3, 8013550 <iprintf+0x14>
 801354a:	4620      	mov	r0, r4
 801354c:	f000 fa4a 	bl	80139e4 <__sinit>
 8013550:	ab05      	add	r3, sp, #20
 8013552:	9a04      	ldr	r2, [sp, #16]
 8013554:	68a1      	ldr	r1, [r4, #8]
 8013556:	4620      	mov	r0, r4
 8013558:	9301      	str	r3, [sp, #4]
 801355a:	f000 fd51 	bl	8014000 <_vfiprintf_r>
 801355e:	b002      	add	sp, #8
 8013560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013564:	b004      	add	sp, #16
 8013566:	4770      	bx	lr
 8013568:	20000258 	.word	0x20000258

0801356c <_puts_r>:
 801356c:	b570      	push	{r4, r5, r6, lr}
 801356e:	460e      	mov	r6, r1
 8013570:	4605      	mov	r5, r0
 8013572:	b118      	cbz	r0, 801357c <_puts_r+0x10>
 8013574:	6983      	ldr	r3, [r0, #24]
 8013576:	b90b      	cbnz	r3, 801357c <_puts_r+0x10>
 8013578:	f000 fa34 	bl	80139e4 <__sinit>
 801357c:	69ab      	ldr	r3, [r5, #24]
 801357e:	68ac      	ldr	r4, [r5, #8]
 8013580:	b913      	cbnz	r3, 8013588 <_puts_r+0x1c>
 8013582:	4628      	mov	r0, r5
 8013584:	f000 fa2e 	bl	80139e4 <__sinit>
 8013588:	4b23      	ldr	r3, [pc, #140]	; (8013618 <_puts_r+0xac>)
 801358a:	429c      	cmp	r4, r3
 801358c:	d117      	bne.n	80135be <_puts_r+0x52>
 801358e:	686c      	ldr	r4, [r5, #4]
 8013590:	89a3      	ldrh	r3, [r4, #12]
 8013592:	071b      	lsls	r3, r3, #28
 8013594:	d51d      	bpl.n	80135d2 <_puts_r+0x66>
 8013596:	6923      	ldr	r3, [r4, #16]
 8013598:	b1db      	cbz	r3, 80135d2 <_puts_r+0x66>
 801359a:	3e01      	subs	r6, #1
 801359c:	68a3      	ldr	r3, [r4, #8]
 801359e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80135a2:	3b01      	subs	r3, #1
 80135a4:	60a3      	str	r3, [r4, #8]
 80135a6:	b9e9      	cbnz	r1, 80135e4 <_puts_r+0x78>
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	da2e      	bge.n	801360a <_puts_r+0x9e>
 80135ac:	4622      	mov	r2, r4
 80135ae:	210a      	movs	r1, #10
 80135b0:	4628      	mov	r0, r5
 80135b2:	f000 f867 	bl	8013684 <__swbuf_r>
 80135b6:	3001      	adds	r0, #1
 80135b8:	d011      	beq.n	80135de <_puts_r+0x72>
 80135ba:	200a      	movs	r0, #10
 80135bc:	e011      	b.n	80135e2 <_puts_r+0x76>
 80135be:	4b17      	ldr	r3, [pc, #92]	; (801361c <_puts_r+0xb0>)
 80135c0:	429c      	cmp	r4, r3
 80135c2:	d101      	bne.n	80135c8 <_puts_r+0x5c>
 80135c4:	68ac      	ldr	r4, [r5, #8]
 80135c6:	e7e3      	b.n	8013590 <_puts_r+0x24>
 80135c8:	4b15      	ldr	r3, [pc, #84]	; (8013620 <_puts_r+0xb4>)
 80135ca:	429c      	cmp	r4, r3
 80135cc:	bf08      	it	eq
 80135ce:	68ec      	ldreq	r4, [r5, #12]
 80135d0:	e7de      	b.n	8013590 <_puts_r+0x24>
 80135d2:	4621      	mov	r1, r4
 80135d4:	4628      	mov	r0, r5
 80135d6:	f000 f8a7 	bl	8013728 <__swsetup_r>
 80135da:	2800      	cmp	r0, #0
 80135dc:	d0dd      	beq.n	801359a <_puts_r+0x2e>
 80135de:	f04f 30ff 	mov.w	r0, #4294967295
 80135e2:	bd70      	pop	{r4, r5, r6, pc}
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	da04      	bge.n	80135f2 <_puts_r+0x86>
 80135e8:	69a2      	ldr	r2, [r4, #24]
 80135ea:	429a      	cmp	r2, r3
 80135ec:	dc06      	bgt.n	80135fc <_puts_r+0x90>
 80135ee:	290a      	cmp	r1, #10
 80135f0:	d004      	beq.n	80135fc <_puts_r+0x90>
 80135f2:	6823      	ldr	r3, [r4, #0]
 80135f4:	1c5a      	adds	r2, r3, #1
 80135f6:	6022      	str	r2, [r4, #0]
 80135f8:	7019      	strb	r1, [r3, #0]
 80135fa:	e7cf      	b.n	801359c <_puts_r+0x30>
 80135fc:	4622      	mov	r2, r4
 80135fe:	4628      	mov	r0, r5
 8013600:	f000 f840 	bl	8013684 <__swbuf_r>
 8013604:	3001      	adds	r0, #1
 8013606:	d1c9      	bne.n	801359c <_puts_r+0x30>
 8013608:	e7e9      	b.n	80135de <_puts_r+0x72>
 801360a:	200a      	movs	r0, #10
 801360c:	6823      	ldr	r3, [r4, #0]
 801360e:	1c5a      	adds	r2, r3, #1
 8013610:	6022      	str	r2, [r4, #0]
 8013612:	7018      	strb	r0, [r3, #0]
 8013614:	e7e5      	b.n	80135e2 <_puts_r+0x76>
 8013616:	bf00      	nop
 8013618:	080243b8 	.word	0x080243b8
 801361c:	080243d8 	.word	0x080243d8
 8013620:	08024398 	.word	0x08024398

08013624 <puts>:
 8013624:	4b02      	ldr	r3, [pc, #8]	; (8013630 <puts+0xc>)
 8013626:	4601      	mov	r1, r0
 8013628:	6818      	ldr	r0, [r3, #0]
 801362a:	f7ff bf9f 	b.w	801356c <_puts_r>
 801362e:	bf00      	nop
 8013630:	20000258 	.word	0x20000258

08013634 <siprintf>:
 8013634:	b40e      	push	{r1, r2, r3}
 8013636:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801363a:	b500      	push	{lr}
 801363c:	b09c      	sub	sp, #112	; 0x70
 801363e:	ab1d      	add	r3, sp, #116	; 0x74
 8013640:	9002      	str	r0, [sp, #8]
 8013642:	9006      	str	r0, [sp, #24]
 8013644:	9107      	str	r1, [sp, #28]
 8013646:	9104      	str	r1, [sp, #16]
 8013648:	4808      	ldr	r0, [pc, #32]	; (801366c <siprintf+0x38>)
 801364a:	4909      	ldr	r1, [pc, #36]	; (8013670 <siprintf+0x3c>)
 801364c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013650:	9105      	str	r1, [sp, #20]
 8013652:	6800      	ldr	r0, [r0, #0]
 8013654:	a902      	add	r1, sp, #8
 8013656:	9301      	str	r3, [sp, #4]
 8013658:	f000 fbb2 	bl	8013dc0 <_svfiprintf_r>
 801365c:	2200      	movs	r2, #0
 801365e:	9b02      	ldr	r3, [sp, #8]
 8013660:	701a      	strb	r2, [r3, #0]
 8013662:	b01c      	add	sp, #112	; 0x70
 8013664:	f85d eb04 	ldr.w	lr, [sp], #4
 8013668:	b003      	add	sp, #12
 801366a:	4770      	bx	lr
 801366c:	20000258 	.word	0x20000258
 8013670:	ffff0208 	.word	0xffff0208

08013674 <strcpy>:
 8013674:	4603      	mov	r3, r0
 8013676:	f811 2b01 	ldrb.w	r2, [r1], #1
 801367a:	f803 2b01 	strb.w	r2, [r3], #1
 801367e:	2a00      	cmp	r2, #0
 8013680:	d1f9      	bne.n	8013676 <strcpy+0x2>
 8013682:	4770      	bx	lr

08013684 <__swbuf_r>:
 8013684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013686:	460e      	mov	r6, r1
 8013688:	4614      	mov	r4, r2
 801368a:	4605      	mov	r5, r0
 801368c:	b118      	cbz	r0, 8013696 <__swbuf_r+0x12>
 801368e:	6983      	ldr	r3, [r0, #24]
 8013690:	b90b      	cbnz	r3, 8013696 <__swbuf_r+0x12>
 8013692:	f000 f9a7 	bl	80139e4 <__sinit>
 8013696:	4b21      	ldr	r3, [pc, #132]	; (801371c <__swbuf_r+0x98>)
 8013698:	429c      	cmp	r4, r3
 801369a:	d12a      	bne.n	80136f2 <__swbuf_r+0x6e>
 801369c:	686c      	ldr	r4, [r5, #4]
 801369e:	69a3      	ldr	r3, [r4, #24]
 80136a0:	60a3      	str	r3, [r4, #8]
 80136a2:	89a3      	ldrh	r3, [r4, #12]
 80136a4:	071a      	lsls	r2, r3, #28
 80136a6:	d52e      	bpl.n	8013706 <__swbuf_r+0x82>
 80136a8:	6923      	ldr	r3, [r4, #16]
 80136aa:	b363      	cbz	r3, 8013706 <__swbuf_r+0x82>
 80136ac:	6923      	ldr	r3, [r4, #16]
 80136ae:	6820      	ldr	r0, [r4, #0]
 80136b0:	b2f6      	uxtb	r6, r6
 80136b2:	1ac0      	subs	r0, r0, r3
 80136b4:	6963      	ldr	r3, [r4, #20]
 80136b6:	4637      	mov	r7, r6
 80136b8:	4283      	cmp	r3, r0
 80136ba:	dc04      	bgt.n	80136c6 <__swbuf_r+0x42>
 80136bc:	4621      	mov	r1, r4
 80136be:	4628      	mov	r0, r5
 80136c0:	f000 f926 	bl	8013910 <_fflush_r>
 80136c4:	bb28      	cbnz	r0, 8013712 <__swbuf_r+0x8e>
 80136c6:	68a3      	ldr	r3, [r4, #8]
 80136c8:	3001      	adds	r0, #1
 80136ca:	3b01      	subs	r3, #1
 80136cc:	60a3      	str	r3, [r4, #8]
 80136ce:	6823      	ldr	r3, [r4, #0]
 80136d0:	1c5a      	adds	r2, r3, #1
 80136d2:	6022      	str	r2, [r4, #0]
 80136d4:	701e      	strb	r6, [r3, #0]
 80136d6:	6963      	ldr	r3, [r4, #20]
 80136d8:	4283      	cmp	r3, r0
 80136da:	d004      	beq.n	80136e6 <__swbuf_r+0x62>
 80136dc:	89a3      	ldrh	r3, [r4, #12]
 80136de:	07db      	lsls	r3, r3, #31
 80136e0:	d519      	bpl.n	8013716 <__swbuf_r+0x92>
 80136e2:	2e0a      	cmp	r6, #10
 80136e4:	d117      	bne.n	8013716 <__swbuf_r+0x92>
 80136e6:	4621      	mov	r1, r4
 80136e8:	4628      	mov	r0, r5
 80136ea:	f000 f911 	bl	8013910 <_fflush_r>
 80136ee:	b190      	cbz	r0, 8013716 <__swbuf_r+0x92>
 80136f0:	e00f      	b.n	8013712 <__swbuf_r+0x8e>
 80136f2:	4b0b      	ldr	r3, [pc, #44]	; (8013720 <__swbuf_r+0x9c>)
 80136f4:	429c      	cmp	r4, r3
 80136f6:	d101      	bne.n	80136fc <__swbuf_r+0x78>
 80136f8:	68ac      	ldr	r4, [r5, #8]
 80136fa:	e7d0      	b.n	801369e <__swbuf_r+0x1a>
 80136fc:	4b09      	ldr	r3, [pc, #36]	; (8013724 <__swbuf_r+0xa0>)
 80136fe:	429c      	cmp	r4, r3
 8013700:	bf08      	it	eq
 8013702:	68ec      	ldreq	r4, [r5, #12]
 8013704:	e7cb      	b.n	801369e <__swbuf_r+0x1a>
 8013706:	4621      	mov	r1, r4
 8013708:	4628      	mov	r0, r5
 801370a:	f000 f80d 	bl	8013728 <__swsetup_r>
 801370e:	2800      	cmp	r0, #0
 8013710:	d0cc      	beq.n	80136ac <__swbuf_r+0x28>
 8013712:	f04f 37ff 	mov.w	r7, #4294967295
 8013716:	4638      	mov	r0, r7
 8013718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801371a:	bf00      	nop
 801371c:	080243b8 	.word	0x080243b8
 8013720:	080243d8 	.word	0x080243d8
 8013724:	08024398 	.word	0x08024398

08013728 <__swsetup_r>:
 8013728:	4b32      	ldr	r3, [pc, #200]	; (80137f4 <__swsetup_r+0xcc>)
 801372a:	b570      	push	{r4, r5, r6, lr}
 801372c:	681d      	ldr	r5, [r3, #0]
 801372e:	4606      	mov	r6, r0
 8013730:	460c      	mov	r4, r1
 8013732:	b125      	cbz	r5, 801373e <__swsetup_r+0x16>
 8013734:	69ab      	ldr	r3, [r5, #24]
 8013736:	b913      	cbnz	r3, 801373e <__swsetup_r+0x16>
 8013738:	4628      	mov	r0, r5
 801373a:	f000 f953 	bl	80139e4 <__sinit>
 801373e:	4b2e      	ldr	r3, [pc, #184]	; (80137f8 <__swsetup_r+0xd0>)
 8013740:	429c      	cmp	r4, r3
 8013742:	d10f      	bne.n	8013764 <__swsetup_r+0x3c>
 8013744:	686c      	ldr	r4, [r5, #4]
 8013746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801374a:	b29a      	uxth	r2, r3
 801374c:	0715      	lsls	r5, r2, #28
 801374e:	d42c      	bmi.n	80137aa <__swsetup_r+0x82>
 8013750:	06d0      	lsls	r0, r2, #27
 8013752:	d411      	bmi.n	8013778 <__swsetup_r+0x50>
 8013754:	2209      	movs	r2, #9
 8013756:	6032      	str	r2, [r6, #0]
 8013758:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801375c:	81a3      	strh	r3, [r4, #12]
 801375e:	f04f 30ff 	mov.w	r0, #4294967295
 8013762:	e03e      	b.n	80137e2 <__swsetup_r+0xba>
 8013764:	4b25      	ldr	r3, [pc, #148]	; (80137fc <__swsetup_r+0xd4>)
 8013766:	429c      	cmp	r4, r3
 8013768:	d101      	bne.n	801376e <__swsetup_r+0x46>
 801376a:	68ac      	ldr	r4, [r5, #8]
 801376c:	e7eb      	b.n	8013746 <__swsetup_r+0x1e>
 801376e:	4b24      	ldr	r3, [pc, #144]	; (8013800 <__swsetup_r+0xd8>)
 8013770:	429c      	cmp	r4, r3
 8013772:	bf08      	it	eq
 8013774:	68ec      	ldreq	r4, [r5, #12]
 8013776:	e7e6      	b.n	8013746 <__swsetup_r+0x1e>
 8013778:	0751      	lsls	r1, r2, #29
 801377a:	d512      	bpl.n	80137a2 <__swsetup_r+0x7a>
 801377c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801377e:	b141      	cbz	r1, 8013792 <__swsetup_r+0x6a>
 8013780:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013784:	4299      	cmp	r1, r3
 8013786:	d002      	beq.n	801378e <__swsetup_r+0x66>
 8013788:	4630      	mov	r0, r6
 801378a:	f000 fa19 	bl	8013bc0 <_free_r>
 801378e:	2300      	movs	r3, #0
 8013790:	6363      	str	r3, [r4, #52]	; 0x34
 8013792:	89a3      	ldrh	r3, [r4, #12]
 8013794:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013798:	81a3      	strh	r3, [r4, #12]
 801379a:	2300      	movs	r3, #0
 801379c:	6063      	str	r3, [r4, #4]
 801379e:	6923      	ldr	r3, [r4, #16]
 80137a0:	6023      	str	r3, [r4, #0]
 80137a2:	89a3      	ldrh	r3, [r4, #12]
 80137a4:	f043 0308 	orr.w	r3, r3, #8
 80137a8:	81a3      	strh	r3, [r4, #12]
 80137aa:	6923      	ldr	r3, [r4, #16]
 80137ac:	b94b      	cbnz	r3, 80137c2 <__swsetup_r+0x9a>
 80137ae:	89a3      	ldrh	r3, [r4, #12]
 80137b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80137b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80137b8:	d003      	beq.n	80137c2 <__swsetup_r+0x9a>
 80137ba:	4621      	mov	r1, r4
 80137bc:	4630      	mov	r0, r6
 80137be:	f000 f9bf 	bl	8013b40 <__smakebuf_r>
 80137c2:	89a2      	ldrh	r2, [r4, #12]
 80137c4:	f012 0301 	ands.w	r3, r2, #1
 80137c8:	d00c      	beq.n	80137e4 <__swsetup_r+0xbc>
 80137ca:	2300      	movs	r3, #0
 80137cc:	60a3      	str	r3, [r4, #8]
 80137ce:	6963      	ldr	r3, [r4, #20]
 80137d0:	425b      	negs	r3, r3
 80137d2:	61a3      	str	r3, [r4, #24]
 80137d4:	6923      	ldr	r3, [r4, #16]
 80137d6:	b953      	cbnz	r3, 80137ee <__swsetup_r+0xc6>
 80137d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80137dc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80137e0:	d1ba      	bne.n	8013758 <__swsetup_r+0x30>
 80137e2:	bd70      	pop	{r4, r5, r6, pc}
 80137e4:	0792      	lsls	r2, r2, #30
 80137e6:	bf58      	it	pl
 80137e8:	6963      	ldrpl	r3, [r4, #20]
 80137ea:	60a3      	str	r3, [r4, #8]
 80137ec:	e7f2      	b.n	80137d4 <__swsetup_r+0xac>
 80137ee:	2000      	movs	r0, #0
 80137f0:	e7f7      	b.n	80137e2 <__swsetup_r+0xba>
 80137f2:	bf00      	nop
 80137f4:	20000258 	.word	0x20000258
 80137f8:	080243b8 	.word	0x080243b8
 80137fc:	080243d8 	.word	0x080243d8
 8013800:	08024398 	.word	0x08024398

08013804 <__sflush_r>:
 8013804:	898a      	ldrh	r2, [r1, #12]
 8013806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801380a:	4605      	mov	r5, r0
 801380c:	0710      	lsls	r0, r2, #28
 801380e:	460c      	mov	r4, r1
 8013810:	d458      	bmi.n	80138c4 <__sflush_r+0xc0>
 8013812:	684b      	ldr	r3, [r1, #4]
 8013814:	2b00      	cmp	r3, #0
 8013816:	dc05      	bgt.n	8013824 <__sflush_r+0x20>
 8013818:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801381a:	2b00      	cmp	r3, #0
 801381c:	dc02      	bgt.n	8013824 <__sflush_r+0x20>
 801381e:	2000      	movs	r0, #0
 8013820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013824:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013826:	2e00      	cmp	r6, #0
 8013828:	d0f9      	beq.n	801381e <__sflush_r+0x1a>
 801382a:	2300      	movs	r3, #0
 801382c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013830:	682f      	ldr	r7, [r5, #0]
 8013832:	6a21      	ldr	r1, [r4, #32]
 8013834:	602b      	str	r3, [r5, #0]
 8013836:	d032      	beq.n	801389e <__sflush_r+0x9a>
 8013838:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801383a:	89a3      	ldrh	r3, [r4, #12]
 801383c:	075a      	lsls	r2, r3, #29
 801383e:	d505      	bpl.n	801384c <__sflush_r+0x48>
 8013840:	6863      	ldr	r3, [r4, #4]
 8013842:	1ac0      	subs	r0, r0, r3
 8013844:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013846:	b10b      	cbz	r3, 801384c <__sflush_r+0x48>
 8013848:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801384a:	1ac0      	subs	r0, r0, r3
 801384c:	2300      	movs	r3, #0
 801384e:	4602      	mov	r2, r0
 8013850:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013852:	6a21      	ldr	r1, [r4, #32]
 8013854:	4628      	mov	r0, r5
 8013856:	47b0      	blx	r6
 8013858:	1c43      	adds	r3, r0, #1
 801385a:	89a3      	ldrh	r3, [r4, #12]
 801385c:	d106      	bne.n	801386c <__sflush_r+0x68>
 801385e:	6829      	ldr	r1, [r5, #0]
 8013860:	291d      	cmp	r1, #29
 8013862:	d848      	bhi.n	80138f6 <__sflush_r+0xf2>
 8013864:	4a29      	ldr	r2, [pc, #164]	; (801390c <__sflush_r+0x108>)
 8013866:	40ca      	lsrs	r2, r1
 8013868:	07d6      	lsls	r6, r2, #31
 801386a:	d544      	bpl.n	80138f6 <__sflush_r+0xf2>
 801386c:	2200      	movs	r2, #0
 801386e:	6062      	str	r2, [r4, #4]
 8013870:	6922      	ldr	r2, [r4, #16]
 8013872:	04d9      	lsls	r1, r3, #19
 8013874:	6022      	str	r2, [r4, #0]
 8013876:	d504      	bpl.n	8013882 <__sflush_r+0x7e>
 8013878:	1c42      	adds	r2, r0, #1
 801387a:	d101      	bne.n	8013880 <__sflush_r+0x7c>
 801387c:	682b      	ldr	r3, [r5, #0]
 801387e:	b903      	cbnz	r3, 8013882 <__sflush_r+0x7e>
 8013880:	6560      	str	r0, [r4, #84]	; 0x54
 8013882:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013884:	602f      	str	r7, [r5, #0]
 8013886:	2900      	cmp	r1, #0
 8013888:	d0c9      	beq.n	801381e <__sflush_r+0x1a>
 801388a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801388e:	4299      	cmp	r1, r3
 8013890:	d002      	beq.n	8013898 <__sflush_r+0x94>
 8013892:	4628      	mov	r0, r5
 8013894:	f000 f994 	bl	8013bc0 <_free_r>
 8013898:	2000      	movs	r0, #0
 801389a:	6360      	str	r0, [r4, #52]	; 0x34
 801389c:	e7c0      	b.n	8013820 <__sflush_r+0x1c>
 801389e:	2301      	movs	r3, #1
 80138a0:	4628      	mov	r0, r5
 80138a2:	47b0      	blx	r6
 80138a4:	1c41      	adds	r1, r0, #1
 80138a6:	d1c8      	bne.n	801383a <__sflush_r+0x36>
 80138a8:	682b      	ldr	r3, [r5, #0]
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d0c5      	beq.n	801383a <__sflush_r+0x36>
 80138ae:	2b1d      	cmp	r3, #29
 80138b0:	d001      	beq.n	80138b6 <__sflush_r+0xb2>
 80138b2:	2b16      	cmp	r3, #22
 80138b4:	d101      	bne.n	80138ba <__sflush_r+0xb6>
 80138b6:	602f      	str	r7, [r5, #0]
 80138b8:	e7b1      	b.n	801381e <__sflush_r+0x1a>
 80138ba:	89a3      	ldrh	r3, [r4, #12]
 80138bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80138c0:	81a3      	strh	r3, [r4, #12]
 80138c2:	e7ad      	b.n	8013820 <__sflush_r+0x1c>
 80138c4:	690f      	ldr	r7, [r1, #16]
 80138c6:	2f00      	cmp	r7, #0
 80138c8:	d0a9      	beq.n	801381e <__sflush_r+0x1a>
 80138ca:	0793      	lsls	r3, r2, #30
 80138cc:	bf18      	it	ne
 80138ce:	2300      	movne	r3, #0
 80138d0:	680e      	ldr	r6, [r1, #0]
 80138d2:	bf08      	it	eq
 80138d4:	694b      	ldreq	r3, [r1, #20]
 80138d6:	eba6 0807 	sub.w	r8, r6, r7
 80138da:	600f      	str	r7, [r1, #0]
 80138dc:	608b      	str	r3, [r1, #8]
 80138de:	f1b8 0f00 	cmp.w	r8, #0
 80138e2:	dd9c      	ble.n	801381e <__sflush_r+0x1a>
 80138e4:	4643      	mov	r3, r8
 80138e6:	463a      	mov	r2, r7
 80138e8:	6a21      	ldr	r1, [r4, #32]
 80138ea:	4628      	mov	r0, r5
 80138ec:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80138ee:	47b0      	blx	r6
 80138f0:	2800      	cmp	r0, #0
 80138f2:	dc06      	bgt.n	8013902 <__sflush_r+0xfe>
 80138f4:	89a3      	ldrh	r3, [r4, #12]
 80138f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80138fa:	81a3      	strh	r3, [r4, #12]
 80138fc:	f04f 30ff 	mov.w	r0, #4294967295
 8013900:	e78e      	b.n	8013820 <__sflush_r+0x1c>
 8013902:	4407      	add	r7, r0
 8013904:	eba8 0800 	sub.w	r8, r8, r0
 8013908:	e7e9      	b.n	80138de <__sflush_r+0xda>
 801390a:	bf00      	nop
 801390c:	20400001 	.word	0x20400001

08013910 <_fflush_r>:
 8013910:	b538      	push	{r3, r4, r5, lr}
 8013912:	690b      	ldr	r3, [r1, #16]
 8013914:	4605      	mov	r5, r0
 8013916:	460c      	mov	r4, r1
 8013918:	b1db      	cbz	r3, 8013952 <_fflush_r+0x42>
 801391a:	b118      	cbz	r0, 8013924 <_fflush_r+0x14>
 801391c:	6983      	ldr	r3, [r0, #24]
 801391e:	b90b      	cbnz	r3, 8013924 <_fflush_r+0x14>
 8013920:	f000 f860 	bl	80139e4 <__sinit>
 8013924:	4b0c      	ldr	r3, [pc, #48]	; (8013958 <_fflush_r+0x48>)
 8013926:	429c      	cmp	r4, r3
 8013928:	d109      	bne.n	801393e <_fflush_r+0x2e>
 801392a:	686c      	ldr	r4, [r5, #4]
 801392c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013930:	b17b      	cbz	r3, 8013952 <_fflush_r+0x42>
 8013932:	4621      	mov	r1, r4
 8013934:	4628      	mov	r0, r5
 8013936:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801393a:	f7ff bf63 	b.w	8013804 <__sflush_r>
 801393e:	4b07      	ldr	r3, [pc, #28]	; (801395c <_fflush_r+0x4c>)
 8013940:	429c      	cmp	r4, r3
 8013942:	d101      	bne.n	8013948 <_fflush_r+0x38>
 8013944:	68ac      	ldr	r4, [r5, #8]
 8013946:	e7f1      	b.n	801392c <_fflush_r+0x1c>
 8013948:	4b05      	ldr	r3, [pc, #20]	; (8013960 <_fflush_r+0x50>)
 801394a:	429c      	cmp	r4, r3
 801394c:	bf08      	it	eq
 801394e:	68ec      	ldreq	r4, [r5, #12]
 8013950:	e7ec      	b.n	801392c <_fflush_r+0x1c>
 8013952:	2000      	movs	r0, #0
 8013954:	bd38      	pop	{r3, r4, r5, pc}
 8013956:	bf00      	nop
 8013958:	080243b8 	.word	0x080243b8
 801395c:	080243d8 	.word	0x080243d8
 8013960:	08024398 	.word	0x08024398

08013964 <std>:
 8013964:	2300      	movs	r3, #0
 8013966:	b510      	push	{r4, lr}
 8013968:	4604      	mov	r4, r0
 801396a:	e9c0 3300 	strd	r3, r3, [r0]
 801396e:	6083      	str	r3, [r0, #8]
 8013970:	8181      	strh	r1, [r0, #12]
 8013972:	6643      	str	r3, [r0, #100]	; 0x64
 8013974:	81c2      	strh	r2, [r0, #14]
 8013976:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801397a:	6183      	str	r3, [r0, #24]
 801397c:	4619      	mov	r1, r3
 801397e:	2208      	movs	r2, #8
 8013980:	305c      	adds	r0, #92	; 0x5c
 8013982:	f7ff fdd2 	bl	801352a <memset>
 8013986:	4b05      	ldr	r3, [pc, #20]	; (801399c <std+0x38>)
 8013988:	6224      	str	r4, [r4, #32]
 801398a:	6263      	str	r3, [r4, #36]	; 0x24
 801398c:	4b04      	ldr	r3, [pc, #16]	; (80139a0 <std+0x3c>)
 801398e:	62a3      	str	r3, [r4, #40]	; 0x28
 8013990:	4b04      	ldr	r3, [pc, #16]	; (80139a4 <std+0x40>)
 8013992:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013994:	4b04      	ldr	r3, [pc, #16]	; (80139a8 <std+0x44>)
 8013996:	6323      	str	r3, [r4, #48]	; 0x30
 8013998:	bd10      	pop	{r4, pc}
 801399a:	bf00      	nop
 801399c:	0801455d 	.word	0x0801455d
 80139a0:	0801457f 	.word	0x0801457f
 80139a4:	080145b7 	.word	0x080145b7
 80139a8:	080145db 	.word	0x080145db

080139ac <_cleanup_r>:
 80139ac:	4901      	ldr	r1, [pc, #4]	; (80139b4 <_cleanup_r+0x8>)
 80139ae:	f000 b885 	b.w	8013abc <_fwalk_reent>
 80139b2:	bf00      	nop
 80139b4:	08013911 	.word	0x08013911

080139b8 <__sfmoreglue>:
 80139b8:	b570      	push	{r4, r5, r6, lr}
 80139ba:	2568      	movs	r5, #104	; 0x68
 80139bc:	1e4a      	subs	r2, r1, #1
 80139be:	4355      	muls	r5, r2
 80139c0:	460e      	mov	r6, r1
 80139c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80139c6:	f000 f947 	bl	8013c58 <_malloc_r>
 80139ca:	4604      	mov	r4, r0
 80139cc:	b140      	cbz	r0, 80139e0 <__sfmoreglue+0x28>
 80139ce:	2100      	movs	r1, #0
 80139d0:	e9c0 1600 	strd	r1, r6, [r0]
 80139d4:	300c      	adds	r0, #12
 80139d6:	60a0      	str	r0, [r4, #8]
 80139d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80139dc:	f7ff fda5 	bl	801352a <memset>
 80139e0:	4620      	mov	r0, r4
 80139e2:	bd70      	pop	{r4, r5, r6, pc}

080139e4 <__sinit>:
 80139e4:	6983      	ldr	r3, [r0, #24]
 80139e6:	b510      	push	{r4, lr}
 80139e8:	4604      	mov	r4, r0
 80139ea:	bb33      	cbnz	r3, 8013a3a <__sinit+0x56>
 80139ec:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80139f0:	6503      	str	r3, [r0, #80]	; 0x50
 80139f2:	4b12      	ldr	r3, [pc, #72]	; (8013a3c <__sinit+0x58>)
 80139f4:	4a12      	ldr	r2, [pc, #72]	; (8013a40 <__sinit+0x5c>)
 80139f6:	681b      	ldr	r3, [r3, #0]
 80139f8:	6282      	str	r2, [r0, #40]	; 0x28
 80139fa:	4298      	cmp	r0, r3
 80139fc:	bf04      	itt	eq
 80139fe:	2301      	moveq	r3, #1
 8013a00:	6183      	streq	r3, [r0, #24]
 8013a02:	f000 f81f 	bl	8013a44 <__sfp>
 8013a06:	6060      	str	r0, [r4, #4]
 8013a08:	4620      	mov	r0, r4
 8013a0a:	f000 f81b 	bl	8013a44 <__sfp>
 8013a0e:	60a0      	str	r0, [r4, #8]
 8013a10:	4620      	mov	r0, r4
 8013a12:	f000 f817 	bl	8013a44 <__sfp>
 8013a16:	2200      	movs	r2, #0
 8013a18:	60e0      	str	r0, [r4, #12]
 8013a1a:	2104      	movs	r1, #4
 8013a1c:	6860      	ldr	r0, [r4, #4]
 8013a1e:	f7ff ffa1 	bl	8013964 <std>
 8013a22:	2201      	movs	r2, #1
 8013a24:	2109      	movs	r1, #9
 8013a26:	68a0      	ldr	r0, [r4, #8]
 8013a28:	f7ff ff9c 	bl	8013964 <std>
 8013a2c:	2202      	movs	r2, #2
 8013a2e:	2112      	movs	r1, #18
 8013a30:	68e0      	ldr	r0, [r4, #12]
 8013a32:	f7ff ff97 	bl	8013964 <std>
 8013a36:	2301      	movs	r3, #1
 8013a38:	61a3      	str	r3, [r4, #24]
 8013a3a:	bd10      	pop	{r4, pc}
 8013a3c:	08024394 	.word	0x08024394
 8013a40:	080139ad 	.word	0x080139ad

08013a44 <__sfp>:
 8013a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a46:	4b1b      	ldr	r3, [pc, #108]	; (8013ab4 <__sfp+0x70>)
 8013a48:	4607      	mov	r7, r0
 8013a4a:	681e      	ldr	r6, [r3, #0]
 8013a4c:	69b3      	ldr	r3, [r6, #24]
 8013a4e:	b913      	cbnz	r3, 8013a56 <__sfp+0x12>
 8013a50:	4630      	mov	r0, r6
 8013a52:	f7ff ffc7 	bl	80139e4 <__sinit>
 8013a56:	3648      	adds	r6, #72	; 0x48
 8013a58:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013a5c:	3b01      	subs	r3, #1
 8013a5e:	d503      	bpl.n	8013a68 <__sfp+0x24>
 8013a60:	6833      	ldr	r3, [r6, #0]
 8013a62:	b133      	cbz	r3, 8013a72 <__sfp+0x2e>
 8013a64:	6836      	ldr	r6, [r6, #0]
 8013a66:	e7f7      	b.n	8013a58 <__sfp+0x14>
 8013a68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013a6c:	b16d      	cbz	r5, 8013a8a <__sfp+0x46>
 8013a6e:	3468      	adds	r4, #104	; 0x68
 8013a70:	e7f4      	b.n	8013a5c <__sfp+0x18>
 8013a72:	2104      	movs	r1, #4
 8013a74:	4638      	mov	r0, r7
 8013a76:	f7ff ff9f 	bl	80139b8 <__sfmoreglue>
 8013a7a:	6030      	str	r0, [r6, #0]
 8013a7c:	2800      	cmp	r0, #0
 8013a7e:	d1f1      	bne.n	8013a64 <__sfp+0x20>
 8013a80:	230c      	movs	r3, #12
 8013a82:	4604      	mov	r4, r0
 8013a84:	603b      	str	r3, [r7, #0]
 8013a86:	4620      	mov	r0, r4
 8013a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013a8a:	4b0b      	ldr	r3, [pc, #44]	; (8013ab8 <__sfp+0x74>)
 8013a8c:	6665      	str	r5, [r4, #100]	; 0x64
 8013a8e:	e9c4 5500 	strd	r5, r5, [r4]
 8013a92:	60a5      	str	r5, [r4, #8]
 8013a94:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8013a98:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8013a9c:	2208      	movs	r2, #8
 8013a9e:	4629      	mov	r1, r5
 8013aa0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013aa4:	f7ff fd41 	bl	801352a <memset>
 8013aa8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013aac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013ab0:	e7e9      	b.n	8013a86 <__sfp+0x42>
 8013ab2:	bf00      	nop
 8013ab4:	08024394 	.word	0x08024394
 8013ab8:	ffff0001 	.word	0xffff0001

08013abc <_fwalk_reent>:
 8013abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ac0:	4680      	mov	r8, r0
 8013ac2:	4689      	mov	r9, r1
 8013ac4:	2600      	movs	r6, #0
 8013ac6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013aca:	b914      	cbnz	r4, 8013ad2 <_fwalk_reent+0x16>
 8013acc:	4630      	mov	r0, r6
 8013ace:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013ad2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8013ad6:	3f01      	subs	r7, #1
 8013ad8:	d501      	bpl.n	8013ade <_fwalk_reent+0x22>
 8013ada:	6824      	ldr	r4, [r4, #0]
 8013adc:	e7f5      	b.n	8013aca <_fwalk_reent+0xe>
 8013ade:	89ab      	ldrh	r3, [r5, #12]
 8013ae0:	2b01      	cmp	r3, #1
 8013ae2:	d907      	bls.n	8013af4 <_fwalk_reent+0x38>
 8013ae4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013ae8:	3301      	adds	r3, #1
 8013aea:	d003      	beq.n	8013af4 <_fwalk_reent+0x38>
 8013aec:	4629      	mov	r1, r5
 8013aee:	4640      	mov	r0, r8
 8013af0:	47c8      	blx	r9
 8013af2:	4306      	orrs	r6, r0
 8013af4:	3568      	adds	r5, #104	; 0x68
 8013af6:	e7ee      	b.n	8013ad6 <_fwalk_reent+0x1a>

08013af8 <__swhatbuf_r>:
 8013af8:	b570      	push	{r4, r5, r6, lr}
 8013afa:	460e      	mov	r6, r1
 8013afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b00:	b096      	sub	sp, #88	; 0x58
 8013b02:	2900      	cmp	r1, #0
 8013b04:	4614      	mov	r4, r2
 8013b06:	461d      	mov	r5, r3
 8013b08:	da07      	bge.n	8013b1a <__swhatbuf_r+0x22>
 8013b0a:	2300      	movs	r3, #0
 8013b0c:	602b      	str	r3, [r5, #0]
 8013b0e:	89b3      	ldrh	r3, [r6, #12]
 8013b10:	061a      	lsls	r2, r3, #24
 8013b12:	d410      	bmi.n	8013b36 <__swhatbuf_r+0x3e>
 8013b14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013b18:	e00e      	b.n	8013b38 <__swhatbuf_r+0x40>
 8013b1a:	466a      	mov	r2, sp
 8013b1c:	f000 fd84 	bl	8014628 <_fstat_r>
 8013b20:	2800      	cmp	r0, #0
 8013b22:	dbf2      	blt.n	8013b0a <__swhatbuf_r+0x12>
 8013b24:	9a01      	ldr	r2, [sp, #4]
 8013b26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013b2a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013b2e:	425a      	negs	r2, r3
 8013b30:	415a      	adcs	r2, r3
 8013b32:	602a      	str	r2, [r5, #0]
 8013b34:	e7ee      	b.n	8013b14 <__swhatbuf_r+0x1c>
 8013b36:	2340      	movs	r3, #64	; 0x40
 8013b38:	2000      	movs	r0, #0
 8013b3a:	6023      	str	r3, [r4, #0]
 8013b3c:	b016      	add	sp, #88	; 0x58
 8013b3e:	bd70      	pop	{r4, r5, r6, pc}

08013b40 <__smakebuf_r>:
 8013b40:	898b      	ldrh	r3, [r1, #12]
 8013b42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013b44:	079d      	lsls	r5, r3, #30
 8013b46:	4606      	mov	r6, r0
 8013b48:	460c      	mov	r4, r1
 8013b4a:	d507      	bpl.n	8013b5c <__smakebuf_r+0x1c>
 8013b4c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013b50:	6023      	str	r3, [r4, #0]
 8013b52:	6123      	str	r3, [r4, #16]
 8013b54:	2301      	movs	r3, #1
 8013b56:	6163      	str	r3, [r4, #20]
 8013b58:	b002      	add	sp, #8
 8013b5a:	bd70      	pop	{r4, r5, r6, pc}
 8013b5c:	ab01      	add	r3, sp, #4
 8013b5e:	466a      	mov	r2, sp
 8013b60:	f7ff ffca 	bl	8013af8 <__swhatbuf_r>
 8013b64:	9900      	ldr	r1, [sp, #0]
 8013b66:	4605      	mov	r5, r0
 8013b68:	4630      	mov	r0, r6
 8013b6a:	f000 f875 	bl	8013c58 <_malloc_r>
 8013b6e:	b948      	cbnz	r0, 8013b84 <__smakebuf_r+0x44>
 8013b70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013b74:	059a      	lsls	r2, r3, #22
 8013b76:	d4ef      	bmi.n	8013b58 <__smakebuf_r+0x18>
 8013b78:	f023 0303 	bic.w	r3, r3, #3
 8013b7c:	f043 0302 	orr.w	r3, r3, #2
 8013b80:	81a3      	strh	r3, [r4, #12]
 8013b82:	e7e3      	b.n	8013b4c <__smakebuf_r+0xc>
 8013b84:	4b0d      	ldr	r3, [pc, #52]	; (8013bbc <__smakebuf_r+0x7c>)
 8013b86:	62b3      	str	r3, [r6, #40]	; 0x28
 8013b88:	89a3      	ldrh	r3, [r4, #12]
 8013b8a:	6020      	str	r0, [r4, #0]
 8013b8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013b90:	81a3      	strh	r3, [r4, #12]
 8013b92:	9b00      	ldr	r3, [sp, #0]
 8013b94:	6120      	str	r0, [r4, #16]
 8013b96:	6163      	str	r3, [r4, #20]
 8013b98:	9b01      	ldr	r3, [sp, #4]
 8013b9a:	b15b      	cbz	r3, 8013bb4 <__smakebuf_r+0x74>
 8013b9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013ba0:	4630      	mov	r0, r6
 8013ba2:	f000 fd53 	bl	801464c <_isatty_r>
 8013ba6:	b128      	cbz	r0, 8013bb4 <__smakebuf_r+0x74>
 8013ba8:	89a3      	ldrh	r3, [r4, #12]
 8013baa:	f023 0303 	bic.w	r3, r3, #3
 8013bae:	f043 0301 	orr.w	r3, r3, #1
 8013bb2:	81a3      	strh	r3, [r4, #12]
 8013bb4:	89a3      	ldrh	r3, [r4, #12]
 8013bb6:	431d      	orrs	r5, r3
 8013bb8:	81a5      	strh	r5, [r4, #12]
 8013bba:	e7cd      	b.n	8013b58 <__smakebuf_r+0x18>
 8013bbc:	080139ad 	.word	0x080139ad

08013bc0 <_free_r>:
 8013bc0:	b538      	push	{r3, r4, r5, lr}
 8013bc2:	4605      	mov	r5, r0
 8013bc4:	2900      	cmp	r1, #0
 8013bc6:	d043      	beq.n	8013c50 <_free_r+0x90>
 8013bc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013bcc:	1f0c      	subs	r4, r1, #4
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	bfb8      	it	lt
 8013bd2:	18e4      	addlt	r4, r4, r3
 8013bd4:	f000 fd83 	bl	80146de <__malloc_lock>
 8013bd8:	4a1e      	ldr	r2, [pc, #120]	; (8013c54 <_free_r+0x94>)
 8013bda:	6813      	ldr	r3, [r2, #0]
 8013bdc:	4610      	mov	r0, r2
 8013bde:	b933      	cbnz	r3, 8013bee <_free_r+0x2e>
 8013be0:	6063      	str	r3, [r4, #4]
 8013be2:	6014      	str	r4, [r2, #0]
 8013be4:	4628      	mov	r0, r5
 8013be6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013bea:	f000 bd79 	b.w	80146e0 <__malloc_unlock>
 8013bee:	42a3      	cmp	r3, r4
 8013bf0:	d90b      	bls.n	8013c0a <_free_r+0x4a>
 8013bf2:	6821      	ldr	r1, [r4, #0]
 8013bf4:	1862      	adds	r2, r4, r1
 8013bf6:	4293      	cmp	r3, r2
 8013bf8:	bf01      	itttt	eq
 8013bfa:	681a      	ldreq	r2, [r3, #0]
 8013bfc:	685b      	ldreq	r3, [r3, #4]
 8013bfe:	1852      	addeq	r2, r2, r1
 8013c00:	6022      	streq	r2, [r4, #0]
 8013c02:	6063      	str	r3, [r4, #4]
 8013c04:	6004      	str	r4, [r0, #0]
 8013c06:	e7ed      	b.n	8013be4 <_free_r+0x24>
 8013c08:	4613      	mov	r3, r2
 8013c0a:	685a      	ldr	r2, [r3, #4]
 8013c0c:	b10a      	cbz	r2, 8013c12 <_free_r+0x52>
 8013c0e:	42a2      	cmp	r2, r4
 8013c10:	d9fa      	bls.n	8013c08 <_free_r+0x48>
 8013c12:	6819      	ldr	r1, [r3, #0]
 8013c14:	1858      	adds	r0, r3, r1
 8013c16:	42a0      	cmp	r0, r4
 8013c18:	d10b      	bne.n	8013c32 <_free_r+0x72>
 8013c1a:	6820      	ldr	r0, [r4, #0]
 8013c1c:	4401      	add	r1, r0
 8013c1e:	1858      	adds	r0, r3, r1
 8013c20:	4282      	cmp	r2, r0
 8013c22:	6019      	str	r1, [r3, #0]
 8013c24:	d1de      	bne.n	8013be4 <_free_r+0x24>
 8013c26:	6810      	ldr	r0, [r2, #0]
 8013c28:	6852      	ldr	r2, [r2, #4]
 8013c2a:	4401      	add	r1, r0
 8013c2c:	6019      	str	r1, [r3, #0]
 8013c2e:	605a      	str	r2, [r3, #4]
 8013c30:	e7d8      	b.n	8013be4 <_free_r+0x24>
 8013c32:	d902      	bls.n	8013c3a <_free_r+0x7a>
 8013c34:	230c      	movs	r3, #12
 8013c36:	602b      	str	r3, [r5, #0]
 8013c38:	e7d4      	b.n	8013be4 <_free_r+0x24>
 8013c3a:	6820      	ldr	r0, [r4, #0]
 8013c3c:	1821      	adds	r1, r4, r0
 8013c3e:	428a      	cmp	r2, r1
 8013c40:	bf01      	itttt	eq
 8013c42:	6811      	ldreq	r1, [r2, #0]
 8013c44:	6852      	ldreq	r2, [r2, #4]
 8013c46:	1809      	addeq	r1, r1, r0
 8013c48:	6021      	streq	r1, [r4, #0]
 8013c4a:	6062      	str	r2, [r4, #4]
 8013c4c:	605c      	str	r4, [r3, #4]
 8013c4e:	e7c9      	b.n	8013be4 <_free_r+0x24>
 8013c50:	bd38      	pop	{r3, r4, r5, pc}
 8013c52:	bf00      	nop
 8013c54:	20004ad0 	.word	0x20004ad0

08013c58 <_malloc_r>:
 8013c58:	b570      	push	{r4, r5, r6, lr}
 8013c5a:	1ccd      	adds	r5, r1, #3
 8013c5c:	f025 0503 	bic.w	r5, r5, #3
 8013c60:	3508      	adds	r5, #8
 8013c62:	2d0c      	cmp	r5, #12
 8013c64:	bf38      	it	cc
 8013c66:	250c      	movcc	r5, #12
 8013c68:	2d00      	cmp	r5, #0
 8013c6a:	4606      	mov	r6, r0
 8013c6c:	db01      	blt.n	8013c72 <_malloc_r+0x1a>
 8013c6e:	42a9      	cmp	r1, r5
 8013c70:	d903      	bls.n	8013c7a <_malloc_r+0x22>
 8013c72:	230c      	movs	r3, #12
 8013c74:	6033      	str	r3, [r6, #0]
 8013c76:	2000      	movs	r0, #0
 8013c78:	bd70      	pop	{r4, r5, r6, pc}
 8013c7a:	f000 fd30 	bl	80146de <__malloc_lock>
 8013c7e:	4a21      	ldr	r2, [pc, #132]	; (8013d04 <_malloc_r+0xac>)
 8013c80:	6814      	ldr	r4, [r2, #0]
 8013c82:	4621      	mov	r1, r4
 8013c84:	b991      	cbnz	r1, 8013cac <_malloc_r+0x54>
 8013c86:	4c20      	ldr	r4, [pc, #128]	; (8013d08 <_malloc_r+0xb0>)
 8013c88:	6823      	ldr	r3, [r4, #0]
 8013c8a:	b91b      	cbnz	r3, 8013c94 <_malloc_r+0x3c>
 8013c8c:	4630      	mov	r0, r6
 8013c8e:	f000 fc55 	bl	801453c <_sbrk_r>
 8013c92:	6020      	str	r0, [r4, #0]
 8013c94:	4629      	mov	r1, r5
 8013c96:	4630      	mov	r0, r6
 8013c98:	f000 fc50 	bl	801453c <_sbrk_r>
 8013c9c:	1c43      	adds	r3, r0, #1
 8013c9e:	d124      	bne.n	8013cea <_malloc_r+0x92>
 8013ca0:	230c      	movs	r3, #12
 8013ca2:	4630      	mov	r0, r6
 8013ca4:	6033      	str	r3, [r6, #0]
 8013ca6:	f000 fd1b 	bl	80146e0 <__malloc_unlock>
 8013caa:	e7e4      	b.n	8013c76 <_malloc_r+0x1e>
 8013cac:	680b      	ldr	r3, [r1, #0]
 8013cae:	1b5b      	subs	r3, r3, r5
 8013cb0:	d418      	bmi.n	8013ce4 <_malloc_r+0x8c>
 8013cb2:	2b0b      	cmp	r3, #11
 8013cb4:	d90f      	bls.n	8013cd6 <_malloc_r+0x7e>
 8013cb6:	600b      	str	r3, [r1, #0]
 8013cb8:	18cc      	adds	r4, r1, r3
 8013cba:	50cd      	str	r5, [r1, r3]
 8013cbc:	4630      	mov	r0, r6
 8013cbe:	f000 fd0f 	bl	80146e0 <__malloc_unlock>
 8013cc2:	f104 000b 	add.w	r0, r4, #11
 8013cc6:	1d23      	adds	r3, r4, #4
 8013cc8:	f020 0007 	bic.w	r0, r0, #7
 8013ccc:	1ac3      	subs	r3, r0, r3
 8013cce:	d0d3      	beq.n	8013c78 <_malloc_r+0x20>
 8013cd0:	425a      	negs	r2, r3
 8013cd2:	50e2      	str	r2, [r4, r3]
 8013cd4:	e7d0      	b.n	8013c78 <_malloc_r+0x20>
 8013cd6:	684b      	ldr	r3, [r1, #4]
 8013cd8:	428c      	cmp	r4, r1
 8013cda:	bf16      	itet	ne
 8013cdc:	6063      	strne	r3, [r4, #4]
 8013cde:	6013      	streq	r3, [r2, #0]
 8013ce0:	460c      	movne	r4, r1
 8013ce2:	e7eb      	b.n	8013cbc <_malloc_r+0x64>
 8013ce4:	460c      	mov	r4, r1
 8013ce6:	6849      	ldr	r1, [r1, #4]
 8013ce8:	e7cc      	b.n	8013c84 <_malloc_r+0x2c>
 8013cea:	1cc4      	adds	r4, r0, #3
 8013cec:	f024 0403 	bic.w	r4, r4, #3
 8013cf0:	42a0      	cmp	r0, r4
 8013cf2:	d005      	beq.n	8013d00 <_malloc_r+0xa8>
 8013cf4:	1a21      	subs	r1, r4, r0
 8013cf6:	4630      	mov	r0, r6
 8013cf8:	f000 fc20 	bl	801453c <_sbrk_r>
 8013cfc:	3001      	adds	r0, #1
 8013cfe:	d0cf      	beq.n	8013ca0 <_malloc_r+0x48>
 8013d00:	6025      	str	r5, [r4, #0]
 8013d02:	e7db      	b.n	8013cbc <_malloc_r+0x64>
 8013d04:	20004ad0 	.word	0x20004ad0
 8013d08:	20004ad4 	.word	0x20004ad4

08013d0c <__ssputs_r>:
 8013d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013d10:	688e      	ldr	r6, [r1, #8]
 8013d12:	4682      	mov	sl, r0
 8013d14:	429e      	cmp	r6, r3
 8013d16:	460c      	mov	r4, r1
 8013d18:	4690      	mov	r8, r2
 8013d1a:	4699      	mov	r9, r3
 8013d1c:	d837      	bhi.n	8013d8e <__ssputs_r+0x82>
 8013d1e:	898a      	ldrh	r2, [r1, #12]
 8013d20:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013d24:	d031      	beq.n	8013d8a <__ssputs_r+0x7e>
 8013d26:	2302      	movs	r3, #2
 8013d28:	6825      	ldr	r5, [r4, #0]
 8013d2a:	6909      	ldr	r1, [r1, #16]
 8013d2c:	1a6f      	subs	r7, r5, r1
 8013d2e:	6965      	ldr	r5, [r4, #20]
 8013d30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013d34:	fb95 f5f3 	sdiv	r5, r5, r3
 8013d38:	f109 0301 	add.w	r3, r9, #1
 8013d3c:	443b      	add	r3, r7
 8013d3e:	429d      	cmp	r5, r3
 8013d40:	bf38      	it	cc
 8013d42:	461d      	movcc	r5, r3
 8013d44:	0553      	lsls	r3, r2, #21
 8013d46:	d530      	bpl.n	8013daa <__ssputs_r+0x9e>
 8013d48:	4629      	mov	r1, r5
 8013d4a:	f7ff ff85 	bl	8013c58 <_malloc_r>
 8013d4e:	4606      	mov	r6, r0
 8013d50:	b950      	cbnz	r0, 8013d68 <__ssputs_r+0x5c>
 8013d52:	230c      	movs	r3, #12
 8013d54:	f04f 30ff 	mov.w	r0, #4294967295
 8013d58:	f8ca 3000 	str.w	r3, [sl]
 8013d5c:	89a3      	ldrh	r3, [r4, #12]
 8013d5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d62:	81a3      	strh	r3, [r4, #12]
 8013d64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d68:	463a      	mov	r2, r7
 8013d6a:	6921      	ldr	r1, [r4, #16]
 8013d6c:	f7ff fbd2 	bl	8013514 <memcpy>
 8013d70:	89a3      	ldrh	r3, [r4, #12]
 8013d72:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013d76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013d7a:	81a3      	strh	r3, [r4, #12]
 8013d7c:	6126      	str	r6, [r4, #16]
 8013d7e:	443e      	add	r6, r7
 8013d80:	6026      	str	r6, [r4, #0]
 8013d82:	464e      	mov	r6, r9
 8013d84:	6165      	str	r5, [r4, #20]
 8013d86:	1bed      	subs	r5, r5, r7
 8013d88:	60a5      	str	r5, [r4, #8]
 8013d8a:	454e      	cmp	r6, r9
 8013d8c:	d900      	bls.n	8013d90 <__ssputs_r+0x84>
 8013d8e:	464e      	mov	r6, r9
 8013d90:	4632      	mov	r2, r6
 8013d92:	4641      	mov	r1, r8
 8013d94:	6820      	ldr	r0, [r4, #0]
 8013d96:	f000 fc89 	bl	80146ac <memmove>
 8013d9a:	68a3      	ldr	r3, [r4, #8]
 8013d9c:	2000      	movs	r0, #0
 8013d9e:	1b9b      	subs	r3, r3, r6
 8013da0:	60a3      	str	r3, [r4, #8]
 8013da2:	6823      	ldr	r3, [r4, #0]
 8013da4:	441e      	add	r6, r3
 8013da6:	6026      	str	r6, [r4, #0]
 8013da8:	e7dc      	b.n	8013d64 <__ssputs_r+0x58>
 8013daa:	462a      	mov	r2, r5
 8013dac:	f000 fc99 	bl	80146e2 <_realloc_r>
 8013db0:	4606      	mov	r6, r0
 8013db2:	2800      	cmp	r0, #0
 8013db4:	d1e2      	bne.n	8013d7c <__ssputs_r+0x70>
 8013db6:	6921      	ldr	r1, [r4, #16]
 8013db8:	4650      	mov	r0, sl
 8013dba:	f7ff ff01 	bl	8013bc0 <_free_r>
 8013dbe:	e7c8      	b.n	8013d52 <__ssputs_r+0x46>

08013dc0 <_svfiprintf_r>:
 8013dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dc4:	461d      	mov	r5, r3
 8013dc6:	898b      	ldrh	r3, [r1, #12]
 8013dc8:	b09d      	sub	sp, #116	; 0x74
 8013dca:	061f      	lsls	r7, r3, #24
 8013dcc:	4680      	mov	r8, r0
 8013dce:	460c      	mov	r4, r1
 8013dd0:	4616      	mov	r6, r2
 8013dd2:	d50f      	bpl.n	8013df4 <_svfiprintf_r+0x34>
 8013dd4:	690b      	ldr	r3, [r1, #16]
 8013dd6:	b96b      	cbnz	r3, 8013df4 <_svfiprintf_r+0x34>
 8013dd8:	2140      	movs	r1, #64	; 0x40
 8013dda:	f7ff ff3d 	bl	8013c58 <_malloc_r>
 8013dde:	6020      	str	r0, [r4, #0]
 8013de0:	6120      	str	r0, [r4, #16]
 8013de2:	b928      	cbnz	r0, 8013df0 <_svfiprintf_r+0x30>
 8013de4:	230c      	movs	r3, #12
 8013de6:	f8c8 3000 	str.w	r3, [r8]
 8013dea:	f04f 30ff 	mov.w	r0, #4294967295
 8013dee:	e0c8      	b.n	8013f82 <_svfiprintf_r+0x1c2>
 8013df0:	2340      	movs	r3, #64	; 0x40
 8013df2:	6163      	str	r3, [r4, #20]
 8013df4:	2300      	movs	r3, #0
 8013df6:	9309      	str	r3, [sp, #36]	; 0x24
 8013df8:	2320      	movs	r3, #32
 8013dfa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013dfe:	2330      	movs	r3, #48	; 0x30
 8013e00:	f04f 0b01 	mov.w	fp, #1
 8013e04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013e08:	9503      	str	r5, [sp, #12]
 8013e0a:	4637      	mov	r7, r6
 8013e0c:	463d      	mov	r5, r7
 8013e0e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013e12:	b10b      	cbz	r3, 8013e18 <_svfiprintf_r+0x58>
 8013e14:	2b25      	cmp	r3, #37	; 0x25
 8013e16:	d13e      	bne.n	8013e96 <_svfiprintf_r+0xd6>
 8013e18:	ebb7 0a06 	subs.w	sl, r7, r6
 8013e1c:	d00b      	beq.n	8013e36 <_svfiprintf_r+0x76>
 8013e1e:	4653      	mov	r3, sl
 8013e20:	4632      	mov	r2, r6
 8013e22:	4621      	mov	r1, r4
 8013e24:	4640      	mov	r0, r8
 8013e26:	f7ff ff71 	bl	8013d0c <__ssputs_r>
 8013e2a:	3001      	adds	r0, #1
 8013e2c:	f000 80a4 	beq.w	8013f78 <_svfiprintf_r+0x1b8>
 8013e30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013e32:	4453      	add	r3, sl
 8013e34:	9309      	str	r3, [sp, #36]	; 0x24
 8013e36:	783b      	ldrb	r3, [r7, #0]
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	f000 809d 	beq.w	8013f78 <_svfiprintf_r+0x1b8>
 8013e3e:	2300      	movs	r3, #0
 8013e40:	f04f 32ff 	mov.w	r2, #4294967295
 8013e44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013e48:	9304      	str	r3, [sp, #16]
 8013e4a:	9307      	str	r3, [sp, #28]
 8013e4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013e50:	931a      	str	r3, [sp, #104]	; 0x68
 8013e52:	462f      	mov	r7, r5
 8013e54:	2205      	movs	r2, #5
 8013e56:	f817 1b01 	ldrb.w	r1, [r7], #1
 8013e5a:	4850      	ldr	r0, [pc, #320]	; (8013f9c <_svfiprintf_r+0x1dc>)
 8013e5c:	f000 fc18 	bl	8014690 <memchr>
 8013e60:	9b04      	ldr	r3, [sp, #16]
 8013e62:	b9d0      	cbnz	r0, 8013e9a <_svfiprintf_r+0xda>
 8013e64:	06d9      	lsls	r1, r3, #27
 8013e66:	bf44      	itt	mi
 8013e68:	2220      	movmi	r2, #32
 8013e6a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013e6e:	071a      	lsls	r2, r3, #28
 8013e70:	bf44      	itt	mi
 8013e72:	222b      	movmi	r2, #43	; 0x2b
 8013e74:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8013e78:	782a      	ldrb	r2, [r5, #0]
 8013e7a:	2a2a      	cmp	r2, #42	; 0x2a
 8013e7c:	d015      	beq.n	8013eaa <_svfiprintf_r+0xea>
 8013e7e:	462f      	mov	r7, r5
 8013e80:	2000      	movs	r0, #0
 8013e82:	250a      	movs	r5, #10
 8013e84:	9a07      	ldr	r2, [sp, #28]
 8013e86:	4639      	mov	r1, r7
 8013e88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013e8c:	3b30      	subs	r3, #48	; 0x30
 8013e8e:	2b09      	cmp	r3, #9
 8013e90:	d94d      	bls.n	8013f2e <_svfiprintf_r+0x16e>
 8013e92:	b1b8      	cbz	r0, 8013ec4 <_svfiprintf_r+0x104>
 8013e94:	e00f      	b.n	8013eb6 <_svfiprintf_r+0xf6>
 8013e96:	462f      	mov	r7, r5
 8013e98:	e7b8      	b.n	8013e0c <_svfiprintf_r+0x4c>
 8013e9a:	4a40      	ldr	r2, [pc, #256]	; (8013f9c <_svfiprintf_r+0x1dc>)
 8013e9c:	463d      	mov	r5, r7
 8013e9e:	1a80      	subs	r0, r0, r2
 8013ea0:	fa0b f000 	lsl.w	r0, fp, r0
 8013ea4:	4318      	orrs	r0, r3
 8013ea6:	9004      	str	r0, [sp, #16]
 8013ea8:	e7d3      	b.n	8013e52 <_svfiprintf_r+0x92>
 8013eaa:	9a03      	ldr	r2, [sp, #12]
 8013eac:	1d11      	adds	r1, r2, #4
 8013eae:	6812      	ldr	r2, [r2, #0]
 8013eb0:	9103      	str	r1, [sp, #12]
 8013eb2:	2a00      	cmp	r2, #0
 8013eb4:	db01      	blt.n	8013eba <_svfiprintf_r+0xfa>
 8013eb6:	9207      	str	r2, [sp, #28]
 8013eb8:	e004      	b.n	8013ec4 <_svfiprintf_r+0x104>
 8013eba:	4252      	negs	r2, r2
 8013ebc:	f043 0302 	orr.w	r3, r3, #2
 8013ec0:	9207      	str	r2, [sp, #28]
 8013ec2:	9304      	str	r3, [sp, #16]
 8013ec4:	783b      	ldrb	r3, [r7, #0]
 8013ec6:	2b2e      	cmp	r3, #46	; 0x2e
 8013ec8:	d10c      	bne.n	8013ee4 <_svfiprintf_r+0x124>
 8013eca:	787b      	ldrb	r3, [r7, #1]
 8013ecc:	2b2a      	cmp	r3, #42	; 0x2a
 8013ece:	d133      	bne.n	8013f38 <_svfiprintf_r+0x178>
 8013ed0:	9b03      	ldr	r3, [sp, #12]
 8013ed2:	3702      	adds	r7, #2
 8013ed4:	1d1a      	adds	r2, r3, #4
 8013ed6:	681b      	ldr	r3, [r3, #0]
 8013ed8:	9203      	str	r2, [sp, #12]
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	bfb8      	it	lt
 8013ede:	f04f 33ff 	movlt.w	r3, #4294967295
 8013ee2:	9305      	str	r3, [sp, #20]
 8013ee4:	4d2e      	ldr	r5, [pc, #184]	; (8013fa0 <_svfiprintf_r+0x1e0>)
 8013ee6:	2203      	movs	r2, #3
 8013ee8:	7839      	ldrb	r1, [r7, #0]
 8013eea:	4628      	mov	r0, r5
 8013eec:	f000 fbd0 	bl	8014690 <memchr>
 8013ef0:	b138      	cbz	r0, 8013f02 <_svfiprintf_r+0x142>
 8013ef2:	2340      	movs	r3, #64	; 0x40
 8013ef4:	1b40      	subs	r0, r0, r5
 8013ef6:	fa03 f000 	lsl.w	r0, r3, r0
 8013efa:	9b04      	ldr	r3, [sp, #16]
 8013efc:	3701      	adds	r7, #1
 8013efe:	4303      	orrs	r3, r0
 8013f00:	9304      	str	r3, [sp, #16]
 8013f02:	7839      	ldrb	r1, [r7, #0]
 8013f04:	2206      	movs	r2, #6
 8013f06:	4827      	ldr	r0, [pc, #156]	; (8013fa4 <_svfiprintf_r+0x1e4>)
 8013f08:	1c7e      	adds	r6, r7, #1
 8013f0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013f0e:	f000 fbbf 	bl	8014690 <memchr>
 8013f12:	2800      	cmp	r0, #0
 8013f14:	d038      	beq.n	8013f88 <_svfiprintf_r+0x1c8>
 8013f16:	4b24      	ldr	r3, [pc, #144]	; (8013fa8 <_svfiprintf_r+0x1e8>)
 8013f18:	bb13      	cbnz	r3, 8013f60 <_svfiprintf_r+0x1a0>
 8013f1a:	9b03      	ldr	r3, [sp, #12]
 8013f1c:	3307      	adds	r3, #7
 8013f1e:	f023 0307 	bic.w	r3, r3, #7
 8013f22:	3308      	adds	r3, #8
 8013f24:	9303      	str	r3, [sp, #12]
 8013f26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f28:	444b      	add	r3, r9
 8013f2a:	9309      	str	r3, [sp, #36]	; 0x24
 8013f2c:	e76d      	b.n	8013e0a <_svfiprintf_r+0x4a>
 8013f2e:	fb05 3202 	mla	r2, r5, r2, r3
 8013f32:	2001      	movs	r0, #1
 8013f34:	460f      	mov	r7, r1
 8013f36:	e7a6      	b.n	8013e86 <_svfiprintf_r+0xc6>
 8013f38:	2300      	movs	r3, #0
 8013f3a:	250a      	movs	r5, #10
 8013f3c:	4619      	mov	r1, r3
 8013f3e:	3701      	adds	r7, #1
 8013f40:	9305      	str	r3, [sp, #20]
 8013f42:	4638      	mov	r0, r7
 8013f44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013f48:	3a30      	subs	r2, #48	; 0x30
 8013f4a:	2a09      	cmp	r2, #9
 8013f4c:	d903      	bls.n	8013f56 <_svfiprintf_r+0x196>
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	d0c8      	beq.n	8013ee4 <_svfiprintf_r+0x124>
 8013f52:	9105      	str	r1, [sp, #20]
 8013f54:	e7c6      	b.n	8013ee4 <_svfiprintf_r+0x124>
 8013f56:	fb05 2101 	mla	r1, r5, r1, r2
 8013f5a:	2301      	movs	r3, #1
 8013f5c:	4607      	mov	r7, r0
 8013f5e:	e7f0      	b.n	8013f42 <_svfiprintf_r+0x182>
 8013f60:	ab03      	add	r3, sp, #12
 8013f62:	9300      	str	r3, [sp, #0]
 8013f64:	4622      	mov	r2, r4
 8013f66:	4b11      	ldr	r3, [pc, #68]	; (8013fac <_svfiprintf_r+0x1ec>)
 8013f68:	a904      	add	r1, sp, #16
 8013f6a:	4640      	mov	r0, r8
 8013f6c:	f3af 8000 	nop.w
 8013f70:	f1b0 3fff 	cmp.w	r0, #4294967295
 8013f74:	4681      	mov	r9, r0
 8013f76:	d1d6      	bne.n	8013f26 <_svfiprintf_r+0x166>
 8013f78:	89a3      	ldrh	r3, [r4, #12]
 8013f7a:	065b      	lsls	r3, r3, #25
 8013f7c:	f53f af35 	bmi.w	8013dea <_svfiprintf_r+0x2a>
 8013f80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013f82:	b01d      	add	sp, #116	; 0x74
 8013f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f88:	ab03      	add	r3, sp, #12
 8013f8a:	9300      	str	r3, [sp, #0]
 8013f8c:	4622      	mov	r2, r4
 8013f8e:	4b07      	ldr	r3, [pc, #28]	; (8013fac <_svfiprintf_r+0x1ec>)
 8013f90:	a904      	add	r1, sp, #16
 8013f92:	4640      	mov	r0, r8
 8013f94:	f000 f9c0 	bl	8014318 <_printf_i>
 8013f98:	e7ea      	b.n	8013f70 <_svfiprintf_r+0x1b0>
 8013f9a:	bf00      	nop
 8013f9c:	080243f8 	.word	0x080243f8
 8013fa0:	080243fe 	.word	0x080243fe
 8013fa4:	08024402 	.word	0x08024402
 8013fa8:	00000000 	.word	0x00000000
 8013fac:	08013d0d 	.word	0x08013d0d

08013fb0 <__sfputc_r>:
 8013fb0:	6893      	ldr	r3, [r2, #8]
 8013fb2:	b410      	push	{r4}
 8013fb4:	3b01      	subs	r3, #1
 8013fb6:	2b00      	cmp	r3, #0
 8013fb8:	6093      	str	r3, [r2, #8]
 8013fba:	da07      	bge.n	8013fcc <__sfputc_r+0x1c>
 8013fbc:	6994      	ldr	r4, [r2, #24]
 8013fbe:	42a3      	cmp	r3, r4
 8013fc0:	db01      	blt.n	8013fc6 <__sfputc_r+0x16>
 8013fc2:	290a      	cmp	r1, #10
 8013fc4:	d102      	bne.n	8013fcc <__sfputc_r+0x1c>
 8013fc6:	bc10      	pop	{r4}
 8013fc8:	f7ff bb5c 	b.w	8013684 <__swbuf_r>
 8013fcc:	6813      	ldr	r3, [r2, #0]
 8013fce:	1c58      	adds	r0, r3, #1
 8013fd0:	6010      	str	r0, [r2, #0]
 8013fd2:	7019      	strb	r1, [r3, #0]
 8013fd4:	4608      	mov	r0, r1
 8013fd6:	bc10      	pop	{r4}
 8013fd8:	4770      	bx	lr

08013fda <__sfputs_r>:
 8013fda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013fdc:	4606      	mov	r6, r0
 8013fde:	460f      	mov	r7, r1
 8013fe0:	4614      	mov	r4, r2
 8013fe2:	18d5      	adds	r5, r2, r3
 8013fe4:	42ac      	cmp	r4, r5
 8013fe6:	d101      	bne.n	8013fec <__sfputs_r+0x12>
 8013fe8:	2000      	movs	r0, #0
 8013fea:	e007      	b.n	8013ffc <__sfputs_r+0x22>
 8013fec:	463a      	mov	r2, r7
 8013fee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013ff2:	4630      	mov	r0, r6
 8013ff4:	f7ff ffdc 	bl	8013fb0 <__sfputc_r>
 8013ff8:	1c43      	adds	r3, r0, #1
 8013ffa:	d1f3      	bne.n	8013fe4 <__sfputs_r+0xa>
 8013ffc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014000 <_vfiprintf_r>:
 8014000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014004:	460c      	mov	r4, r1
 8014006:	b09d      	sub	sp, #116	; 0x74
 8014008:	4617      	mov	r7, r2
 801400a:	461d      	mov	r5, r3
 801400c:	4606      	mov	r6, r0
 801400e:	b118      	cbz	r0, 8014018 <_vfiprintf_r+0x18>
 8014010:	6983      	ldr	r3, [r0, #24]
 8014012:	b90b      	cbnz	r3, 8014018 <_vfiprintf_r+0x18>
 8014014:	f7ff fce6 	bl	80139e4 <__sinit>
 8014018:	4b7c      	ldr	r3, [pc, #496]	; (801420c <_vfiprintf_r+0x20c>)
 801401a:	429c      	cmp	r4, r3
 801401c:	d158      	bne.n	80140d0 <_vfiprintf_r+0xd0>
 801401e:	6874      	ldr	r4, [r6, #4]
 8014020:	89a3      	ldrh	r3, [r4, #12]
 8014022:	0718      	lsls	r0, r3, #28
 8014024:	d55e      	bpl.n	80140e4 <_vfiprintf_r+0xe4>
 8014026:	6923      	ldr	r3, [r4, #16]
 8014028:	2b00      	cmp	r3, #0
 801402a:	d05b      	beq.n	80140e4 <_vfiprintf_r+0xe4>
 801402c:	2300      	movs	r3, #0
 801402e:	9309      	str	r3, [sp, #36]	; 0x24
 8014030:	2320      	movs	r3, #32
 8014032:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014036:	2330      	movs	r3, #48	; 0x30
 8014038:	f04f 0b01 	mov.w	fp, #1
 801403c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014040:	9503      	str	r5, [sp, #12]
 8014042:	46b8      	mov	r8, r7
 8014044:	4645      	mov	r5, r8
 8014046:	f815 3b01 	ldrb.w	r3, [r5], #1
 801404a:	b10b      	cbz	r3, 8014050 <_vfiprintf_r+0x50>
 801404c:	2b25      	cmp	r3, #37	; 0x25
 801404e:	d154      	bne.n	80140fa <_vfiprintf_r+0xfa>
 8014050:	ebb8 0a07 	subs.w	sl, r8, r7
 8014054:	d00b      	beq.n	801406e <_vfiprintf_r+0x6e>
 8014056:	4653      	mov	r3, sl
 8014058:	463a      	mov	r2, r7
 801405a:	4621      	mov	r1, r4
 801405c:	4630      	mov	r0, r6
 801405e:	f7ff ffbc 	bl	8013fda <__sfputs_r>
 8014062:	3001      	adds	r0, #1
 8014064:	f000 80c2 	beq.w	80141ec <_vfiprintf_r+0x1ec>
 8014068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801406a:	4453      	add	r3, sl
 801406c:	9309      	str	r3, [sp, #36]	; 0x24
 801406e:	f898 3000 	ldrb.w	r3, [r8]
 8014072:	2b00      	cmp	r3, #0
 8014074:	f000 80ba 	beq.w	80141ec <_vfiprintf_r+0x1ec>
 8014078:	2300      	movs	r3, #0
 801407a:	f04f 32ff 	mov.w	r2, #4294967295
 801407e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014082:	9304      	str	r3, [sp, #16]
 8014084:	9307      	str	r3, [sp, #28]
 8014086:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801408a:	931a      	str	r3, [sp, #104]	; 0x68
 801408c:	46a8      	mov	r8, r5
 801408e:	2205      	movs	r2, #5
 8014090:	f818 1b01 	ldrb.w	r1, [r8], #1
 8014094:	485e      	ldr	r0, [pc, #376]	; (8014210 <_vfiprintf_r+0x210>)
 8014096:	f000 fafb 	bl	8014690 <memchr>
 801409a:	9b04      	ldr	r3, [sp, #16]
 801409c:	bb78      	cbnz	r0, 80140fe <_vfiprintf_r+0xfe>
 801409e:	06d9      	lsls	r1, r3, #27
 80140a0:	bf44      	itt	mi
 80140a2:	2220      	movmi	r2, #32
 80140a4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80140a8:	071a      	lsls	r2, r3, #28
 80140aa:	bf44      	itt	mi
 80140ac:	222b      	movmi	r2, #43	; 0x2b
 80140ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80140b2:	782a      	ldrb	r2, [r5, #0]
 80140b4:	2a2a      	cmp	r2, #42	; 0x2a
 80140b6:	d02a      	beq.n	801410e <_vfiprintf_r+0x10e>
 80140b8:	46a8      	mov	r8, r5
 80140ba:	2000      	movs	r0, #0
 80140bc:	250a      	movs	r5, #10
 80140be:	9a07      	ldr	r2, [sp, #28]
 80140c0:	4641      	mov	r1, r8
 80140c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80140c6:	3b30      	subs	r3, #48	; 0x30
 80140c8:	2b09      	cmp	r3, #9
 80140ca:	d969      	bls.n	80141a0 <_vfiprintf_r+0x1a0>
 80140cc:	b360      	cbz	r0, 8014128 <_vfiprintf_r+0x128>
 80140ce:	e024      	b.n	801411a <_vfiprintf_r+0x11a>
 80140d0:	4b50      	ldr	r3, [pc, #320]	; (8014214 <_vfiprintf_r+0x214>)
 80140d2:	429c      	cmp	r4, r3
 80140d4:	d101      	bne.n	80140da <_vfiprintf_r+0xda>
 80140d6:	68b4      	ldr	r4, [r6, #8]
 80140d8:	e7a2      	b.n	8014020 <_vfiprintf_r+0x20>
 80140da:	4b4f      	ldr	r3, [pc, #316]	; (8014218 <_vfiprintf_r+0x218>)
 80140dc:	429c      	cmp	r4, r3
 80140de:	bf08      	it	eq
 80140e0:	68f4      	ldreq	r4, [r6, #12]
 80140e2:	e79d      	b.n	8014020 <_vfiprintf_r+0x20>
 80140e4:	4621      	mov	r1, r4
 80140e6:	4630      	mov	r0, r6
 80140e8:	f7ff fb1e 	bl	8013728 <__swsetup_r>
 80140ec:	2800      	cmp	r0, #0
 80140ee:	d09d      	beq.n	801402c <_vfiprintf_r+0x2c>
 80140f0:	f04f 30ff 	mov.w	r0, #4294967295
 80140f4:	b01d      	add	sp, #116	; 0x74
 80140f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140fa:	46a8      	mov	r8, r5
 80140fc:	e7a2      	b.n	8014044 <_vfiprintf_r+0x44>
 80140fe:	4a44      	ldr	r2, [pc, #272]	; (8014210 <_vfiprintf_r+0x210>)
 8014100:	4645      	mov	r5, r8
 8014102:	1a80      	subs	r0, r0, r2
 8014104:	fa0b f000 	lsl.w	r0, fp, r0
 8014108:	4318      	orrs	r0, r3
 801410a:	9004      	str	r0, [sp, #16]
 801410c:	e7be      	b.n	801408c <_vfiprintf_r+0x8c>
 801410e:	9a03      	ldr	r2, [sp, #12]
 8014110:	1d11      	adds	r1, r2, #4
 8014112:	6812      	ldr	r2, [r2, #0]
 8014114:	9103      	str	r1, [sp, #12]
 8014116:	2a00      	cmp	r2, #0
 8014118:	db01      	blt.n	801411e <_vfiprintf_r+0x11e>
 801411a:	9207      	str	r2, [sp, #28]
 801411c:	e004      	b.n	8014128 <_vfiprintf_r+0x128>
 801411e:	4252      	negs	r2, r2
 8014120:	f043 0302 	orr.w	r3, r3, #2
 8014124:	9207      	str	r2, [sp, #28]
 8014126:	9304      	str	r3, [sp, #16]
 8014128:	f898 3000 	ldrb.w	r3, [r8]
 801412c:	2b2e      	cmp	r3, #46	; 0x2e
 801412e:	d10e      	bne.n	801414e <_vfiprintf_r+0x14e>
 8014130:	f898 3001 	ldrb.w	r3, [r8, #1]
 8014134:	2b2a      	cmp	r3, #42	; 0x2a
 8014136:	d138      	bne.n	80141aa <_vfiprintf_r+0x1aa>
 8014138:	9b03      	ldr	r3, [sp, #12]
 801413a:	f108 0802 	add.w	r8, r8, #2
 801413e:	1d1a      	adds	r2, r3, #4
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	9203      	str	r2, [sp, #12]
 8014144:	2b00      	cmp	r3, #0
 8014146:	bfb8      	it	lt
 8014148:	f04f 33ff 	movlt.w	r3, #4294967295
 801414c:	9305      	str	r3, [sp, #20]
 801414e:	4d33      	ldr	r5, [pc, #204]	; (801421c <_vfiprintf_r+0x21c>)
 8014150:	2203      	movs	r2, #3
 8014152:	f898 1000 	ldrb.w	r1, [r8]
 8014156:	4628      	mov	r0, r5
 8014158:	f000 fa9a 	bl	8014690 <memchr>
 801415c:	b140      	cbz	r0, 8014170 <_vfiprintf_r+0x170>
 801415e:	2340      	movs	r3, #64	; 0x40
 8014160:	1b40      	subs	r0, r0, r5
 8014162:	fa03 f000 	lsl.w	r0, r3, r0
 8014166:	9b04      	ldr	r3, [sp, #16]
 8014168:	f108 0801 	add.w	r8, r8, #1
 801416c:	4303      	orrs	r3, r0
 801416e:	9304      	str	r3, [sp, #16]
 8014170:	f898 1000 	ldrb.w	r1, [r8]
 8014174:	2206      	movs	r2, #6
 8014176:	482a      	ldr	r0, [pc, #168]	; (8014220 <_vfiprintf_r+0x220>)
 8014178:	f108 0701 	add.w	r7, r8, #1
 801417c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014180:	f000 fa86 	bl	8014690 <memchr>
 8014184:	2800      	cmp	r0, #0
 8014186:	d037      	beq.n	80141f8 <_vfiprintf_r+0x1f8>
 8014188:	4b26      	ldr	r3, [pc, #152]	; (8014224 <_vfiprintf_r+0x224>)
 801418a:	bb1b      	cbnz	r3, 80141d4 <_vfiprintf_r+0x1d4>
 801418c:	9b03      	ldr	r3, [sp, #12]
 801418e:	3307      	adds	r3, #7
 8014190:	f023 0307 	bic.w	r3, r3, #7
 8014194:	3308      	adds	r3, #8
 8014196:	9303      	str	r3, [sp, #12]
 8014198:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801419a:	444b      	add	r3, r9
 801419c:	9309      	str	r3, [sp, #36]	; 0x24
 801419e:	e750      	b.n	8014042 <_vfiprintf_r+0x42>
 80141a0:	fb05 3202 	mla	r2, r5, r2, r3
 80141a4:	2001      	movs	r0, #1
 80141a6:	4688      	mov	r8, r1
 80141a8:	e78a      	b.n	80140c0 <_vfiprintf_r+0xc0>
 80141aa:	2300      	movs	r3, #0
 80141ac:	250a      	movs	r5, #10
 80141ae:	4619      	mov	r1, r3
 80141b0:	f108 0801 	add.w	r8, r8, #1
 80141b4:	9305      	str	r3, [sp, #20]
 80141b6:	4640      	mov	r0, r8
 80141b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80141bc:	3a30      	subs	r2, #48	; 0x30
 80141be:	2a09      	cmp	r2, #9
 80141c0:	d903      	bls.n	80141ca <_vfiprintf_r+0x1ca>
 80141c2:	2b00      	cmp	r3, #0
 80141c4:	d0c3      	beq.n	801414e <_vfiprintf_r+0x14e>
 80141c6:	9105      	str	r1, [sp, #20]
 80141c8:	e7c1      	b.n	801414e <_vfiprintf_r+0x14e>
 80141ca:	fb05 2101 	mla	r1, r5, r1, r2
 80141ce:	2301      	movs	r3, #1
 80141d0:	4680      	mov	r8, r0
 80141d2:	e7f0      	b.n	80141b6 <_vfiprintf_r+0x1b6>
 80141d4:	ab03      	add	r3, sp, #12
 80141d6:	9300      	str	r3, [sp, #0]
 80141d8:	4622      	mov	r2, r4
 80141da:	4b13      	ldr	r3, [pc, #76]	; (8014228 <_vfiprintf_r+0x228>)
 80141dc:	a904      	add	r1, sp, #16
 80141de:	4630      	mov	r0, r6
 80141e0:	f3af 8000 	nop.w
 80141e4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80141e8:	4681      	mov	r9, r0
 80141ea:	d1d5      	bne.n	8014198 <_vfiprintf_r+0x198>
 80141ec:	89a3      	ldrh	r3, [r4, #12]
 80141ee:	065b      	lsls	r3, r3, #25
 80141f0:	f53f af7e 	bmi.w	80140f0 <_vfiprintf_r+0xf0>
 80141f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80141f6:	e77d      	b.n	80140f4 <_vfiprintf_r+0xf4>
 80141f8:	ab03      	add	r3, sp, #12
 80141fa:	9300      	str	r3, [sp, #0]
 80141fc:	4622      	mov	r2, r4
 80141fe:	4b0a      	ldr	r3, [pc, #40]	; (8014228 <_vfiprintf_r+0x228>)
 8014200:	a904      	add	r1, sp, #16
 8014202:	4630      	mov	r0, r6
 8014204:	f000 f888 	bl	8014318 <_printf_i>
 8014208:	e7ec      	b.n	80141e4 <_vfiprintf_r+0x1e4>
 801420a:	bf00      	nop
 801420c:	080243b8 	.word	0x080243b8
 8014210:	080243f8 	.word	0x080243f8
 8014214:	080243d8 	.word	0x080243d8
 8014218:	08024398 	.word	0x08024398
 801421c:	080243fe 	.word	0x080243fe
 8014220:	08024402 	.word	0x08024402
 8014224:	00000000 	.word	0x00000000
 8014228:	08013fdb 	.word	0x08013fdb

0801422c <_printf_common>:
 801422c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014230:	4691      	mov	r9, r2
 8014232:	461f      	mov	r7, r3
 8014234:	688a      	ldr	r2, [r1, #8]
 8014236:	690b      	ldr	r3, [r1, #16]
 8014238:	4606      	mov	r6, r0
 801423a:	4293      	cmp	r3, r2
 801423c:	bfb8      	it	lt
 801423e:	4613      	movlt	r3, r2
 8014240:	f8c9 3000 	str.w	r3, [r9]
 8014244:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014248:	460c      	mov	r4, r1
 801424a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801424e:	b112      	cbz	r2, 8014256 <_printf_common+0x2a>
 8014250:	3301      	adds	r3, #1
 8014252:	f8c9 3000 	str.w	r3, [r9]
 8014256:	6823      	ldr	r3, [r4, #0]
 8014258:	0699      	lsls	r1, r3, #26
 801425a:	bf42      	ittt	mi
 801425c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014260:	3302      	addmi	r3, #2
 8014262:	f8c9 3000 	strmi.w	r3, [r9]
 8014266:	6825      	ldr	r5, [r4, #0]
 8014268:	f015 0506 	ands.w	r5, r5, #6
 801426c:	d107      	bne.n	801427e <_printf_common+0x52>
 801426e:	f104 0a19 	add.w	sl, r4, #25
 8014272:	68e3      	ldr	r3, [r4, #12]
 8014274:	f8d9 2000 	ldr.w	r2, [r9]
 8014278:	1a9b      	subs	r3, r3, r2
 801427a:	42ab      	cmp	r3, r5
 801427c:	dc29      	bgt.n	80142d2 <_printf_common+0xa6>
 801427e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8014282:	6822      	ldr	r2, [r4, #0]
 8014284:	3300      	adds	r3, #0
 8014286:	bf18      	it	ne
 8014288:	2301      	movne	r3, #1
 801428a:	0692      	lsls	r2, r2, #26
 801428c:	d42e      	bmi.n	80142ec <_printf_common+0xc0>
 801428e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014292:	4639      	mov	r1, r7
 8014294:	4630      	mov	r0, r6
 8014296:	47c0      	blx	r8
 8014298:	3001      	adds	r0, #1
 801429a:	d021      	beq.n	80142e0 <_printf_common+0xb4>
 801429c:	6823      	ldr	r3, [r4, #0]
 801429e:	68e5      	ldr	r5, [r4, #12]
 80142a0:	f003 0306 	and.w	r3, r3, #6
 80142a4:	2b04      	cmp	r3, #4
 80142a6:	bf18      	it	ne
 80142a8:	2500      	movne	r5, #0
 80142aa:	f8d9 2000 	ldr.w	r2, [r9]
 80142ae:	f04f 0900 	mov.w	r9, #0
 80142b2:	bf08      	it	eq
 80142b4:	1aad      	subeq	r5, r5, r2
 80142b6:	68a3      	ldr	r3, [r4, #8]
 80142b8:	6922      	ldr	r2, [r4, #16]
 80142ba:	bf08      	it	eq
 80142bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80142c0:	4293      	cmp	r3, r2
 80142c2:	bfc4      	itt	gt
 80142c4:	1a9b      	subgt	r3, r3, r2
 80142c6:	18ed      	addgt	r5, r5, r3
 80142c8:	341a      	adds	r4, #26
 80142ca:	454d      	cmp	r5, r9
 80142cc:	d11a      	bne.n	8014304 <_printf_common+0xd8>
 80142ce:	2000      	movs	r0, #0
 80142d0:	e008      	b.n	80142e4 <_printf_common+0xb8>
 80142d2:	2301      	movs	r3, #1
 80142d4:	4652      	mov	r2, sl
 80142d6:	4639      	mov	r1, r7
 80142d8:	4630      	mov	r0, r6
 80142da:	47c0      	blx	r8
 80142dc:	3001      	adds	r0, #1
 80142de:	d103      	bne.n	80142e8 <_printf_common+0xbc>
 80142e0:	f04f 30ff 	mov.w	r0, #4294967295
 80142e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80142e8:	3501      	adds	r5, #1
 80142ea:	e7c2      	b.n	8014272 <_printf_common+0x46>
 80142ec:	2030      	movs	r0, #48	; 0x30
 80142ee:	18e1      	adds	r1, r4, r3
 80142f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80142f4:	1c5a      	adds	r2, r3, #1
 80142f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80142fa:	4422      	add	r2, r4
 80142fc:	3302      	adds	r3, #2
 80142fe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014302:	e7c4      	b.n	801428e <_printf_common+0x62>
 8014304:	2301      	movs	r3, #1
 8014306:	4622      	mov	r2, r4
 8014308:	4639      	mov	r1, r7
 801430a:	4630      	mov	r0, r6
 801430c:	47c0      	blx	r8
 801430e:	3001      	adds	r0, #1
 8014310:	d0e6      	beq.n	80142e0 <_printf_common+0xb4>
 8014312:	f109 0901 	add.w	r9, r9, #1
 8014316:	e7d8      	b.n	80142ca <_printf_common+0x9e>

08014318 <_printf_i>:
 8014318:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801431c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014320:	460c      	mov	r4, r1
 8014322:	7e09      	ldrb	r1, [r1, #24]
 8014324:	b085      	sub	sp, #20
 8014326:	296e      	cmp	r1, #110	; 0x6e
 8014328:	4617      	mov	r7, r2
 801432a:	4606      	mov	r6, r0
 801432c:	4698      	mov	r8, r3
 801432e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014330:	f000 80b3 	beq.w	801449a <_printf_i+0x182>
 8014334:	d822      	bhi.n	801437c <_printf_i+0x64>
 8014336:	2963      	cmp	r1, #99	; 0x63
 8014338:	d036      	beq.n	80143a8 <_printf_i+0x90>
 801433a:	d80a      	bhi.n	8014352 <_printf_i+0x3a>
 801433c:	2900      	cmp	r1, #0
 801433e:	f000 80b9 	beq.w	80144b4 <_printf_i+0x19c>
 8014342:	2958      	cmp	r1, #88	; 0x58
 8014344:	f000 8083 	beq.w	801444e <_printf_i+0x136>
 8014348:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801434c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8014350:	e032      	b.n	80143b8 <_printf_i+0xa0>
 8014352:	2964      	cmp	r1, #100	; 0x64
 8014354:	d001      	beq.n	801435a <_printf_i+0x42>
 8014356:	2969      	cmp	r1, #105	; 0x69
 8014358:	d1f6      	bne.n	8014348 <_printf_i+0x30>
 801435a:	6820      	ldr	r0, [r4, #0]
 801435c:	6813      	ldr	r3, [r2, #0]
 801435e:	0605      	lsls	r5, r0, #24
 8014360:	f103 0104 	add.w	r1, r3, #4
 8014364:	d52a      	bpl.n	80143bc <_printf_i+0xa4>
 8014366:	681b      	ldr	r3, [r3, #0]
 8014368:	6011      	str	r1, [r2, #0]
 801436a:	2b00      	cmp	r3, #0
 801436c:	da03      	bge.n	8014376 <_printf_i+0x5e>
 801436e:	222d      	movs	r2, #45	; 0x2d
 8014370:	425b      	negs	r3, r3
 8014372:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8014376:	486f      	ldr	r0, [pc, #444]	; (8014534 <_printf_i+0x21c>)
 8014378:	220a      	movs	r2, #10
 801437a:	e039      	b.n	80143f0 <_printf_i+0xd8>
 801437c:	2973      	cmp	r1, #115	; 0x73
 801437e:	f000 809d 	beq.w	80144bc <_printf_i+0x1a4>
 8014382:	d808      	bhi.n	8014396 <_printf_i+0x7e>
 8014384:	296f      	cmp	r1, #111	; 0x6f
 8014386:	d020      	beq.n	80143ca <_printf_i+0xb2>
 8014388:	2970      	cmp	r1, #112	; 0x70
 801438a:	d1dd      	bne.n	8014348 <_printf_i+0x30>
 801438c:	6823      	ldr	r3, [r4, #0]
 801438e:	f043 0320 	orr.w	r3, r3, #32
 8014392:	6023      	str	r3, [r4, #0]
 8014394:	e003      	b.n	801439e <_printf_i+0x86>
 8014396:	2975      	cmp	r1, #117	; 0x75
 8014398:	d017      	beq.n	80143ca <_printf_i+0xb2>
 801439a:	2978      	cmp	r1, #120	; 0x78
 801439c:	d1d4      	bne.n	8014348 <_printf_i+0x30>
 801439e:	2378      	movs	r3, #120	; 0x78
 80143a0:	4865      	ldr	r0, [pc, #404]	; (8014538 <_printf_i+0x220>)
 80143a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80143a6:	e055      	b.n	8014454 <_printf_i+0x13c>
 80143a8:	6813      	ldr	r3, [r2, #0]
 80143aa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80143ae:	1d19      	adds	r1, r3, #4
 80143b0:	681b      	ldr	r3, [r3, #0]
 80143b2:	6011      	str	r1, [r2, #0]
 80143b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80143b8:	2301      	movs	r3, #1
 80143ba:	e08c      	b.n	80144d6 <_printf_i+0x1be>
 80143bc:	681b      	ldr	r3, [r3, #0]
 80143be:	f010 0f40 	tst.w	r0, #64	; 0x40
 80143c2:	6011      	str	r1, [r2, #0]
 80143c4:	bf18      	it	ne
 80143c6:	b21b      	sxthne	r3, r3
 80143c8:	e7cf      	b.n	801436a <_printf_i+0x52>
 80143ca:	6813      	ldr	r3, [r2, #0]
 80143cc:	6825      	ldr	r5, [r4, #0]
 80143ce:	1d18      	adds	r0, r3, #4
 80143d0:	6010      	str	r0, [r2, #0]
 80143d2:	0628      	lsls	r0, r5, #24
 80143d4:	d501      	bpl.n	80143da <_printf_i+0xc2>
 80143d6:	681b      	ldr	r3, [r3, #0]
 80143d8:	e002      	b.n	80143e0 <_printf_i+0xc8>
 80143da:	0668      	lsls	r0, r5, #25
 80143dc:	d5fb      	bpl.n	80143d6 <_printf_i+0xbe>
 80143de:	881b      	ldrh	r3, [r3, #0]
 80143e0:	296f      	cmp	r1, #111	; 0x6f
 80143e2:	bf14      	ite	ne
 80143e4:	220a      	movne	r2, #10
 80143e6:	2208      	moveq	r2, #8
 80143e8:	4852      	ldr	r0, [pc, #328]	; (8014534 <_printf_i+0x21c>)
 80143ea:	2100      	movs	r1, #0
 80143ec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80143f0:	6865      	ldr	r5, [r4, #4]
 80143f2:	2d00      	cmp	r5, #0
 80143f4:	60a5      	str	r5, [r4, #8]
 80143f6:	f2c0 8095 	blt.w	8014524 <_printf_i+0x20c>
 80143fa:	6821      	ldr	r1, [r4, #0]
 80143fc:	f021 0104 	bic.w	r1, r1, #4
 8014400:	6021      	str	r1, [r4, #0]
 8014402:	2b00      	cmp	r3, #0
 8014404:	d13d      	bne.n	8014482 <_printf_i+0x16a>
 8014406:	2d00      	cmp	r5, #0
 8014408:	f040 808e 	bne.w	8014528 <_printf_i+0x210>
 801440c:	4665      	mov	r5, ip
 801440e:	2a08      	cmp	r2, #8
 8014410:	d10b      	bne.n	801442a <_printf_i+0x112>
 8014412:	6823      	ldr	r3, [r4, #0]
 8014414:	07db      	lsls	r3, r3, #31
 8014416:	d508      	bpl.n	801442a <_printf_i+0x112>
 8014418:	6923      	ldr	r3, [r4, #16]
 801441a:	6862      	ldr	r2, [r4, #4]
 801441c:	429a      	cmp	r2, r3
 801441e:	bfde      	ittt	le
 8014420:	2330      	movle	r3, #48	; 0x30
 8014422:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014426:	f105 35ff 	addle.w	r5, r5, #4294967295
 801442a:	ebac 0305 	sub.w	r3, ip, r5
 801442e:	6123      	str	r3, [r4, #16]
 8014430:	f8cd 8000 	str.w	r8, [sp]
 8014434:	463b      	mov	r3, r7
 8014436:	aa03      	add	r2, sp, #12
 8014438:	4621      	mov	r1, r4
 801443a:	4630      	mov	r0, r6
 801443c:	f7ff fef6 	bl	801422c <_printf_common>
 8014440:	3001      	adds	r0, #1
 8014442:	d14d      	bne.n	80144e0 <_printf_i+0x1c8>
 8014444:	f04f 30ff 	mov.w	r0, #4294967295
 8014448:	b005      	add	sp, #20
 801444a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801444e:	4839      	ldr	r0, [pc, #228]	; (8014534 <_printf_i+0x21c>)
 8014450:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8014454:	6813      	ldr	r3, [r2, #0]
 8014456:	6821      	ldr	r1, [r4, #0]
 8014458:	1d1d      	adds	r5, r3, #4
 801445a:	681b      	ldr	r3, [r3, #0]
 801445c:	6015      	str	r5, [r2, #0]
 801445e:	060a      	lsls	r2, r1, #24
 8014460:	d50b      	bpl.n	801447a <_printf_i+0x162>
 8014462:	07ca      	lsls	r2, r1, #31
 8014464:	bf44      	itt	mi
 8014466:	f041 0120 	orrmi.w	r1, r1, #32
 801446a:	6021      	strmi	r1, [r4, #0]
 801446c:	b91b      	cbnz	r3, 8014476 <_printf_i+0x15e>
 801446e:	6822      	ldr	r2, [r4, #0]
 8014470:	f022 0220 	bic.w	r2, r2, #32
 8014474:	6022      	str	r2, [r4, #0]
 8014476:	2210      	movs	r2, #16
 8014478:	e7b7      	b.n	80143ea <_printf_i+0xd2>
 801447a:	064d      	lsls	r5, r1, #25
 801447c:	bf48      	it	mi
 801447e:	b29b      	uxthmi	r3, r3
 8014480:	e7ef      	b.n	8014462 <_printf_i+0x14a>
 8014482:	4665      	mov	r5, ip
 8014484:	fbb3 f1f2 	udiv	r1, r3, r2
 8014488:	fb02 3311 	mls	r3, r2, r1, r3
 801448c:	5cc3      	ldrb	r3, [r0, r3]
 801448e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8014492:	460b      	mov	r3, r1
 8014494:	2900      	cmp	r1, #0
 8014496:	d1f5      	bne.n	8014484 <_printf_i+0x16c>
 8014498:	e7b9      	b.n	801440e <_printf_i+0xf6>
 801449a:	6813      	ldr	r3, [r2, #0]
 801449c:	6825      	ldr	r5, [r4, #0]
 801449e:	1d18      	adds	r0, r3, #4
 80144a0:	6961      	ldr	r1, [r4, #20]
 80144a2:	6010      	str	r0, [r2, #0]
 80144a4:	0628      	lsls	r0, r5, #24
 80144a6:	681b      	ldr	r3, [r3, #0]
 80144a8:	d501      	bpl.n	80144ae <_printf_i+0x196>
 80144aa:	6019      	str	r1, [r3, #0]
 80144ac:	e002      	b.n	80144b4 <_printf_i+0x19c>
 80144ae:	066a      	lsls	r2, r5, #25
 80144b0:	d5fb      	bpl.n	80144aa <_printf_i+0x192>
 80144b2:	8019      	strh	r1, [r3, #0]
 80144b4:	2300      	movs	r3, #0
 80144b6:	4665      	mov	r5, ip
 80144b8:	6123      	str	r3, [r4, #16]
 80144ba:	e7b9      	b.n	8014430 <_printf_i+0x118>
 80144bc:	6813      	ldr	r3, [r2, #0]
 80144be:	1d19      	adds	r1, r3, #4
 80144c0:	6011      	str	r1, [r2, #0]
 80144c2:	681d      	ldr	r5, [r3, #0]
 80144c4:	6862      	ldr	r2, [r4, #4]
 80144c6:	2100      	movs	r1, #0
 80144c8:	4628      	mov	r0, r5
 80144ca:	f000 f8e1 	bl	8014690 <memchr>
 80144ce:	b108      	cbz	r0, 80144d4 <_printf_i+0x1bc>
 80144d0:	1b40      	subs	r0, r0, r5
 80144d2:	6060      	str	r0, [r4, #4]
 80144d4:	6863      	ldr	r3, [r4, #4]
 80144d6:	6123      	str	r3, [r4, #16]
 80144d8:	2300      	movs	r3, #0
 80144da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80144de:	e7a7      	b.n	8014430 <_printf_i+0x118>
 80144e0:	6923      	ldr	r3, [r4, #16]
 80144e2:	462a      	mov	r2, r5
 80144e4:	4639      	mov	r1, r7
 80144e6:	4630      	mov	r0, r6
 80144e8:	47c0      	blx	r8
 80144ea:	3001      	adds	r0, #1
 80144ec:	d0aa      	beq.n	8014444 <_printf_i+0x12c>
 80144ee:	6823      	ldr	r3, [r4, #0]
 80144f0:	079b      	lsls	r3, r3, #30
 80144f2:	d413      	bmi.n	801451c <_printf_i+0x204>
 80144f4:	68e0      	ldr	r0, [r4, #12]
 80144f6:	9b03      	ldr	r3, [sp, #12]
 80144f8:	4298      	cmp	r0, r3
 80144fa:	bfb8      	it	lt
 80144fc:	4618      	movlt	r0, r3
 80144fe:	e7a3      	b.n	8014448 <_printf_i+0x130>
 8014500:	2301      	movs	r3, #1
 8014502:	464a      	mov	r2, r9
 8014504:	4639      	mov	r1, r7
 8014506:	4630      	mov	r0, r6
 8014508:	47c0      	blx	r8
 801450a:	3001      	adds	r0, #1
 801450c:	d09a      	beq.n	8014444 <_printf_i+0x12c>
 801450e:	3501      	adds	r5, #1
 8014510:	68e3      	ldr	r3, [r4, #12]
 8014512:	9a03      	ldr	r2, [sp, #12]
 8014514:	1a9b      	subs	r3, r3, r2
 8014516:	42ab      	cmp	r3, r5
 8014518:	dcf2      	bgt.n	8014500 <_printf_i+0x1e8>
 801451a:	e7eb      	b.n	80144f4 <_printf_i+0x1dc>
 801451c:	2500      	movs	r5, #0
 801451e:	f104 0919 	add.w	r9, r4, #25
 8014522:	e7f5      	b.n	8014510 <_printf_i+0x1f8>
 8014524:	2b00      	cmp	r3, #0
 8014526:	d1ac      	bne.n	8014482 <_printf_i+0x16a>
 8014528:	7803      	ldrb	r3, [r0, #0]
 801452a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801452e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014532:	e76c      	b.n	801440e <_printf_i+0xf6>
 8014534:	08024409 	.word	0x08024409
 8014538:	0802441a 	.word	0x0802441a

0801453c <_sbrk_r>:
 801453c:	b538      	push	{r3, r4, r5, lr}
 801453e:	2300      	movs	r3, #0
 8014540:	4c05      	ldr	r4, [pc, #20]	; (8014558 <_sbrk_r+0x1c>)
 8014542:	4605      	mov	r5, r0
 8014544:	4608      	mov	r0, r1
 8014546:	6023      	str	r3, [r4, #0]
 8014548:	f7ed fcae 	bl	8001ea8 <_sbrk>
 801454c:	1c43      	adds	r3, r0, #1
 801454e:	d102      	bne.n	8014556 <_sbrk_r+0x1a>
 8014550:	6823      	ldr	r3, [r4, #0]
 8014552:	b103      	cbz	r3, 8014556 <_sbrk_r+0x1a>
 8014554:	602b      	str	r3, [r5, #0]
 8014556:	bd38      	pop	{r3, r4, r5, pc}
 8014558:	2000705c 	.word	0x2000705c

0801455c <__sread>:
 801455c:	b510      	push	{r4, lr}
 801455e:	460c      	mov	r4, r1
 8014560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014564:	f000 f8e4 	bl	8014730 <_read_r>
 8014568:	2800      	cmp	r0, #0
 801456a:	bfab      	itete	ge
 801456c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801456e:	89a3      	ldrhlt	r3, [r4, #12]
 8014570:	181b      	addge	r3, r3, r0
 8014572:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014576:	bfac      	ite	ge
 8014578:	6563      	strge	r3, [r4, #84]	; 0x54
 801457a:	81a3      	strhlt	r3, [r4, #12]
 801457c:	bd10      	pop	{r4, pc}

0801457e <__swrite>:
 801457e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014582:	461f      	mov	r7, r3
 8014584:	898b      	ldrh	r3, [r1, #12]
 8014586:	4605      	mov	r5, r0
 8014588:	05db      	lsls	r3, r3, #23
 801458a:	460c      	mov	r4, r1
 801458c:	4616      	mov	r6, r2
 801458e:	d505      	bpl.n	801459c <__swrite+0x1e>
 8014590:	2302      	movs	r3, #2
 8014592:	2200      	movs	r2, #0
 8014594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014598:	f000 f868 	bl	801466c <_lseek_r>
 801459c:	89a3      	ldrh	r3, [r4, #12]
 801459e:	4632      	mov	r2, r6
 80145a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80145a4:	81a3      	strh	r3, [r4, #12]
 80145a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80145aa:	463b      	mov	r3, r7
 80145ac:	4628      	mov	r0, r5
 80145ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80145b2:	f000 b817 	b.w	80145e4 <_write_r>

080145b6 <__sseek>:
 80145b6:	b510      	push	{r4, lr}
 80145b8:	460c      	mov	r4, r1
 80145ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80145be:	f000 f855 	bl	801466c <_lseek_r>
 80145c2:	1c43      	adds	r3, r0, #1
 80145c4:	89a3      	ldrh	r3, [r4, #12]
 80145c6:	bf15      	itete	ne
 80145c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80145ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80145ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80145d2:	81a3      	strheq	r3, [r4, #12]
 80145d4:	bf18      	it	ne
 80145d6:	81a3      	strhne	r3, [r4, #12]
 80145d8:	bd10      	pop	{r4, pc}

080145da <__sclose>:
 80145da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80145de:	f000 b813 	b.w	8014608 <_close_r>
	...

080145e4 <_write_r>:
 80145e4:	b538      	push	{r3, r4, r5, lr}
 80145e6:	4605      	mov	r5, r0
 80145e8:	4608      	mov	r0, r1
 80145ea:	4611      	mov	r1, r2
 80145ec:	2200      	movs	r2, #0
 80145ee:	4c05      	ldr	r4, [pc, #20]	; (8014604 <_write_r+0x20>)
 80145f0:	6022      	str	r2, [r4, #0]
 80145f2:	461a      	mov	r2, r3
 80145f4:	f7ed fc0b 	bl	8001e0e <_write>
 80145f8:	1c43      	adds	r3, r0, #1
 80145fa:	d102      	bne.n	8014602 <_write_r+0x1e>
 80145fc:	6823      	ldr	r3, [r4, #0]
 80145fe:	b103      	cbz	r3, 8014602 <_write_r+0x1e>
 8014600:	602b      	str	r3, [r5, #0]
 8014602:	bd38      	pop	{r3, r4, r5, pc}
 8014604:	2000705c 	.word	0x2000705c

08014608 <_close_r>:
 8014608:	b538      	push	{r3, r4, r5, lr}
 801460a:	2300      	movs	r3, #0
 801460c:	4c05      	ldr	r4, [pc, #20]	; (8014624 <_close_r+0x1c>)
 801460e:	4605      	mov	r5, r0
 8014610:	4608      	mov	r0, r1
 8014612:	6023      	str	r3, [r4, #0]
 8014614:	f7ed fc17 	bl	8001e46 <_close>
 8014618:	1c43      	adds	r3, r0, #1
 801461a:	d102      	bne.n	8014622 <_close_r+0x1a>
 801461c:	6823      	ldr	r3, [r4, #0]
 801461e:	b103      	cbz	r3, 8014622 <_close_r+0x1a>
 8014620:	602b      	str	r3, [r5, #0]
 8014622:	bd38      	pop	{r3, r4, r5, pc}
 8014624:	2000705c 	.word	0x2000705c

08014628 <_fstat_r>:
 8014628:	b538      	push	{r3, r4, r5, lr}
 801462a:	2300      	movs	r3, #0
 801462c:	4c06      	ldr	r4, [pc, #24]	; (8014648 <_fstat_r+0x20>)
 801462e:	4605      	mov	r5, r0
 8014630:	4608      	mov	r0, r1
 8014632:	4611      	mov	r1, r2
 8014634:	6023      	str	r3, [r4, #0]
 8014636:	f7ed fc11 	bl	8001e5c <_fstat>
 801463a:	1c43      	adds	r3, r0, #1
 801463c:	d102      	bne.n	8014644 <_fstat_r+0x1c>
 801463e:	6823      	ldr	r3, [r4, #0]
 8014640:	b103      	cbz	r3, 8014644 <_fstat_r+0x1c>
 8014642:	602b      	str	r3, [r5, #0]
 8014644:	bd38      	pop	{r3, r4, r5, pc}
 8014646:	bf00      	nop
 8014648:	2000705c 	.word	0x2000705c

0801464c <_isatty_r>:
 801464c:	b538      	push	{r3, r4, r5, lr}
 801464e:	2300      	movs	r3, #0
 8014650:	4c05      	ldr	r4, [pc, #20]	; (8014668 <_isatty_r+0x1c>)
 8014652:	4605      	mov	r5, r0
 8014654:	4608      	mov	r0, r1
 8014656:	6023      	str	r3, [r4, #0]
 8014658:	f7ed fc0f 	bl	8001e7a <_isatty>
 801465c:	1c43      	adds	r3, r0, #1
 801465e:	d102      	bne.n	8014666 <_isatty_r+0x1a>
 8014660:	6823      	ldr	r3, [r4, #0]
 8014662:	b103      	cbz	r3, 8014666 <_isatty_r+0x1a>
 8014664:	602b      	str	r3, [r5, #0]
 8014666:	bd38      	pop	{r3, r4, r5, pc}
 8014668:	2000705c 	.word	0x2000705c

0801466c <_lseek_r>:
 801466c:	b538      	push	{r3, r4, r5, lr}
 801466e:	4605      	mov	r5, r0
 8014670:	4608      	mov	r0, r1
 8014672:	4611      	mov	r1, r2
 8014674:	2200      	movs	r2, #0
 8014676:	4c05      	ldr	r4, [pc, #20]	; (801468c <_lseek_r+0x20>)
 8014678:	6022      	str	r2, [r4, #0]
 801467a:	461a      	mov	r2, r3
 801467c:	f7ed fc07 	bl	8001e8e <_lseek>
 8014680:	1c43      	adds	r3, r0, #1
 8014682:	d102      	bne.n	801468a <_lseek_r+0x1e>
 8014684:	6823      	ldr	r3, [r4, #0]
 8014686:	b103      	cbz	r3, 801468a <_lseek_r+0x1e>
 8014688:	602b      	str	r3, [r5, #0]
 801468a:	bd38      	pop	{r3, r4, r5, pc}
 801468c:	2000705c 	.word	0x2000705c

08014690 <memchr>:
 8014690:	b510      	push	{r4, lr}
 8014692:	b2c9      	uxtb	r1, r1
 8014694:	4402      	add	r2, r0
 8014696:	4290      	cmp	r0, r2
 8014698:	4603      	mov	r3, r0
 801469a:	d101      	bne.n	80146a0 <memchr+0x10>
 801469c:	2300      	movs	r3, #0
 801469e:	e003      	b.n	80146a8 <memchr+0x18>
 80146a0:	781c      	ldrb	r4, [r3, #0]
 80146a2:	3001      	adds	r0, #1
 80146a4:	428c      	cmp	r4, r1
 80146a6:	d1f6      	bne.n	8014696 <memchr+0x6>
 80146a8:	4618      	mov	r0, r3
 80146aa:	bd10      	pop	{r4, pc}

080146ac <memmove>:
 80146ac:	4288      	cmp	r0, r1
 80146ae:	b510      	push	{r4, lr}
 80146b0:	eb01 0302 	add.w	r3, r1, r2
 80146b4:	d807      	bhi.n	80146c6 <memmove+0x1a>
 80146b6:	1e42      	subs	r2, r0, #1
 80146b8:	4299      	cmp	r1, r3
 80146ba:	d00a      	beq.n	80146d2 <memmove+0x26>
 80146bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80146c0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80146c4:	e7f8      	b.n	80146b8 <memmove+0xc>
 80146c6:	4283      	cmp	r3, r0
 80146c8:	d9f5      	bls.n	80146b6 <memmove+0xa>
 80146ca:	1881      	adds	r1, r0, r2
 80146cc:	1ad2      	subs	r2, r2, r3
 80146ce:	42d3      	cmn	r3, r2
 80146d0:	d100      	bne.n	80146d4 <memmove+0x28>
 80146d2:	bd10      	pop	{r4, pc}
 80146d4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80146d8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80146dc:	e7f7      	b.n	80146ce <memmove+0x22>

080146de <__malloc_lock>:
 80146de:	4770      	bx	lr

080146e0 <__malloc_unlock>:
 80146e0:	4770      	bx	lr

080146e2 <_realloc_r>:
 80146e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80146e4:	4607      	mov	r7, r0
 80146e6:	4614      	mov	r4, r2
 80146e8:	460e      	mov	r6, r1
 80146ea:	b921      	cbnz	r1, 80146f6 <_realloc_r+0x14>
 80146ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80146f0:	4611      	mov	r1, r2
 80146f2:	f7ff bab1 	b.w	8013c58 <_malloc_r>
 80146f6:	b922      	cbnz	r2, 8014702 <_realloc_r+0x20>
 80146f8:	f7ff fa62 	bl	8013bc0 <_free_r>
 80146fc:	4625      	mov	r5, r4
 80146fe:	4628      	mov	r0, r5
 8014700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014702:	f000 f827 	bl	8014754 <_malloc_usable_size_r>
 8014706:	42a0      	cmp	r0, r4
 8014708:	d20f      	bcs.n	801472a <_realloc_r+0x48>
 801470a:	4621      	mov	r1, r4
 801470c:	4638      	mov	r0, r7
 801470e:	f7ff faa3 	bl	8013c58 <_malloc_r>
 8014712:	4605      	mov	r5, r0
 8014714:	2800      	cmp	r0, #0
 8014716:	d0f2      	beq.n	80146fe <_realloc_r+0x1c>
 8014718:	4631      	mov	r1, r6
 801471a:	4622      	mov	r2, r4
 801471c:	f7fe fefa 	bl	8013514 <memcpy>
 8014720:	4631      	mov	r1, r6
 8014722:	4638      	mov	r0, r7
 8014724:	f7ff fa4c 	bl	8013bc0 <_free_r>
 8014728:	e7e9      	b.n	80146fe <_realloc_r+0x1c>
 801472a:	4635      	mov	r5, r6
 801472c:	e7e7      	b.n	80146fe <_realloc_r+0x1c>
	...

08014730 <_read_r>:
 8014730:	b538      	push	{r3, r4, r5, lr}
 8014732:	4605      	mov	r5, r0
 8014734:	4608      	mov	r0, r1
 8014736:	4611      	mov	r1, r2
 8014738:	2200      	movs	r2, #0
 801473a:	4c05      	ldr	r4, [pc, #20]	; (8014750 <_read_r+0x20>)
 801473c:	6022      	str	r2, [r4, #0]
 801473e:	461a      	mov	r2, r3
 8014740:	f7ed fb48 	bl	8001dd4 <_read>
 8014744:	1c43      	adds	r3, r0, #1
 8014746:	d102      	bne.n	801474e <_read_r+0x1e>
 8014748:	6823      	ldr	r3, [r4, #0]
 801474a:	b103      	cbz	r3, 801474e <_read_r+0x1e>
 801474c:	602b      	str	r3, [r5, #0]
 801474e:	bd38      	pop	{r3, r4, r5, pc}
 8014750:	2000705c 	.word	0x2000705c

08014754 <_malloc_usable_size_r>:
 8014754:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014758:	1f18      	subs	r0, r3, #4
 801475a:	2b00      	cmp	r3, #0
 801475c:	bfbc      	itt	lt
 801475e:	580b      	ldrlt	r3, [r1, r0]
 8014760:	18c0      	addlt	r0, r0, r3
 8014762:	4770      	bx	lr

08014764 <cos>:
 8014764:	b530      	push	{r4, r5, lr}
 8014766:	4a18      	ldr	r2, [pc, #96]	; (80147c8 <cos+0x64>)
 8014768:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801476c:	4293      	cmp	r3, r2
 801476e:	b087      	sub	sp, #28
 8014770:	dc04      	bgt.n	801477c <cos+0x18>
 8014772:	2200      	movs	r2, #0
 8014774:	2300      	movs	r3, #0
 8014776:	f001 f96b 	bl	8015a50 <__kernel_cos>
 801477a:	e006      	b.n	801478a <cos+0x26>
 801477c:	4a13      	ldr	r2, [pc, #76]	; (80147cc <cos+0x68>)
 801477e:	4293      	cmp	r3, r2
 8014780:	dd05      	ble.n	801478e <cos+0x2a>
 8014782:	4602      	mov	r2, r0
 8014784:	460b      	mov	r3, r1
 8014786:	f7eb fd5f 	bl	8000248 <__aeabi_dsub>
 801478a:	b007      	add	sp, #28
 801478c:	bd30      	pop	{r4, r5, pc}
 801478e:	aa02      	add	r2, sp, #8
 8014790:	f000 fec2 	bl	8015518 <__ieee754_rem_pio2>
 8014794:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014798:	f000 0403 	and.w	r4, r0, #3
 801479c:	2c01      	cmp	r4, #1
 801479e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80147a2:	d008      	beq.n	80147b6 <cos+0x52>
 80147a4:	2c02      	cmp	r4, #2
 80147a6:	d00c      	beq.n	80147c2 <cos+0x5e>
 80147a8:	2c00      	cmp	r4, #0
 80147aa:	d0e4      	beq.n	8014776 <cos+0x12>
 80147ac:	2401      	movs	r4, #1
 80147ae:	9400      	str	r4, [sp, #0]
 80147b0:	f001 fd56 	bl	8016260 <__kernel_sin>
 80147b4:	e7e9      	b.n	801478a <cos+0x26>
 80147b6:	9400      	str	r4, [sp, #0]
 80147b8:	f001 fd52 	bl	8016260 <__kernel_sin>
 80147bc:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80147c0:	e7e3      	b.n	801478a <cos+0x26>
 80147c2:	f001 f945 	bl	8015a50 <__kernel_cos>
 80147c6:	e7f9      	b.n	80147bc <cos+0x58>
 80147c8:	3fe921fb 	.word	0x3fe921fb
 80147cc:	7fefffff 	.word	0x7fefffff

080147d0 <sin>:
 80147d0:	b530      	push	{r4, r5, lr}
 80147d2:	4a1a      	ldr	r2, [pc, #104]	; (801483c <sin+0x6c>)
 80147d4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80147d8:	4293      	cmp	r3, r2
 80147da:	b087      	sub	sp, #28
 80147dc:	dc06      	bgt.n	80147ec <sin+0x1c>
 80147de:	2300      	movs	r3, #0
 80147e0:	2200      	movs	r2, #0
 80147e2:	9300      	str	r3, [sp, #0]
 80147e4:	2300      	movs	r3, #0
 80147e6:	f001 fd3b 	bl	8016260 <__kernel_sin>
 80147ea:	e006      	b.n	80147fa <sin+0x2a>
 80147ec:	4a14      	ldr	r2, [pc, #80]	; (8014840 <sin+0x70>)
 80147ee:	4293      	cmp	r3, r2
 80147f0:	dd05      	ble.n	80147fe <sin+0x2e>
 80147f2:	4602      	mov	r2, r0
 80147f4:	460b      	mov	r3, r1
 80147f6:	f7eb fd27 	bl	8000248 <__aeabi_dsub>
 80147fa:	b007      	add	sp, #28
 80147fc:	bd30      	pop	{r4, r5, pc}
 80147fe:	aa02      	add	r2, sp, #8
 8014800:	f000 fe8a 	bl	8015518 <__ieee754_rem_pio2>
 8014804:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014808:	f000 0403 	and.w	r4, r0, #3
 801480c:	2c01      	cmp	r4, #1
 801480e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014812:	d005      	beq.n	8014820 <sin+0x50>
 8014814:	2c02      	cmp	r4, #2
 8014816:	d006      	beq.n	8014826 <sin+0x56>
 8014818:	b964      	cbnz	r4, 8014834 <sin+0x64>
 801481a:	2401      	movs	r4, #1
 801481c:	9400      	str	r4, [sp, #0]
 801481e:	e7e2      	b.n	80147e6 <sin+0x16>
 8014820:	f001 f916 	bl	8015a50 <__kernel_cos>
 8014824:	e7e9      	b.n	80147fa <sin+0x2a>
 8014826:	2401      	movs	r4, #1
 8014828:	9400      	str	r4, [sp, #0]
 801482a:	f001 fd19 	bl	8016260 <__kernel_sin>
 801482e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8014832:	e7e2      	b.n	80147fa <sin+0x2a>
 8014834:	f001 f90c 	bl	8015a50 <__kernel_cos>
 8014838:	e7f9      	b.n	801482e <sin+0x5e>
 801483a:	bf00      	nop
 801483c:	3fe921fb 	.word	0x3fe921fb
 8014840:	7fefffff 	.word	0x7fefffff

08014844 <pow>:
 8014844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014848:	b08f      	sub	sp, #60	; 0x3c
 801484a:	461d      	mov	r5, r3
 801484c:	4680      	mov	r8, r0
 801484e:	4689      	mov	r9, r1
 8014850:	4614      	mov	r4, r2
 8014852:	f000 f955 	bl	8014b00 <__ieee754_pow>
 8014856:	4fa1      	ldr	r7, [pc, #644]	; (8014adc <pow+0x298>)
 8014858:	e9cd 0100 	strd	r0, r1, [sp]
 801485c:	f997 3000 	ldrsb.w	r3, [r7]
 8014860:	463e      	mov	r6, r7
 8014862:	9302      	str	r3, [sp, #8]
 8014864:	3301      	adds	r3, #1
 8014866:	d05f      	beq.n	8014928 <pow+0xe4>
 8014868:	4622      	mov	r2, r4
 801486a:	462b      	mov	r3, r5
 801486c:	4620      	mov	r0, r4
 801486e:	4629      	mov	r1, r5
 8014870:	f7ec f93c 	bl	8000aec <__aeabi_dcmpun>
 8014874:	4682      	mov	sl, r0
 8014876:	2800      	cmp	r0, #0
 8014878:	d156      	bne.n	8014928 <pow+0xe4>
 801487a:	4642      	mov	r2, r8
 801487c:	464b      	mov	r3, r9
 801487e:	4640      	mov	r0, r8
 8014880:	4649      	mov	r1, r9
 8014882:	f7ec f933 	bl	8000aec <__aeabi_dcmpun>
 8014886:	9003      	str	r0, [sp, #12]
 8014888:	b1e8      	cbz	r0, 80148c6 <pow+0x82>
 801488a:	2200      	movs	r2, #0
 801488c:	2300      	movs	r3, #0
 801488e:	4620      	mov	r0, r4
 8014890:	4629      	mov	r1, r5
 8014892:	f7ec f8f9 	bl	8000a88 <__aeabi_dcmpeq>
 8014896:	2800      	cmp	r0, #0
 8014898:	d046      	beq.n	8014928 <pow+0xe4>
 801489a:	2301      	movs	r3, #1
 801489c:	2200      	movs	r2, #0
 801489e:	9304      	str	r3, [sp, #16]
 80148a0:	4b8f      	ldr	r3, [pc, #572]	; (8014ae0 <pow+0x29c>)
 80148a2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80148a6:	9305      	str	r3, [sp, #20]
 80148a8:	4b8e      	ldr	r3, [pc, #568]	; (8014ae4 <pow+0x2a0>)
 80148aa:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80148ae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80148b2:	9b02      	ldr	r3, [sp, #8]
 80148b4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80148b8:	2b02      	cmp	r3, #2
 80148ba:	d031      	beq.n	8014920 <pow+0xdc>
 80148bc:	a804      	add	r0, sp, #16
 80148be:	f001 fe13 	bl	80164e8 <matherr>
 80148c2:	bb38      	cbnz	r0, 8014914 <pow+0xd0>
 80148c4:	e058      	b.n	8014978 <pow+0x134>
 80148c6:	f04f 0a00 	mov.w	sl, #0
 80148ca:	f04f 0b00 	mov.w	fp, #0
 80148ce:	4652      	mov	r2, sl
 80148d0:	465b      	mov	r3, fp
 80148d2:	4640      	mov	r0, r8
 80148d4:	4649      	mov	r1, r9
 80148d6:	f7ec f8d7 	bl	8000a88 <__aeabi_dcmpeq>
 80148da:	2800      	cmp	r0, #0
 80148dc:	d051      	beq.n	8014982 <pow+0x13e>
 80148de:	4652      	mov	r2, sl
 80148e0:	465b      	mov	r3, fp
 80148e2:	4620      	mov	r0, r4
 80148e4:	4629      	mov	r1, r5
 80148e6:	f7ec f8cf 	bl	8000a88 <__aeabi_dcmpeq>
 80148ea:	4606      	mov	r6, r0
 80148ec:	b308      	cbz	r0, 8014932 <pow+0xee>
 80148ee:	2301      	movs	r3, #1
 80148f0:	9304      	str	r3, [sp, #16]
 80148f2:	4b7b      	ldr	r3, [pc, #492]	; (8014ae0 <pow+0x29c>)
 80148f4:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80148f8:	9305      	str	r3, [sp, #20]
 80148fa:	9b03      	ldr	r3, [sp, #12]
 80148fc:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8014900:	930c      	str	r3, [sp, #48]	; 0x30
 8014902:	9b02      	ldr	r3, [sp, #8]
 8014904:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8014908:	2b00      	cmp	r3, #0
 801490a:	d0d7      	beq.n	80148bc <pow+0x78>
 801490c:	2200      	movs	r2, #0
 801490e:	4b75      	ldr	r3, [pc, #468]	; (8014ae4 <pow+0x2a0>)
 8014910:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014914:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014916:	b11b      	cbz	r3, 8014920 <pow+0xdc>
 8014918:	f7fe fdd2 	bl	80134c0 <__errno>
 801491c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801491e:	6003      	str	r3, [r0, #0]
 8014920:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8014924:	e9cd 3400 	strd	r3, r4, [sp]
 8014928:	e9dd 0100 	ldrd	r0, r1, [sp]
 801492c:	b00f      	add	sp, #60	; 0x3c
 801492e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014932:	4620      	mov	r0, r4
 8014934:	4629      	mov	r1, r5
 8014936:	f001 fd4d 	bl	80163d4 <finite>
 801493a:	2800      	cmp	r0, #0
 801493c:	d0f4      	beq.n	8014928 <pow+0xe4>
 801493e:	4652      	mov	r2, sl
 8014940:	465b      	mov	r3, fp
 8014942:	4620      	mov	r0, r4
 8014944:	4629      	mov	r1, r5
 8014946:	f7ec f8a9 	bl	8000a9c <__aeabi_dcmplt>
 801494a:	2800      	cmp	r0, #0
 801494c:	d0ec      	beq.n	8014928 <pow+0xe4>
 801494e:	2301      	movs	r3, #1
 8014950:	9304      	str	r3, [sp, #16]
 8014952:	4b63      	ldr	r3, [pc, #396]	; (8014ae0 <pow+0x29c>)
 8014954:	960c      	str	r6, [sp, #48]	; 0x30
 8014956:	9305      	str	r3, [sp, #20]
 8014958:	f997 3000 	ldrsb.w	r3, [r7]
 801495c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8014960:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8014964:	b913      	cbnz	r3, 801496c <pow+0x128>
 8014966:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801496a:	e7a7      	b.n	80148bc <pow+0x78>
 801496c:	2000      	movs	r0, #0
 801496e:	495e      	ldr	r1, [pc, #376]	; (8014ae8 <pow+0x2a4>)
 8014970:	2b02      	cmp	r3, #2
 8014972:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014976:	d1a1      	bne.n	80148bc <pow+0x78>
 8014978:	f7fe fda2 	bl	80134c0 <__errno>
 801497c:	2321      	movs	r3, #33	; 0x21
 801497e:	6003      	str	r3, [r0, #0]
 8014980:	e7c8      	b.n	8014914 <pow+0xd0>
 8014982:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014986:	f001 fd25 	bl	80163d4 <finite>
 801498a:	9002      	str	r0, [sp, #8]
 801498c:	2800      	cmp	r0, #0
 801498e:	d177      	bne.n	8014a80 <pow+0x23c>
 8014990:	4640      	mov	r0, r8
 8014992:	4649      	mov	r1, r9
 8014994:	f001 fd1e 	bl	80163d4 <finite>
 8014998:	2800      	cmp	r0, #0
 801499a:	d071      	beq.n	8014a80 <pow+0x23c>
 801499c:	4620      	mov	r0, r4
 801499e:	4629      	mov	r1, r5
 80149a0:	f001 fd18 	bl	80163d4 <finite>
 80149a4:	2800      	cmp	r0, #0
 80149a6:	d06b      	beq.n	8014a80 <pow+0x23c>
 80149a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80149ac:	4619      	mov	r1, r3
 80149ae:	4610      	mov	r0, r2
 80149b0:	f7ec f89c 	bl	8000aec <__aeabi_dcmpun>
 80149b4:	f997 7000 	ldrsb.w	r7, [r7]
 80149b8:	4b49      	ldr	r3, [pc, #292]	; (8014ae0 <pow+0x29c>)
 80149ba:	b1a0      	cbz	r0, 80149e6 <pow+0x1a2>
 80149bc:	2201      	movs	r2, #1
 80149be:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80149c2:	9b02      	ldr	r3, [sp, #8]
 80149c4:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80149c8:	930c      	str	r3, [sp, #48]	; 0x30
 80149ca:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80149ce:	2f00      	cmp	r7, #0
 80149d0:	d0c9      	beq.n	8014966 <pow+0x122>
 80149d2:	4652      	mov	r2, sl
 80149d4:	465b      	mov	r3, fp
 80149d6:	4650      	mov	r0, sl
 80149d8:	4659      	mov	r1, fp
 80149da:	f7eb ff17 	bl	800080c <__aeabi_ddiv>
 80149de:	2f02      	cmp	r7, #2
 80149e0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80149e4:	e7c7      	b.n	8014976 <pow+0x132>
 80149e6:	2203      	movs	r2, #3
 80149e8:	900c      	str	r0, [sp, #48]	; 0x30
 80149ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80149ee:	4620      	mov	r0, r4
 80149f0:	4629      	mov	r1, r5
 80149f2:	2200      	movs	r2, #0
 80149f4:	4b3d      	ldr	r3, [pc, #244]	; (8014aec <pow+0x2a8>)
 80149f6:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80149fa:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80149fe:	f7eb fddb 	bl	80005b8 <__aeabi_dmul>
 8014a02:	4604      	mov	r4, r0
 8014a04:	460d      	mov	r5, r1
 8014a06:	bb17      	cbnz	r7, 8014a4e <pow+0x20a>
 8014a08:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8014a0c:	4b38      	ldr	r3, [pc, #224]	; (8014af0 <pow+0x2ac>)
 8014a0e:	4640      	mov	r0, r8
 8014a10:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014a14:	4649      	mov	r1, r9
 8014a16:	4652      	mov	r2, sl
 8014a18:	465b      	mov	r3, fp
 8014a1a:	f7ec f83f 	bl	8000a9c <__aeabi_dcmplt>
 8014a1e:	2800      	cmp	r0, #0
 8014a20:	d054      	beq.n	8014acc <pow+0x288>
 8014a22:	4620      	mov	r0, r4
 8014a24:	4629      	mov	r1, r5
 8014a26:	f001 fd67 	bl	80164f8 <rint>
 8014a2a:	4622      	mov	r2, r4
 8014a2c:	462b      	mov	r3, r5
 8014a2e:	f7ec f82b 	bl	8000a88 <__aeabi_dcmpeq>
 8014a32:	b920      	cbnz	r0, 8014a3e <pow+0x1fa>
 8014a34:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8014a38:	4b2e      	ldr	r3, [pc, #184]	; (8014af4 <pow+0x2b0>)
 8014a3a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014a3e:	f996 3000 	ldrsb.w	r3, [r6]
 8014a42:	2b02      	cmp	r3, #2
 8014a44:	d142      	bne.n	8014acc <pow+0x288>
 8014a46:	f7fe fd3b 	bl	80134c0 <__errno>
 8014a4a:	2322      	movs	r3, #34	; 0x22
 8014a4c:	e797      	b.n	801497e <pow+0x13a>
 8014a4e:	2200      	movs	r2, #0
 8014a50:	4b29      	ldr	r3, [pc, #164]	; (8014af8 <pow+0x2b4>)
 8014a52:	4640      	mov	r0, r8
 8014a54:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014a58:	4649      	mov	r1, r9
 8014a5a:	4652      	mov	r2, sl
 8014a5c:	465b      	mov	r3, fp
 8014a5e:	f7ec f81d 	bl	8000a9c <__aeabi_dcmplt>
 8014a62:	2800      	cmp	r0, #0
 8014a64:	d0eb      	beq.n	8014a3e <pow+0x1fa>
 8014a66:	4620      	mov	r0, r4
 8014a68:	4629      	mov	r1, r5
 8014a6a:	f001 fd45 	bl	80164f8 <rint>
 8014a6e:	4622      	mov	r2, r4
 8014a70:	462b      	mov	r3, r5
 8014a72:	f7ec f809 	bl	8000a88 <__aeabi_dcmpeq>
 8014a76:	2800      	cmp	r0, #0
 8014a78:	d1e1      	bne.n	8014a3e <pow+0x1fa>
 8014a7a:	2200      	movs	r2, #0
 8014a7c:	4b1a      	ldr	r3, [pc, #104]	; (8014ae8 <pow+0x2a4>)
 8014a7e:	e7dc      	b.n	8014a3a <pow+0x1f6>
 8014a80:	2200      	movs	r2, #0
 8014a82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014a86:	2300      	movs	r3, #0
 8014a88:	f7eb fffe 	bl	8000a88 <__aeabi_dcmpeq>
 8014a8c:	2800      	cmp	r0, #0
 8014a8e:	f43f af4b 	beq.w	8014928 <pow+0xe4>
 8014a92:	4640      	mov	r0, r8
 8014a94:	4649      	mov	r1, r9
 8014a96:	f001 fc9d 	bl	80163d4 <finite>
 8014a9a:	2800      	cmp	r0, #0
 8014a9c:	f43f af44 	beq.w	8014928 <pow+0xe4>
 8014aa0:	4620      	mov	r0, r4
 8014aa2:	4629      	mov	r1, r5
 8014aa4:	f001 fc96 	bl	80163d4 <finite>
 8014aa8:	2800      	cmp	r0, #0
 8014aaa:	f43f af3d 	beq.w	8014928 <pow+0xe4>
 8014aae:	2304      	movs	r3, #4
 8014ab0:	9304      	str	r3, [sp, #16]
 8014ab2:	4b0b      	ldr	r3, [pc, #44]	; (8014ae0 <pow+0x29c>)
 8014ab4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8014ab8:	9305      	str	r3, [sp, #20]
 8014aba:	2300      	movs	r3, #0
 8014abc:	2400      	movs	r4, #0
 8014abe:	930c      	str	r3, [sp, #48]	; 0x30
 8014ac0:	2300      	movs	r3, #0
 8014ac2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8014ac6:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8014aca:	e7b8      	b.n	8014a3e <pow+0x1fa>
 8014acc:	a804      	add	r0, sp, #16
 8014ace:	f001 fd0b 	bl	80164e8 <matherr>
 8014ad2:	2800      	cmp	r0, #0
 8014ad4:	f47f af1e 	bne.w	8014914 <pow+0xd0>
 8014ad8:	e7b5      	b.n	8014a46 <pow+0x202>
 8014ada:	bf00      	nop
 8014adc:	200002bc 	.word	0x200002bc
 8014ae0:	0802442b 	.word	0x0802442b
 8014ae4:	3ff00000 	.word	0x3ff00000
 8014ae8:	fff00000 	.word	0xfff00000
 8014aec:	3fe00000 	.word	0x3fe00000
 8014af0:	47efffff 	.word	0x47efffff
 8014af4:	c7efffff 	.word	0xc7efffff
 8014af8:	7ff00000 	.word	0x7ff00000
 8014afc:	00000000 	.word	0x00000000

08014b00 <__ieee754_pow>:
 8014b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b04:	b091      	sub	sp, #68	; 0x44
 8014b06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014b0a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 8014b0e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8014b12:	ea55 0302 	orrs.w	r3, r5, r2
 8014b16:	4607      	mov	r7, r0
 8014b18:	4688      	mov	r8, r1
 8014b1a:	f000 84b7 	beq.w	801548c <__ieee754_pow+0x98c>
 8014b1e:	4b80      	ldr	r3, [pc, #512]	; (8014d20 <__ieee754_pow+0x220>)
 8014b20:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8014b24:	429c      	cmp	r4, r3
 8014b26:	4689      	mov	r9, r1
 8014b28:	4682      	mov	sl, r0
 8014b2a:	dc09      	bgt.n	8014b40 <__ieee754_pow+0x40>
 8014b2c:	d103      	bne.n	8014b36 <__ieee754_pow+0x36>
 8014b2e:	b938      	cbnz	r0, 8014b40 <__ieee754_pow+0x40>
 8014b30:	42a5      	cmp	r5, r4
 8014b32:	dc0d      	bgt.n	8014b50 <__ieee754_pow+0x50>
 8014b34:	e001      	b.n	8014b3a <__ieee754_pow+0x3a>
 8014b36:	429d      	cmp	r5, r3
 8014b38:	dc02      	bgt.n	8014b40 <__ieee754_pow+0x40>
 8014b3a:	429d      	cmp	r5, r3
 8014b3c:	d10e      	bne.n	8014b5c <__ieee754_pow+0x5c>
 8014b3e:	b16a      	cbz	r2, 8014b5c <__ieee754_pow+0x5c>
 8014b40:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8014b44:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8014b48:	ea54 030a 	orrs.w	r3, r4, sl
 8014b4c:	f000 849e 	beq.w	801548c <__ieee754_pow+0x98c>
 8014b50:	4874      	ldr	r0, [pc, #464]	; (8014d24 <__ieee754_pow+0x224>)
 8014b52:	b011      	add	sp, #68	; 0x44
 8014b54:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b58:	f001 bcc8 	b.w	80164ec <nan>
 8014b5c:	f1b9 0f00 	cmp.w	r9, #0
 8014b60:	da53      	bge.n	8014c0a <__ieee754_pow+0x10a>
 8014b62:	4b71      	ldr	r3, [pc, #452]	; (8014d28 <__ieee754_pow+0x228>)
 8014b64:	429d      	cmp	r5, r3
 8014b66:	dc4e      	bgt.n	8014c06 <__ieee754_pow+0x106>
 8014b68:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8014b6c:	429d      	cmp	r5, r3
 8014b6e:	dd4c      	ble.n	8014c0a <__ieee754_pow+0x10a>
 8014b70:	152b      	asrs	r3, r5, #20
 8014b72:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014b76:	2b14      	cmp	r3, #20
 8014b78:	dd28      	ble.n	8014bcc <__ieee754_pow+0xcc>
 8014b7a:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8014b7e:	fa22 f103 	lsr.w	r1, r2, r3
 8014b82:	fa01 f303 	lsl.w	r3, r1, r3
 8014b86:	4293      	cmp	r3, r2
 8014b88:	d13f      	bne.n	8014c0a <__ieee754_pow+0x10a>
 8014b8a:	f001 0101 	and.w	r1, r1, #1
 8014b8e:	f1c1 0302 	rsb	r3, r1, #2
 8014b92:	9300      	str	r3, [sp, #0]
 8014b94:	2a00      	cmp	r2, #0
 8014b96:	d15c      	bne.n	8014c52 <__ieee754_pow+0x152>
 8014b98:	4b61      	ldr	r3, [pc, #388]	; (8014d20 <__ieee754_pow+0x220>)
 8014b9a:	429d      	cmp	r5, r3
 8014b9c:	d126      	bne.n	8014bec <__ieee754_pow+0xec>
 8014b9e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8014ba2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8014ba6:	ea53 030a 	orrs.w	r3, r3, sl
 8014baa:	f000 846f 	beq.w	801548c <__ieee754_pow+0x98c>
 8014bae:	4b5f      	ldr	r3, [pc, #380]	; (8014d2c <__ieee754_pow+0x22c>)
 8014bb0:	429c      	cmp	r4, r3
 8014bb2:	dd2c      	ble.n	8014c0e <__ieee754_pow+0x10e>
 8014bb4:	2e00      	cmp	r6, #0
 8014bb6:	f280 846f 	bge.w	8015498 <__ieee754_pow+0x998>
 8014bba:	f04f 0b00 	mov.w	fp, #0
 8014bbe:	f04f 0c00 	mov.w	ip, #0
 8014bc2:	4658      	mov	r0, fp
 8014bc4:	4661      	mov	r1, ip
 8014bc6:	b011      	add	sp, #68	; 0x44
 8014bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bcc:	2a00      	cmp	r2, #0
 8014bce:	d13e      	bne.n	8014c4e <__ieee754_pow+0x14e>
 8014bd0:	f1c3 0314 	rsb	r3, r3, #20
 8014bd4:	fa45 f103 	asr.w	r1, r5, r3
 8014bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8014bdc:	42ab      	cmp	r3, r5
 8014bde:	f040 8463 	bne.w	80154a8 <__ieee754_pow+0x9a8>
 8014be2:	f001 0101 	and.w	r1, r1, #1
 8014be6:	f1c1 0302 	rsb	r3, r1, #2
 8014bea:	9300      	str	r3, [sp, #0]
 8014bec:	4b50      	ldr	r3, [pc, #320]	; (8014d30 <__ieee754_pow+0x230>)
 8014bee:	429d      	cmp	r5, r3
 8014bf0:	d114      	bne.n	8014c1c <__ieee754_pow+0x11c>
 8014bf2:	2e00      	cmp	r6, #0
 8014bf4:	f280 8454 	bge.w	80154a0 <__ieee754_pow+0x9a0>
 8014bf8:	463a      	mov	r2, r7
 8014bfa:	4643      	mov	r3, r8
 8014bfc:	2000      	movs	r0, #0
 8014bfe:	494c      	ldr	r1, [pc, #304]	; (8014d30 <__ieee754_pow+0x230>)
 8014c00:	f7eb fe04 	bl	800080c <__aeabi_ddiv>
 8014c04:	e013      	b.n	8014c2e <__ieee754_pow+0x12e>
 8014c06:	2302      	movs	r3, #2
 8014c08:	e7c3      	b.n	8014b92 <__ieee754_pow+0x92>
 8014c0a:	2300      	movs	r3, #0
 8014c0c:	e7c1      	b.n	8014b92 <__ieee754_pow+0x92>
 8014c0e:	2e00      	cmp	r6, #0
 8014c10:	dad3      	bge.n	8014bba <__ieee754_pow+0xba>
 8014c12:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8014c16:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8014c1a:	e7d2      	b.n	8014bc2 <__ieee754_pow+0xc2>
 8014c1c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8014c20:	d108      	bne.n	8014c34 <__ieee754_pow+0x134>
 8014c22:	463a      	mov	r2, r7
 8014c24:	4643      	mov	r3, r8
 8014c26:	4638      	mov	r0, r7
 8014c28:	4641      	mov	r1, r8
 8014c2a:	f7eb fcc5 	bl	80005b8 <__aeabi_dmul>
 8014c2e:	4683      	mov	fp, r0
 8014c30:	468c      	mov	ip, r1
 8014c32:	e7c6      	b.n	8014bc2 <__ieee754_pow+0xc2>
 8014c34:	4b3f      	ldr	r3, [pc, #252]	; (8014d34 <__ieee754_pow+0x234>)
 8014c36:	429e      	cmp	r6, r3
 8014c38:	d10b      	bne.n	8014c52 <__ieee754_pow+0x152>
 8014c3a:	f1b9 0f00 	cmp.w	r9, #0
 8014c3e:	db08      	blt.n	8014c52 <__ieee754_pow+0x152>
 8014c40:	4638      	mov	r0, r7
 8014c42:	4641      	mov	r1, r8
 8014c44:	b011      	add	sp, #68	; 0x44
 8014c46:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c4a:	f000 be55 	b.w	80158f8 <__ieee754_sqrt>
 8014c4e:	2300      	movs	r3, #0
 8014c50:	9300      	str	r3, [sp, #0]
 8014c52:	4638      	mov	r0, r7
 8014c54:	4641      	mov	r1, r8
 8014c56:	f001 fbb9 	bl	80163cc <fabs>
 8014c5a:	4683      	mov	fp, r0
 8014c5c:	468c      	mov	ip, r1
 8014c5e:	f1ba 0f00 	cmp.w	sl, #0
 8014c62:	d12b      	bne.n	8014cbc <__ieee754_pow+0x1bc>
 8014c64:	b124      	cbz	r4, 8014c70 <__ieee754_pow+0x170>
 8014c66:	4b32      	ldr	r3, [pc, #200]	; (8014d30 <__ieee754_pow+0x230>)
 8014c68:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8014c6c:	429a      	cmp	r2, r3
 8014c6e:	d125      	bne.n	8014cbc <__ieee754_pow+0x1bc>
 8014c70:	2e00      	cmp	r6, #0
 8014c72:	da07      	bge.n	8014c84 <__ieee754_pow+0x184>
 8014c74:	465a      	mov	r2, fp
 8014c76:	4663      	mov	r3, ip
 8014c78:	2000      	movs	r0, #0
 8014c7a:	492d      	ldr	r1, [pc, #180]	; (8014d30 <__ieee754_pow+0x230>)
 8014c7c:	f7eb fdc6 	bl	800080c <__aeabi_ddiv>
 8014c80:	4683      	mov	fp, r0
 8014c82:	468c      	mov	ip, r1
 8014c84:	f1b9 0f00 	cmp.w	r9, #0
 8014c88:	da9b      	bge.n	8014bc2 <__ieee754_pow+0xc2>
 8014c8a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8014c8e:	9b00      	ldr	r3, [sp, #0]
 8014c90:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8014c94:	4323      	orrs	r3, r4
 8014c96:	d108      	bne.n	8014caa <__ieee754_pow+0x1aa>
 8014c98:	465a      	mov	r2, fp
 8014c9a:	4663      	mov	r3, ip
 8014c9c:	4658      	mov	r0, fp
 8014c9e:	4661      	mov	r1, ip
 8014ca0:	f7eb fad2 	bl	8000248 <__aeabi_dsub>
 8014ca4:	4602      	mov	r2, r0
 8014ca6:	460b      	mov	r3, r1
 8014ca8:	e7aa      	b.n	8014c00 <__ieee754_pow+0x100>
 8014caa:	9b00      	ldr	r3, [sp, #0]
 8014cac:	2b01      	cmp	r3, #1
 8014cae:	d188      	bne.n	8014bc2 <__ieee754_pow+0xc2>
 8014cb0:	4658      	mov	r0, fp
 8014cb2:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8014cb6:	4683      	mov	fp, r0
 8014cb8:	469c      	mov	ip, r3
 8014cba:	e782      	b.n	8014bc2 <__ieee754_pow+0xc2>
 8014cbc:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8014cc0:	f109 33ff 	add.w	r3, r9, #4294967295
 8014cc4:	930d      	str	r3, [sp, #52]	; 0x34
 8014cc6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014cc8:	9b00      	ldr	r3, [sp, #0]
 8014cca:	4313      	orrs	r3, r2
 8014ccc:	d104      	bne.n	8014cd8 <__ieee754_pow+0x1d8>
 8014cce:	463a      	mov	r2, r7
 8014cd0:	4643      	mov	r3, r8
 8014cd2:	4638      	mov	r0, r7
 8014cd4:	4641      	mov	r1, r8
 8014cd6:	e7e3      	b.n	8014ca0 <__ieee754_pow+0x1a0>
 8014cd8:	4b17      	ldr	r3, [pc, #92]	; (8014d38 <__ieee754_pow+0x238>)
 8014cda:	429d      	cmp	r5, r3
 8014cdc:	f340 80fe 	ble.w	8014edc <__ieee754_pow+0x3dc>
 8014ce0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8014ce4:	429d      	cmp	r5, r3
 8014ce6:	dd0b      	ble.n	8014d00 <__ieee754_pow+0x200>
 8014ce8:	4b10      	ldr	r3, [pc, #64]	; (8014d2c <__ieee754_pow+0x22c>)
 8014cea:	429c      	cmp	r4, r3
 8014cec:	dc0e      	bgt.n	8014d0c <__ieee754_pow+0x20c>
 8014cee:	2e00      	cmp	r6, #0
 8014cf0:	f6bf af63 	bge.w	8014bba <__ieee754_pow+0xba>
 8014cf4:	a308      	add	r3, pc, #32	; (adr r3, 8014d18 <__ieee754_pow+0x218>)
 8014cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cfa:	4610      	mov	r0, r2
 8014cfc:	4619      	mov	r1, r3
 8014cfe:	e794      	b.n	8014c2a <__ieee754_pow+0x12a>
 8014d00:	4b0e      	ldr	r3, [pc, #56]	; (8014d3c <__ieee754_pow+0x23c>)
 8014d02:	429c      	cmp	r4, r3
 8014d04:	ddf3      	ble.n	8014cee <__ieee754_pow+0x1ee>
 8014d06:	4b0a      	ldr	r3, [pc, #40]	; (8014d30 <__ieee754_pow+0x230>)
 8014d08:	429c      	cmp	r4, r3
 8014d0a:	dd19      	ble.n	8014d40 <__ieee754_pow+0x240>
 8014d0c:	2e00      	cmp	r6, #0
 8014d0e:	dcf1      	bgt.n	8014cf4 <__ieee754_pow+0x1f4>
 8014d10:	e753      	b.n	8014bba <__ieee754_pow+0xba>
 8014d12:	bf00      	nop
 8014d14:	f3af 8000 	nop.w
 8014d18:	8800759c 	.word	0x8800759c
 8014d1c:	7e37e43c 	.word	0x7e37e43c
 8014d20:	7ff00000 	.word	0x7ff00000
 8014d24:	080243fd 	.word	0x080243fd
 8014d28:	433fffff 	.word	0x433fffff
 8014d2c:	3fefffff 	.word	0x3fefffff
 8014d30:	3ff00000 	.word	0x3ff00000
 8014d34:	3fe00000 	.word	0x3fe00000
 8014d38:	41e00000 	.word	0x41e00000
 8014d3c:	3feffffe 	.word	0x3feffffe
 8014d40:	4661      	mov	r1, ip
 8014d42:	2200      	movs	r2, #0
 8014d44:	4b60      	ldr	r3, [pc, #384]	; (8014ec8 <__ieee754_pow+0x3c8>)
 8014d46:	4658      	mov	r0, fp
 8014d48:	f7eb fa7e 	bl	8000248 <__aeabi_dsub>
 8014d4c:	a354      	add	r3, pc, #336	; (adr r3, 8014ea0 <__ieee754_pow+0x3a0>)
 8014d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d52:	4604      	mov	r4, r0
 8014d54:	460d      	mov	r5, r1
 8014d56:	f7eb fc2f 	bl	80005b8 <__aeabi_dmul>
 8014d5a:	a353      	add	r3, pc, #332	; (adr r3, 8014ea8 <__ieee754_pow+0x3a8>)
 8014d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d60:	4606      	mov	r6, r0
 8014d62:	460f      	mov	r7, r1
 8014d64:	4620      	mov	r0, r4
 8014d66:	4629      	mov	r1, r5
 8014d68:	f7eb fc26 	bl	80005b8 <__aeabi_dmul>
 8014d6c:	2200      	movs	r2, #0
 8014d6e:	4682      	mov	sl, r0
 8014d70:	468b      	mov	fp, r1
 8014d72:	4b56      	ldr	r3, [pc, #344]	; (8014ecc <__ieee754_pow+0x3cc>)
 8014d74:	4620      	mov	r0, r4
 8014d76:	4629      	mov	r1, r5
 8014d78:	f7eb fc1e 	bl	80005b8 <__aeabi_dmul>
 8014d7c:	4602      	mov	r2, r0
 8014d7e:	460b      	mov	r3, r1
 8014d80:	a14b      	add	r1, pc, #300	; (adr r1, 8014eb0 <__ieee754_pow+0x3b0>)
 8014d82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014d86:	f7eb fa5f 	bl	8000248 <__aeabi_dsub>
 8014d8a:	4622      	mov	r2, r4
 8014d8c:	462b      	mov	r3, r5
 8014d8e:	f7eb fc13 	bl	80005b8 <__aeabi_dmul>
 8014d92:	4602      	mov	r2, r0
 8014d94:	460b      	mov	r3, r1
 8014d96:	2000      	movs	r0, #0
 8014d98:	494d      	ldr	r1, [pc, #308]	; (8014ed0 <__ieee754_pow+0x3d0>)
 8014d9a:	f7eb fa55 	bl	8000248 <__aeabi_dsub>
 8014d9e:	4622      	mov	r2, r4
 8014da0:	462b      	mov	r3, r5
 8014da2:	4680      	mov	r8, r0
 8014da4:	4689      	mov	r9, r1
 8014da6:	4620      	mov	r0, r4
 8014da8:	4629      	mov	r1, r5
 8014daa:	f7eb fc05 	bl	80005b8 <__aeabi_dmul>
 8014dae:	4602      	mov	r2, r0
 8014db0:	460b      	mov	r3, r1
 8014db2:	4640      	mov	r0, r8
 8014db4:	4649      	mov	r1, r9
 8014db6:	f7eb fbff 	bl	80005b8 <__aeabi_dmul>
 8014dba:	a33f      	add	r3, pc, #252	; (adr r3, 8014eb8 <__ieee754_pow+0x3b8>)
 8014dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dc0:	f7eb fbfa 	bl	80005b8 <__aeabi_dmul>
 8014dc4:	4602      	mov	r2, r0
 8014dc6:	460b      	mov	r3, r1
 8014dc8:	4650      	mov	r0, sl
 8014dca:	4659      	mov	r1, fp
 8014dcc:	f7eb fa3c 	bl	8000248 <__aeabi_dsub>
 8014dd0:	4602      	mov	r2, r0
 8014dd2:	460b      	mov	r3, r1
 8014dd4:	4604      	mov	r4, r0
 8014dd6:	460d      	mov	r5, r1
 8014dd8:	4630      	mov	r0, r6
 8014dda:	4639      	mov	r1, r7
 8014ddc:	f7eb fa36 	bl	800024c <__adddf3>
 8014de0:	2000      	movs	r0, #0
 8014de2:	468b      	mov	fp, r1
 8014de4:	4682      	mov	sl, r0
 8014de6:	4632      	mov	r2, r6
 8014de8:	463b      	mov	r3, r7
 8014dea:	f7eb fa2d 	bl	8000248 <__aeabi_dsub>
 8014dee:	4602      	mov	r2, r0
 8014df0:	460b      	mov	r3, r1
 8014df2:	4620      	mov	r0, r4
 8014df4:	4629      	mov	r1, r5
 8014df6:	f7eb fa27 	bl	8000248 <__aeabi_dsub>
 8014dfa:	9b00      	ldr	r3, [sp, #0]
 8014dfc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014dfe:	3b01      	subs	r3, #1
 8014e00:	4313      	orrs	r3, r2
 8014e02:	f04f 0300 	mov.w	r3, #0
 8014e06:	bf0c      	ite	eq
 8014e08:	4c32      	ldreq	r4, [pc, #200]	; (8014ed4 <__ieee754_pow+0x3d4>)
 8014e0a:	4c2f      	ldrne	r4, [pc, #188]	; (8014ec8 <__ieee754_pow+0x3c8>)
 8014e0c:	4606      	mov	r6, r0
 8014e0e:	e9cd 3400 	strd	r3, r4, [sp]
 8014e12:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8014e16:	2400      	movs	r4, #0
 8014e18:	460f      	mov	r7, r1
 8014e1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e1e:	4622      	mov	r2, r4
 8014e20:	462b      	mov	r3, r5
 8014e22:	f7eb fa11 	bl	8000248 <__aeabi_dsub>
 8014e26:	4652      	mov	r2, sl
 8014e28:	465b      	mov	r3, fp
 8014e2a:	f7eb fbc5 	bl	80005b8 <__aeabi_dmul>
 8014e2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014e32:	4680      	mov	r8, r0
 8014e34:	4689      	mov	r9, r1
 8014e36:	4630      	mov	r0, r6
 8014e38:	4639      	mov	r1, r7
 8014e3a:	f7eb fbbd 	bl	80005b8 <__aeabi_dmul>
 8014e3e:	4602      	mov	r2, r0
 8014e40:	460b      	mov	r3, r1
 8014e42:	4640      	mov	r0, r8
 8014e44:	4649      	mov	r1, r9
 8014e46:	f7eb fa01 	bl	800024c <__adddf3>
 8014e4a:	4622      	mov	r2, r4
 8014e4c:	462b      	mov	r3, r5
 8014e4e:	4680      	mov	r8, r0
 8014e50:	4689      	mov	r9, r1
 8014e52:	4650      	mov	r0, sl
 8014e54:	4659      	mov	r1, fp
 8014e56:	f7eb fbaf 	bl	80005b8 <__aeabi_dmul>
 8014e5a:	4604      	mov	r4, r0
 8014e5c:	460d      	mov	r5, r1
 8014e5e:	460b      	mov	r3, r1
 8014e60:	4602      	mov	r2, r0
 8014e62:	4649      	mov	r1, r9
 8014e64:	4640      	mov	r0, r8
 8014e66:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8014e6a:	f7eb f9ef 	bl	800024c <__adddf3>
 8014e6e:	4b1a      	ldr	r3, [pc, #104]	; (8014ed8 <__ieee754_pow+0x3d8>)
 8014e70:	4682      	mov	sl, r0
 8014e72:	4299      	cmp	r1, r3
 8014e74:	460f      	mov	r7, r1
 8014e76:	460e      	mov	r6, r1
 8014e78:	f340 82e1 	ble.w	801543e <__ieee754_pow+0x93e>
 8014e7c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8014e80:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8014e84:	4303      	orrs	r3, r0
 8014e86:	f000 81db 	beq.w	8015240 <__ieee754_pow+0x740>
 8014e8a:	a30d      	add	r3, pc, #52	; (adr r3, 8014ec0 <__ieee754_pow+0x3c0>)
 8014e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014e94:	f7eb fb90 	bl	80005b8 <__aeabi_dmul>
 8014e98:	a309      	add	r3, pc, #36	; (adr r3, 8014ec0 <__ieee754_pow+0x3c0>)
 8014e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e9e:	e6c4      	b.n	8014c2a <__ieee754_pow+0x12a>
 8014ea0:	60000000 	.word	0x60000000
 8014ea4:	3ff71547 	.word	0x3ff71547
 8014ea8:	f85ddf44 	.word	0xf85ddf44
 8014eac:	3e54ae0b 	.word	0x3e54ae0b
 8014eb0:	55555555 	.word	0x55555555
 8014eb4:	3fd55555 	.word	0x3fd55555
 8014eb8:	652b82fe 	.word	0x652b82fe
 8014ebc:	3ff71547 	.word	0x3ff71547
 8014ec0:	8800759c 	.word	0x8800759c
 8014ec4:	7e37e43c 	.word	0x7e37e43c
 8014ec8:	3ff00000 	.word	0x3ff00000
 8014ecc:	3fd00000 	.word	0x3fd00000
 8014ed0:	3fe00000 	.word	0x3fe00000
 8014ed4:	bff00000 	.word	0xbff00000
 8014ed8:	408fffff 	.word	0x408fffff
 8014edc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8014ee0:	f04f 0200 	mov.w	r2, #0
 8014ee4:	da08      	bge.n	8014ef8 <__ieee754_pow+0x3f8>
 8014ee6:	4658      	mov	r0, fp
 8014ee8:	4bcd      	ldr	r3, [pc, #820]	; (8015220 <__ieee754_pow+0x720>)
 8014eea:	4661      	mov	r1, ip
 8014eec:	f7eb fb64 	bl	80005b8 <__aeabi_dmul>
 8014ef0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8014ef4:	4683      	mov	fp, r0
 8014ef6:	460c      	mov	r4, r1
 8014ef8:	1523      	asrs	r3, r4, #20
 8014efa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014efe:	4413      	add	r3, r2
 8014f00:	930c      	str	r3, [sp, #48]	; 0x30
 8014f02:	4bc8      	ldr	r3, [pc, #800]	; (8015224 <__ieee754_pow+0x724>)
 8014f04:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8014f08:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8014f0c:	429c      	cmp	r4, r3
 8014f0e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014f12:	dd08      	ble.n	8014f26 <__ieee754_pow+0x426>
 8014f14:	4bc4      	ldr	r3, [pc, #784]	; (8015228 <__ieee754_pow+0x728>)
 8014f16:	429c      	cmp	r4, r3
 8014f18:	f340 815b 	ble.w	80151d2 <__ieee754_pow+0x6d2>
 8014f1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014f1e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8014f22:	3301      	adds	r3, #1
 8014f24:	930c      	str	r3, [sp, #48]	; 0x30
 8014f26:	f04f 0800 	mov.w	r8, #0
 8014f2a:	4658      	mov	r0, fp
 8014f2c:	4629      	mov	r1, r5
 8014f2e:	4bbf      	ldr	r3, [pc, #764]	; (801522c <__ieee754_pow+0x72c>)
 8014f30:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8014f34:	444b      	add	r3, r9
 8014f36:	e9d3 3400 	ldrd	r3, r4, [r3]
 8014f3a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8014f3e:	461a      	mov	r2, r3
 8014f40:	4623      	mov	r3, r4
 8014f42:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014f46:	f7eb f97f 	bl	8000248 <__aeabi_dsub>
 8014f4a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014f4e:	4606      	mov	r6, r0
 8014f50:	460f      	mov	r7, r1
 8014f52:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014f56:	f7eb f979 	bl	800024c <__adddf3>
 8014f5a:	4602      	mov	r2, r0
 8014f5c:	460b      	mov	r3, r1
 8014f5e:	2000      	movs	r0, #0
 8014f60:	49b3      	ldr	r1, [pc, #716]	; (8015230 <__ieee754_pow+0x730>)
 8014f62:	f7eb fc53 	bl	800080c <__aeabi_ddiv>
 8014f66:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8014f6a:	4602      	mov	r2, r0
 8014f6c:	460b      	mov	r3, r1
 8014f6e:	4630      	mov	r0, r6
 8014f70:	4639      	mov	r1, r7
 8014f72:	f7eb fb21 	bl	80005b8 <__aeabi_dmul>
 8014f76:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014f7a:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8014f7e:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8014f82:	2300      	movs	r3, #0
 8014f84:	2200      	movs	r2, #0
 8014f86:	106d      	asrs	r5, r5, #1
 8014f88:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8014f8c:	9304      	str	r3, [sp, #16]
 8014f8e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8014f92:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8014f96:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 8014f9a:	4650      	mov	r0, sl
 8014f9c:	4659      	mov	r1, fp
 8014f9e:	4614      	mov	r4, r2
 8014fa0:	461d      	mov	r5, r3
 8014fa2:	f7eb fb09 	bl	80005b8 <__aeabi_dmul>
 8014fa6:	4602      	mov	r2, r0
 8014fa8:	460b      	mov	r3, r1
 8014faa:	4630      	mov	r0, r6
 8014fac:	4639      	mov	r1, r7
 8014fae:	f7eb f94b 	bl	8000248 <__aeabi_dsub>
 8014fb2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014fb6:	4606      	mov	r6, r0
 8014fb8:	460f      	mov	r7, r1
 8014fba:	4620      	mov	r0, r4
 8014fbc:	4629      	mov	r1, r5
 8014fbe:	f7eb f943 	bl	8000248 <__aeabi_dsub>
 8014fc2:	4602      	mov	r2, r0
 8014fc4:	460b      	mov	r3, r1
 8014fc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014fca:	f7eb f93d 	bl	8000248 <__aeabi_dsub>
 8014fce:	4652      	mov	r2, sl
 8014fd0:	465b      	mov	r3, fp
 8014fd2:	f7eb faf1 	bl	80005b8 <__aeabi_dmul>
 8014fd6:	4602      	mov	r2, r0
 8014fd8:	460b      	mov	r3, r1
 8014fda:	4630      	mov	r0, r6
 8014fdc:	4639      	mov	r1, r7
 8014fde:	f7eb f933 	bl	8000248 <__aeabi_dsub>
 8014fe2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8014fe6:	f7eb fae7 	bl	80005b8 <__aeabi_dmul>
 8014fea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014fee:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014ff2:	4610      	mov	r0, r2
 8014ff4:	4619      	mov	r1, r3
 8014ff6:	f7eb fadf 	bl	80005b8 <__aeabi_dmul>
 8014ffa:	a377      	add	r3, pc, #476	; (adr r3, 80151d8 <__ieee754_pow+0x6d8>)
 8014ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015000:	4604      	mov	r4, r0
 8015002:	460d      	mov	r5, r1
 8015004:	f7eb fad8 	bl	80005b8 <__aeabi_dmul>
 8015008:	a375      	add	r3, pc, #468	; (adr r3, 80151e0 <__ieee754_pow+0x6e0>)
 801500a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801500e:	f7eb f91d 	bl	800024c <__adddf3>
 8015012:	4622      	mov	r2, r4
 8015014:	462b      	mov	r3, r5
 8015016:	f7eb facf 	bl	80005b8 <__aeabi_dmul>
 801501a:	a373      	add	r3, pc, #460	; (adr r3, 80151e8 <__ieee754_pow+0x6e8>)
 801501c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015020:	f7eb f914 	bl	800024c <__adddf3>
 8015024:	4622      	mov	r2, r4
 8015026:	462b      	mov	r3, r5
 8015028:	f7eb fac6 	bl	80005b8 <__aeabi_dmul>
 801502c:	a370      	add	r3, pc, #448	; (adr r3, 80151f0 <__ieee754_pow+0x6f0>)
 801502e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015032:	f7eb f90b 	bl	800024c <__adddf3>
 8015036:	4622      	mov	r2, r4
 8015038:	462b      	mov	r3, r5
 801503a:	f7eb fabd 	bl	80005b8 <__aeabi_dmul>
 801503e:	a36e      	add	r3, pc, #440	; (adr r3, 80151f8 <__ieee754_pow+0x6f8>)
 8015040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015044:	f7eb f902 	bl	800024c <__adddf3>
 8015048:	4622      	mov	r2, r4
 801504a:	462b      	mov	r3, r5
 801504c:	f7eb fab4 	bl	80005b8 <__aeabi_dmul>
 8015050:	a36b      	add	r3, pc, #428	; (adr r3, 8015200 <__ieee754_pow+0x700>)
 8015052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015056:	f7eb f8f9 	bl	800024c <__adddf3>
 801505a:	4622      	mov	r2, r4
 801505c:	4606      	mov	r6, r0
 801505e:	460f      	mov	r7, r1
 8015060:	462b      	mov	r3, r5
 8015062:	4620      	mov	r0, r4
 8015064:	4629      	mov	r1, r5
 8015066:	f7eb faa7 	bl	80005b8 <__aeabi_dmul>
 801506a:	4602      	mov	r2, r0
 801506c:	460b      	mov	r3, r1
 801506e:	4630      	mov	r0, r6
 8015070:	4639      	mov	r1, r7
 8015072:	f7eb faa1 	bl	80005b8 <__aeabi_dmul>
 8015076:	4604      	mov	r4, r0
 8015078:	460d      	mov	r5, r1
 801507a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801507e:	4652      	mov	r2, sl
 8015080:	465b      	mov	r3, fp
 8015082:	f7eb f8e3 	bl	800024c <__adddf3>
 8015086:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801508a:	f7eb fa95 	bl	80005b8 <__aeabi_dmul>
 801508e:	4622      	mov	r2, r4
 8015090:	462b      	mov	r3, r5
 8015092:	f7eb f8db 	bl	800024c <__adddf3>
 8015096:	4652      	mov	r2, sl
 8015098:	4606      	mov	r6, r0
 801509a:	460f      	mov	r7, r1
 801509c:	465b      	mov	r3, fp
 801509e:	4650      	mov	r0, sl
 80150a0:	4659      	mov	r1, fp
 80150a2:	f7eb fa89 	bl	80005b8 <__aeabi_dmul>
 80150a6:	2200      	movs	r2, #0
 80150a8:	4b62      	ldr	r3, [pc, #392]	; (8015234 <__ieee754_pow+0x734>)
 80150aa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80150ae:	f7eb f8cd 	bl	800024c <__adddf3>
 80150b2:	4632      	mov	r2, r6
 80150b4:	463b      	mov	r3, r7
 80150b6:	f7eb f8c9 	bl	800024c <__adddf3>
 80150ba:	9804      	ldr	r0, [sp, #16]
 80150bc:	460d      	mov	r5, r1
 80150be:	4604      	mov	r4, r0
 80150c0:	4602      	mov	r2, r0
 80150c2:	460b      	mov	r3, r1
 80150c4:	4650      	mov	r0, sl
 80150c6:	4659      	mov	r1, fp
 80150c8:	f7eb fa76 	bl	80005b8 <__aeabi_dmul>
 80150cc:	2200      	movs	r2, #0
 80150ce:	4682      	mov	sl, r0
 80150d0:	468b      	mov	fp, r1
 80150d2:	4b58      	ldr	r3, [pc, #352]	; (8015234 <__ieee754_pow+0x734>)
 80150d4:	4620      	mov	r0, r4
 80150d6:	4629      	mov	r1, r5
 80150d8:	f7eb f8b6 	bl	8000248 <__aeabi_dsub>
 80150dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80150e0:	f7eb f8b2 	bl	8000248 <__aeabi_dsub>
 80150e4:	4602      	mov	r2, r0
 80150e6:	460b      	mov	r3, r1
 80150e8:	4630      	mov	r0, r6
 80150ea:	4639      	mov	r1, r7
 80150ec:	f7eb f8ac 	bl	8000248 <__aeabi_dsub>
 80150f0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80150f4:	f7eb fa60 	bl	80005b8 <__aeabi_dmul>
 80150f8:	4622      	mov	r2, r4
 80150fa:	4606      	mov	r6, r0
 80150fc:	460f      	mov	r7, r1
 80150fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015102:	462b      	mov	r3, r5
 8015104:	f7eb fa58 	bl	80005b8 <__aeabi_dmul>
 8015108:	4602      	mov	r2, r0
 801510a:	460b      	mov	r3, r1
 801510c:	4630      	mov	r0, r6
 801510e:	4639      	mov	r1, r7
 8015110:	f7eb f89c 	bl	800024c <__adddf3>
 8015114:	4606      	mov	r6, r0
 8015116:	460f      	mov	r7, r1
 8015118:	4602      	mov	r2, r0
 801511a:	460b      	mov	r3, r1
 801511c:	4650      	mov	r0, sl
 801511e:	4659      	mov	r1, fp
 8015120:	f7eb f894 	bl	800024c <__adddf3>
 8015124:	a338      	add	r3, pc, #224	; (adr r3, 8015208 <__ieee754_pow+0x708>)
 8015126:	e9d3 2300 	ldrd	r2, r3, [r3]
 801512a:	9804      	ldr	r0, [sp, #16]
 801512c:	460d      	mov	r5, r1
 801512e:	4604      	mov	r4, r0
 8015130:	f7eb fa42 	bl	80005b8 <__aeabi_dmul>
 8015134:	4652      	mov	r2, sl
 8015136:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801513a:	465b      	mov	r3, fp
 801513c:	4620      	mov	r0, r4
 801513e:	4629      	mov	r1, r5
 8015140:	f7eb f882 	bl	8000248 <__aeabi_dsub>
 8015144:	4602      	mov	r2, r0
 8015146:	460b      	mov	r3, r1
 8015148:	4630      	mov	r0, r6
 801514a:	4639      	mov	r1, r7
 801514c:	f7eb f87c 	bl	8000248 <__aeabi_dsub>
 8015150:	a32f      	add	r3, pc, #188	; (adr r3, 8015210 <__ieee754_pow+0x710>)
 8015152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015156:	f7eb fa2f 	bl	80005b8 <__aeabi_dmul>
 801515a:	a32f      	add	r3, pc, #188	; (adr r3, 8015218 <__ieee754_pow+0x718>)
 801515c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015160:	4606      	mov	r6, r0
 8015162:	460f      	mov	r7, r1
 8015164:	4620      	mov	r0, r4
 8015166:	4629      	mov	r1, r5
 8015168:	f7eb fa26 	bl	80005b8 <__aeabi_dmul>
 801516c:	4602      	mov	r2, r0
 801516e:	460b      	mov	r3, r1
 8015170:	4630      	mov	r0, r6
 8015172:	4639      	mov	r1, r7
 8015174:	f7eb f86a 	bl	800024c <__adddf3>
 8015178:	4b2f      	ldr	r3, [pc, #188]	; (8015238 <__ieee754_pow+0x738>)
 801517a:	444b      	add	r3, r9
 801517c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015180:	f7eb f864 	bl	800024c <__adddf3>
 8015184:	4604      	mov	r4, r0
 8015186:	980c      	ldr	r0, [sp, #48]	; 0x30
 8015188:	460d      	mov	r5, r1
 801518a:	f7eb f9ab 	bl	80004e4 <__aeabi_i2d>
 801518e:	4606      	mov	r6, r0
 8015190:	460f      	mov	r7, r1
 8015192:	4b2a      	ldr	r3, [pc, #168]	; (801523c <__ieee754_pow+0x73c>)
 8015194:	4622      	mov	r2, r4
 8015196:	444b      	add	r3, r9
 8015198:	e9d3 8900 	ldrd	r8, r9, [r3]
 801519c:	462b      	mov	r3, r5
 801519e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80151a2:	f7eb f853 	bl	800024c <__adddf3>
 80151a6:	4642      	mov	r2, r8
 80151a8:	464b      	mov	r3, r9
 80151aa:	f7eb f84f 	bl	800024c <__adddf3>
 80151ae:	4632      	mov	r2, r6
 80151b0:	463b      	mov	r3, r7
 80151b2:	f7eb f84b 	bl	800024c <__adddf3>
 80151b6:	9804      	ldr	r0, [sp, #16]
 80151b8:	4632      	mov	r2, r6
 80151ba:	463b      	mov	r3, r7
 80151bc:	4682      	mov	sl, r0
 80151be:	468b      	mov	fp, r1
 80151c0:	f7eb f842 	bl	8000248 <__aeabi_dsub>
 80151c4:	4642      	mov	r2, r8
 80151c6:	464b      	mov	r3, r9
 80151c8:	f7eb f83e 	bl	8000248 <__aeabi_dsub>
 80151cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80151d0:	e60b      	b.n	8014dea <__ieee754_pow+0x2ea>
 80151d2:	f04f 0801 	mov.w	r8, #1
 80151d6:	e6a8      	b.n	8014f2a <__ieee754_pow+0x42a>
 80151d8:	4a454eef 	.word	0x4a454eef
 80151dc:	3fca7e28 	.word	0x3fca7e28
 80151e0:	93c9db65 	.word	0x93c9db65
 80151e4:	3fcd864a 	.word	0x3fcd864a
 80151e8:	a91d4101 	.word	0xa91d4101
 80151ec:	3fd17460 	.word	0x3fd17460
 80151f0:	518f264d 	.word	0x518f264d
 80151f4:	3fd55555 	.word	0x3fd55555
 80151f8:	db6fabff 	.word	0xdb6fabff
 80151fc:	3fdb6db6 	.word	0x3fdb6db6
 8015200:	33333303 	.word	0x33333303
 8015204:	3fe33333 	.word	0x3fe33333
 8015208:	e0000000 	.word	0xe0000000
 801520c:	3feec709 	.word	0x3feec709
 8015210:	dc3a03fd 	.word	0xdc3a03fd
 8015214:	3feec709 	.word	0x3feec709
 8015218:	145b01f5 	.word	0x145b01f5
 801521c:	be3e2fe0 	.word	0xbe3e2fe0
 8015220:	43400000 	.word	0x43400000
 8015224:	0003988e 	.word	0x0003988e
 8015228:	000bb679 	.word	0x000bb679
 801522c:	08024430 	.word	0x08024430
 8015230:	3ff00000 	.word	0x3ff00000
 8015234:	40080000 	.word	0x40080000
 8015238:	08024450 	.word	0x08024450
 801523c:	08024440 	.word	0x08024440
 8015240:	a39b      	add	r3, pc, #620	; (adr r3, 80154b0 <__ieee754_pow+0x9b0>)
 8015242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015246:	4640      	mov	r0, r8
 8015248:	4649      	mov	r1, r9
 801524a:	f7ea ffff 	bl	800024c <__adddf3>
 801524e:	4622      	mov	r2, r4
 8015250:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015254:	462b      	mov	r3, r5
 8015256:	4650      	mov	r0, sl
 8015258:	4639      	mov	r1, r7
 801525a:	f7ea fff5 	bl	8000248 <__aeabi_dsub>
 801525e:	4602      	mov	r2, r0
 8015260:	460b      	mov	r3, r1
 8015262:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015266:	f7eb fc37 	bl	8000ad8 <__aeabi_dcmpgt>
 801526a:	2800      	cmp	r0, #0
 801526c:	f47f ae0d 	bne.w	8014e8a <__ieee754_pow+0x38a>
 8015270:	4aa3      	ldr	r2, [pc, #652]	; (8015500 <__ieee754_pow+0xa00>)
 8015272:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8015276:	4293      	cmp	r3, r2
 8015278:	f340 8103 	ble.w	8015482 <__ieee754_pow+0x982>
 801527c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8015280:	2000      	movs	r0, #0
 8015282:	151b      	asrs	r3, r3, #20
 8015284:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8015288:	fa4a f303 	asr.w	r3, sl, r3
 801528c:	4433      	add	r3, r6
 801528e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8015292:	4f9c      	ldr	r7, [pc, #624]	; (8015504 <__ieee754_pow+0xa04>)
 8015294:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8015298:	4117      	asrs	r7, r2
 801529a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801529e:	ea23 0107 	bic.w	r1, r3, r7
 80152a2:	f1c2 0214 	rsb	r2, r2, #20
 80152a6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80152aa:	fa4a fa02 	asr.w	sl, sl, r2
 80152ae:	2e00      	cmp	r6, #0
 80152b0:	4602      	mov	r2, r0
 80152b2:	460b      	mov	r3, r1
 80152b4:	4620      	mov	r0, r4
 80152b6:	4629      	mov	r1, r5
 80152b8:	bfb8      	it	lt
 80152ba:	f1ca 0a00 	rsblt	sl, sl, #0
 80152be:	f7ea ffc3 	bl	8000248 <__aeabi_dsub>
 80152c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80152c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80152ca:	4642      	mov	r2, r8
 80152cc:	464b      	mov	r3, r9
 80152ce:	f7ea ffbd 	bl	800024c <__adddf3>
 80152d2:	a379      	add	r3, pc, #484	; (adr r3, 80154b8 <__ieee754_pow+0x9b8>)
 80152d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152d8:	2000      	movs	r0, #0
 80152da:	460d      	mov	r5, r1
 80152dc:	4604      	mov	r4, r0
 80152de:	f7eb f96b 	bl	80005b8 <__aeabi_dmul>
 80152e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80152e6:	4606      	mov	r6, r0
 80152e8:	460f      	mov	r7, r1
 80152ea:	4620      	mov	r0, r4
 80152ec:	4629      	mov	r1, r5
 80152ee:	f7ea ffab 	bl	8000248 <__aeabi_dsub>
 80152f2:	4602      	mov	r2, r0
 80152f4:	460b      	mov	r3, r1
 80152f6:	4640      	mov	r0, r8
 80152f8:	4649      	mov	r1, r9
 80152fa:	f7ea ffa5 	bl	8000248 <__aeabi_dsub>
 80152fe:	a370      	add	r3, pc, #448	; (adr r3, 80154c0 <__ieee754_pow+0x9c0>)
 8015300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015304:	f7eb f958 	bl	80005b8 <__aeabi_dmul>
 8015308:	a36f      	add	r3, pc, #444	; (adr r3, 80154c8 <__ieee754_pow+0x9c8>)
 801530a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801530e:	4680      	mov	r8, r0
 8015310:	4689      	mov	r9, r1
 8015312:	4620      	mov	r0, r4
 8015314:	4629      	mov	r1, r5
 8015316:	f7eb f94f 	bl	80005b8 <__aeabi_dmul>
 801531a:	4602      	mov	r2, r0
 801531c:	460b      	mov	r3, r1
 801531e:	4640      	mov	r0, r8
 8015320:	4649      	mov	r1, r9
 8015322:	f7ea ff93 	bl	800024c <__adddf3>
 8015326:	4604      	mov	r4, r0
 8015328:	460d      	mov	r5, r1
 801532a:	4602      	mov	r2, r0
 801532c:	460b      	mov	r3, r1
 801532e:	4630      	mov	r0, r6
 8015330:	4639      	mov	r1, r7
 8015332:	f7ea ff8b 	bl	800024c <__adddf3>
 8015336:	4632      	mov	r2, r6
 8015338:	463b      	mov	r3, r7
 801533a:	4680      	mov	r8, r0
 801533c:	4689      	mov	r9, r1
 801533e:	f7ea ff83 	bl	8000248 <__aeabi_dsub>
 8015342:	4602      	mov	r2, r0
 8015344:	460b      	mov	r3, r1
 8015346:	4620      	mov	r0, r4
 8015348:	4629      	mov	r1, r5
 801534a:	f7ea ff7d 	bl	8000248 <__aeabi_dsub>
 801534e:	4642      	mov	r2, r8
 8015350:	4606      	mov	r6, r0
 8015352:	460f      	mov	r7, r1
 8015354:	464b      	mov	r3, r9
 8015356:	4640      	mov	r0, r8
 8015358:	4649      	mov	r1, r9
 801535a:	f7eb f92d 	bl	80005b8 <__aeabi_dmul>
 801535e:	a35c      	add	r3, pc, #368	; (adr r3, 80154d0 <__ieee754_pow+0x9d0>)
 8015360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015364:	4604      	mov	r4, r0
 8015366:	460d      	mov	r5, r1
 8015368:	f7eb f926 	bl	80005b8 <__aeabi_dmul>
 801536c:	a35a      	add	r3, pc, #360	; (adr r3, 80154d8 <__ieee754_pow+0x9d8>)
 801536e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015372:	f7ea ff69 	bl	8000248 <__aeabi_dsub>
 8015376:	4622      	mov	r2, r4
 8015378:	462b      	mov	r3, r5
 801537a:	f7eb f91d 	bl	80005b8 <__aeabi_dmul>
 801537e:	a358      	add	r3, pc, #352	; (adr r3, 80154e0 <__ieee754_pow+0x9e0>)
 8015380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015384:	f7ea ff62 	bl	800024c <__adddf3>
 8015388:	4622      	mov	r2, r4
 801538a:	462b      	mov	r3, r5
 801538c:	f7eb f914 	bl	80005b8 <__aeabi_dmul>
 8015390:	a355      	add	r3, pc, #340	; (adr r3, 80154e8 <__ieee754_pow+0x9e8>)
 8015392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015396:	f7ea ff57 	bl	8000248 <__aeabi_dsub>
 801539a:	4622      	mov	r2, r4
 801539c:	462b      	mov	r3, r5
 801539e:	f7eb f90b 	bl	80005b8 <__aeabi_dmul>
 80153a2:	a353      	add	r3, pc, #332	; (adr r3, 80154f0 <__ieee754_pow+0x9f0>)
 80153a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153a8:	f7ea ff50 	bl	800024c <__adddf3>
 80153ac:	4622      	mov	r2, r4
 80153ae:	462b      	mov	r3, r5
 80153b0:	f7eb f902 	bl	80005b8 <__aeabi_dmul>
 80153b4:	4602      	mov	r2, r0
 80153b6:	460b      	mov	r3, r1
 80153b8:	4640      	mov	r0, r8
 80153ba:	4649      	mov	r1, r9
 80153bc:	f7ea ff44 	bl	8000248 <__aeabi_dsub>
 80153c0:	4604      	mov	r4, r0
 80153c2:	460d      	mov	r5, r1
 80153c4:	4602      	mov	r2, r0
 80153c6:	460b      	mov	r3, r1
 80153c8:	4640      	mov	r0, r8
 80153ca:	4649      	mov	r1, r9
 80153cc:	f7eb f8f4 	bl	80005b8 <__aeabi_dmul>
 80153d0:	2200      	movs	r2, #0
 80153d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80153d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80153da:	4620      	mov	r0, r4
 80153dc:	4629      	mov	r1, r5
 80153de:	f7ea ff33 	bl	8000248 <__aeabi_dsub>
 80153e2:	4602      	mov	r2, r0
 80153e4:	460b      	mov	r3, r1
 80153e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80153ea:	f7eb fa0f 	bl	800080c <__aeabi_ddiv>
 80153ee:	4632      	mov	r2, r6
 80153f0:	4604      	mov	r4, r0
 80153f2:	460d      	mov	r5, r1
 80153f4:	463b      	mov	r3, r7
 80153f6:	4640      	mov	r0, r8
 80153f8:	4649      	mov	r1, r9
 80153fa:	f7eb f8dd 	bl	80005b8 <__aeabi_dmul>
 80153fe:	4632      	mov	r2, r6
 8015400:	463b      	mov	r3, r7
 8015402:	f7ea ff23 	bl	800024c <__adddf3>
 8015406:	4602      	mov	r2, r0
 8015408:	460b      	mov	r3, r1
 801540a:	4620      	mov	r0, r4
 801540c:	4629      	mov	r1, r5
 801540e:	f7ea ff1b 	bl	8000248 <__aeabi_dsub>
 8015412:	4642      	mov	r2, r8
 8015414:	464b      	mov	r3, r9
 8015416:	f7ea ff17 	bl	8000248 <__aeabi_dsub>
 801541a:	4602      	mov	r2, r0
 801541c:	460b      	mov	r3, r1
 801541e:	2000      	movs	r0, #0
 8015420:	4939      	ldr	r1, [pc, #228]	; (8015508 <__ieee754_pow+0xa08>)
 8015422:	f7ea ff11 	bl	8000248 <__aeabi_dsub>
 8015426:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 801542a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 801542e:	da2b      	bge.n	8015488 <__ieee754_pow+0x988>
 8015430:	4652      	mov	r2, sl
 8015432:	f001 f8ed 	bl	8016610 <scalbn>
 8015436:	e9dd 2300 	ldrd	r2, r3, [sp]
 801543a:	f7ff bbf6 	b.w	8014c2a <__ieee754_pow+0x12a>
 801543e:	4b33      	ldr	r3, [pc, #204]	; (801550c <__ieee754_pow+0xa0c>)
 8015440:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8015444:	429f      	cmp	r7, r3
 8015446:	f77f af13 	ble.w	8015270 <__ieee754_pow+0x770>
 801544a:	4b31      	ldr	r3, [pc, #196]	; (8015510 <__ieee754_pow+0xa10>)
 801544c:	440b      	add	r3, r1
 801544e:	4303      	orrs	r3, r0
 8015450:	d00b      	beq.n	801546a <__ieee754_pow+0x96a>
 8015452:	a329      	add	r3, pc, #164	; (adr r3, 80154f8 <__ieee754_pow+0x9f8>)
 8015454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015458:	e9dd 0100 	ldrd	r0, r1, [sp]
 801545c:	f7eb f8ac 	bl	80005b8 <__aeabi_dmul>
 8015460:	a325      	add	r3, pc, #148	; (adr r3, 80154f8 <__ieee754_pow+0x9f8>)
 8015462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015466:	f7ff bbe0 	b.w	8014c2a <__ieee754_pow+0x12a>
 801546a:	4622      	mov	r2, r4
 801546c:	462b      	mov	r3, r5
 801546e:	f7ea feeb 	bl	8000248 <__aeabi_dsub>
 8015472:	4642      	mov	r2, r8
 8015474:	464b      	mov	r3, r9
 8015476:	f7eb fb25 	bl	8000ac4 <__aeabi_dcmpge>
 801547a:	2800      	cmp	r0, #0
 801547c:	f43f aef8 	beq.w	8015270 <__ieee754_pow+0x770>
 8015480:	e7e7      	b.n	8015452 <__ieee754_pow+0x952>
 8015482:	f04f 0a00 	mov.w	sl, #0
 8015486:	e71e      	b.n	80152c6 <__ieee754_pow+0x7c6>
 8015488:	4621      	mov	r1, r4
 801548a:	e7d4      	b.n	8015436 <__ieee754_pow+0x936>
 801548c:	f04f 0b00 	mov.w	fp, #0
 8015490:	f8df c074 	ldr.w	ip, [pc, #116]	; 8015508 <__ieee754_pow+0xa08>
 8015494:	f7ff bb95 	b.w	8014bc2 <__ieee754_pow+0xc2>
 8015498:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 801549c:	f7ff bb91 	b.w	8014bc2 <__ieee754_pow+0xc2>
 80154a0:	4638      	mov	r0, r7
 80154a2:	4641      	mov	r1, r8
 80154a4:	f7ff bbc3 	b.w	8014c2e <__ieee754_pow+0x12e>
 80154a8:	9200      	str	r2, [sp, #0]
 80154aa:	f7ff bb9f 	b.w	8014bec <__ieee754_pow+0xec>
 80154ae:	bf00      	nop
 80154b0:	652b82fe 	.word	0x652b82fe
 80154b4:	3c971547 	.word	0x3c971547
 80154b8:	00000000 	.word	0x00000000
 80154bc:	3fe62e43 	.word	0x3fe62e43
 80154c0:	fefa39ef 	.word	0xfefa39ef
 80154c4:	3fe62e42 	.word	0x3fe62e42
 80154c8:	0ca86c39 	.word	0x0ca86c39
 80154cc:	be205c61 	.word	0xbe205c61
 80154d0:	72bea4d0 	.word	0x72bea4d0
 80154d4:	3e663769 	.word	0x3e663769
 80154d8:	c5d26bf1 	.word	0xc5d26bf1
 80154dc:	3ebbbd41 	.word	0x3ebbbd41
 80154e0:	af25de2c 	.word	0xaf25de2c
 80154e4:	3f11566a 	.word	0x3f11566a
 80154e8:	16bebd93 	.word	0x16bebd93
 80154ec:	3f66c16c 	.word	0x3f66c16c
 80154f0:	5555553e 	.word	0x5555553e
 80154f4:	3fc55555 	.word	0x3fc55555
 80154f8:	c2f8f359 	.word	0xc2f8f359
 80154fc:	01a56e1f 	.word	0x01a56e1f
 8015500:	3fe00000 	.word	0x3fe00000
 8015504:	000fffff 	.word	0x000fffff
 8015508:	3ff00000 	.word	0x3ff00000
 801550c:	4090cbff 	.word	0x4090cbff
 8015510:	3f6f3400 	.word	0x3f6f3400
 8015514:	00000000 	.word	0x00000000

08015518 <__ieee754_rem_pio2>:
 8015518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801551c:	4614      	mov	r4, r2
 801551e:	4ac2      	ldr	r2, [pc, #776]	; (8015828 <__ieee754_rem_pio2+0x310>)
 8015520:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8015524:	4592      	cmp	sl, r2
 8015526:	b08d      	sub	sp, #52	; 0x34
 8015528:	468b      	mov	fp, r1
 801552a:	dc07      	bgt.n	801553c <__ieee754_rem_pio2+0x24>
 801552c:	2200      	movs	r2, #0
 801552e:	2300      	movs	r3, #0
 8015530:	e9c4 0100 	strd	r0, r1, [r4]
 8015534:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8015538:	2500      	movs	r5, #0
 801553a:	e023      	b.n	8015584 <__ieee754_rem_pio2+0x6c>
 801553c:	4abb      	ldr	r2, [pc, #748]	; (801582c <__ieee754_rem_pio2+0x314>)
 801553e:	4592      	cmp	sl, r2
 8015540:	dc71      	bgt.n	8015626 <__ieee754_rem_pio2+0x10e>
 8015542:	a3ab      	add	r3, pc, #684	; (adr r3, 80157f0 <__ieee754_rem_pio2+0x2d8>)
 8015544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015548:	2900      	cmp	r1, #0
 801554a:	4db9      	ldr	r5, [pc, #740]	; (8015830 <__ieee754_rem_pio2+0x318>)
 801554c:	dd36      	ble.n	80155bc <__ieee754_rem_pio2+0xa4>
 801554e:	f7ea fe7b 	bl	8000248 <__aeabi_dsub>
 8015552:	45aa      	cmp	sl, r5
 8015554:	4606      	mov	r6, r0
 8015556:	460f      	mov	r7, r1
 8015558:	d018      	beq.n	801558c <__ieee754_rem_pio2+0x74>
 801555a:	a3a7      	add	r3, pc, #668	; (adr r3, 80157f8 <__ieee754_rem_pio2+0x2e0>)
 801555c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015560:	f7ea fe72 	bl	8000248 <__aeabi_dsub>
 8015564:	4602      	mov	r2, r0
 8015566:	460b      	mov	r3, r1
 8015568:	4630      	mov	r0, r6
 801556a:	e9c4 2300 	strd	r2, r3, [r4]
 801556e:	4639      	mov	r1, r7
 8015570:	f7ea fe6a 	bl	8000248 <__aeabi_dsub>
 8015574:	a3a0      	add	r3, pc, #640	; (adr r3, 80157f8 <__ieee754_rem_pio2+0x2e0>)
 8015576:	e9d3 2300 	ldrd	r2, r3, [r3]
 801557a:	f7ea fe65 	bl	8000248 <__aeabi_dsub>
 801557e:	2501      	movs	r5, #1
 8015580:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8015584:	4628      	mov	r0, r5
 8015586:	b00d      	add	sp, #52	; 0x34
 8015588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801558c:	a39c      	add	r3, pc, #624	; (adr r3, 8015800 <__ieee754_rem_pio2+0x2e8>)
 801558e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015592:	f7ea fe59 	bl	8000248 <__aeabi_dsub>
 8015596:	a39c      	add	r3, pc, #624	; (adr r3, 8015808 <__ieee754_rem_pio2+0x2f0>)
 8015598:	e9d3 2300 	ldrd	r2, r3, [r3]
 801559c:	4606      	mov	r6, r0
 801559e:	460f      	mov	r7, r1
 80155a0:	f7ea fe52 	bl	8000248 <__aeabi_dsub>
 80155a4:	4602      	mov	r2, r0
 80155a6:	460b      	mov	r3, r1
 80155a8:	4630      	mov	r0, r6
 80155aa:	e9c4 2300 	strd	r2, r3, [r4]
 80155ae:	4639      	mov	r1, r7
 80155b0:	f7ea fe4a 	bl	8000248 <__aeabi_dsub>
 80155b4:	a394      	add	r3, pc, #592	; (adr r3, 8015808 <__ieee754_rem_pio2+0x2f0>)
 80155b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155ba:	e7de      	b.n	801557a <__ieee754_rem_pio2+0x62>
 80155bc:	f7ea fe46 	bl	800024c <__adddf3>
 80155c0:	45aa      	cmp	sl, r5
 80155c2:	4606      	mov	r6, r0
 80155c4:	460f      	mov	r7, r1
 80155c6:	d016      	beq.n	80155f6 <__ieee754_rem_pio2+0xde>
 80155c8:	a38b      	add	r3, pc, #556	; (adr r3, 80157f8 <__ieee754_rem_pio2+0x2e0>)
 80155ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155ce:	f7ea fe3d 	bl	800024c <__adddf3>
 80155d2:	4602      	mov	r2, r0
 80155d4:	460b      	mov	r3, r1
 80155d6:	4630      	mov	r0, r6
 80155d8:	e9c4 2300 	strd	r2, r3, [r4]
 80155dc:	4639      	mov	r1, r7
 80155de:	f7ea fe33 	bl	8000248 <__aeabi_dsub>
 80155e2:	a385      	add	r3, pc, #532	; (adr r3, 80157f8 <__ieee754_rem_pio2+0x2e0>)
 80155e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155e8:	f7ea fe30 	bl	800024c <__adddf3>
 80155ec:	f04f 35ff 	mov.w	r5, #4294967295
 80155f0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80155f4:	e7c6      	b.n	8015584 <__ieee754_rem_pio2+0x6c>
 80155f6:	a382      	add	r3, pc, #520	; (adr r3, 8015800 <__ieee754_rem_pio2+0x2e8>)
 80155f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155fc:	f7ea fe26 	bl	800024c <__adddf3>
 8015600:	a381      	add	r3, pc, #516	; (adr r3, 8015808 <__ieee754_rem_pio2+0x2f0>)
 8015602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015606:	4606      	mov	r6, r0
 8015608:	460f      	mov	r7, r1
 801560a:	f7ea fe1f 	bl	800024c <__adddf3>
 801560e:	4602      	mov	r2, r0
 8015610:	460b      	mov	r3, r1
 8015612:	4630      	mov	r0, r6
 8015614:	e9c4 2300 	strd	r2, r3, [r4]
 8015618:	4639      	mov	r1, r7
 801561a:	f7ea fe15 	bl	8000248 <__aeabi_dsub>
 801561e:	a37a      	add	r3, pc, #488	; (adr r3, 8015808 <__ieee754_rem_pio2+0x2f0>)
 8015620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015624:	e7e0      	b.n	80155e8 <__ieee754_rem_pio2+0xd0>
 8015626:	4a83      	ldr	r2, [pc, #524]	; (8015834 <__ieee754_rem_pio2+0x31c>)
 8015628:	4592      	cmp	sl, r2
 801562a:	f300 80d2 	bgt.w	80157d2 <__ieee754_rem_pio2+0x2ba>
 801562e:	f000 fecd 	bl	80163cc <fabs>
 8015632:	a377      	add	r3, pc, #476	; (adr r3, 8015810 <__ieee754_rem_pio2+0x2f8>)
 8015634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015638:	4606      	mov	r6, r0
 801563a:	460f      	mov	r7, r1
 801563c:	f7ea ffbc 	bl	80005b8 <__aeabi_dmul>
 8015640:	2200      	movs	r2, #0
 8015642:	4b7d      	ldr	r3, [pc, #500]	; (8015838 <__ieee754_rem_pio2+0x320>)
 8015644:	f7ea fe02 	bl	800024c <__adddf3>
 8015648:	f7eb fa66 	bl	8000b18 <__aeabi_d2iz>
 801564c:	4605      	mov	r5, r0
 801564e:	f7ea ff49 	bl	80004e4 <__aeabi_i2d>
 8015652:	a367      	add	r3, pc, #412	; (adr r3, 80157f0 <__ieee754_rem_pio2+0x2d8>)
 8015654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015658:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801565c:	f7ea ffac 	bl	80005b8 <__aeabi_dmul>
 8015660:	4602      	mov	r2, r0
 8015662:	460b      	mov	r3, r1
 8015664:	4630      	mov	r0, r6
 8015666:	4639      	mov	r1, r7
 8015668:	f7ea fdee 	bl	8000248 <__aeabi_dsub>
 801566c:	a362      	add	r3, pc, #392	; (adr r3, 80157f8 <__ieee754_rem_pio2+0x2e0>)
 801566e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015672:	4606      	mov	r6, r0
 8015674:	460f      	mov	r7, r1
 8015676:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801567a:	f7ea ff9d 	bl	80005b8 <__aeabi_dmul>
 801567e:	2d1f      	cmp	r5, #31
 8015680:	4680      	mov	r8, r0
 8015682:	4689      	mov	r9, r1
 8015684:	dc0e      	bgt.n	80156a4 <__ieee754_rem_pio2+0x18c>
 8015686:	4b6d      	ldr	r3, [pc, #436]	; (801583c <__ieee754_rem_pio2+0x324>)
 8015688:	1e6a      	subs	r2, r5, #1
 801568a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801568e:	4553      	cmp	r3, sl
 8015690:	d008      	beq.n	80156a4 <__ieee754_rem_pio2+0x18c>
 8015692:	4642      	mov	r2, r8
 8015694:	464b      	mov	r3, r9
 8015696:	4630      	mov	r0, r6
 8015698:	4639      	mov	r1, r7
 801569a:	f7ea fdd5 	bl	8000248 <__aeabi_dsub>
 801569e:	e9c4 0100 	strd	r0, r1, [r4]
 80156a2:	e011      	b.n	80156c8 <__ieee754_rem_pio2+0x1b0>
 80156a4:	464b      	mov	r3, r9
 80156a6:	4642      	mov	r2, r8
 80156a8:	4630      	mov	r0, r6
 80156aa:	4639      	mov	r1, r7
 80156ac:	f7ea fdcc 	bl	8000248 <__aeabi_dsub>
 80156b0:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 80156b4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80156b8:	ebaa 0303 	sub.w	r3, sl, r3
 80156bc:	2b10      	cmp	r3, #16
 80156be:	dc1f      	bgt.n	8015700 <__ieee754_rem_pio2+0x1e8>
 80156c0:	4602      	mov	r2, r0
 80156c2:	460b      	mov	r3, r1
 80156c4:	e9c4 2300 	strd	r2, r3, [r4]
 80156c8:	e9d4 2a00 	ldrd	r2, sl, [r4]
 80156cc:	4630      	mov	r0, r6
 80156ce:	4653      	mov	r3, sl
 80156d0:	4639      	mov	r1, r7
 80156d2:	f7ea fdb9 	bl	8000248 <__aeabi_dsub>
 80156d6:	4642      	mov	r2, r8
 80156d8:	464b      	mov	r3, r9
 80156da:	f7ea fdb5 	bl	8000248 <__aeabi_dsub>
 80156de:	4602      	mov	r2, r0
 80156e0:	460b      	mov	r3, r1
 80156e2:	f1bb 0f00 	cmp.w	fp, #0
 80156e6:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80156ea:	f6bf af4b 	bge.w	8015584 <__ieee754_rem_pio2+0x6c>
 80156ee:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 80156f2:	e9c4 3001 	strd	r3, r0, [r4, #4]
 80156f6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80156fa:	60e1      	str	r1, [r4, #12]
 80156fc:	426d      	negs	r5, r5
 80156fe:	e741      	b.n	8015584 <__ieee754_rem_pio2+0x6c>
 8015700:	a33f      	add	r3, pc, #252	; (adr r3, 8015800 <__ieee754_rem_pio2+0x2e8>)
 8015702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015706:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801570a:	f7ea ff55 	bl	80005b8 <__aeabi_dmul>
 801570e:	4680      	mov	r8, r0
 8015710:	4689      	mov	r9, r1
 8015712:	4602      	mov	r2, r0
 8015714:	460b      	mov	r3, r1
 8015716:	4630      	mov	r0, r6
 8015718:	4639      	mov	r1, r7
 801571a:	f7ea fd95 	bl	8000248 <__aeabi_dsub>
 801571e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015722:	4602      	mov	r2, r0
 8015724:	460b      	mov	r3, r1
 8015726:	4630      	mov	r0, r6
 8015728:	4639      	mov	r1, r7
 801572a:	f7ea fd8d 	bl	8000248 <__aeabi_dsub>
 801572e:	4642      	mov	r2, r8
 8015730:	464b      	mov	r3, r9
 8015732:	f7ea fd89 	bl	8000248 <__aeabi_dsub>
 8015736:	a334      	add	r3, pc, #208	; (adr r3, 8015808 <__ieee754_rem_pio2+0x2f0>)
 8015738:	e9d3 2300 	ldrd	r2, r3, [r3]
 801573c:	4606      	mov	r6, r0
 801573e:	460f      	mov	r7, r1
 8015740:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015744:	f7ea ff38 	bl	80005b8 <__aeabi_dmul>
 8015748:	4632      	mov	r2, r6
 801574a:	463b      	mov	r3, r7
 801574c:	f7ea fd7c 	bl	8000248 <__aeabi_dsub>
 8015750:	460b      	mov	r3, r1
 8015752:	4602      	mov	r2, r0
 8015754:	4680      	mov	r8, r0
 8015756:	4689      	mov	r9, r1
 8015758:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801575c:	f7ea fd74 	bl	8000248 <__aeabi_dsub>
 8015760:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8015764:	ebaa 0a03 	sub.w	sl, sl, r3
 8015768:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 801576c:	dc06      	bgt.n	801577c <__ieee754_rem_pio2+0x264>
 801576e:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8015772:	4602      	mov	r2, r0
 8015774:	460b      	mov	r3, r1
 8015776:	e9c4 2300 	strd	r2, r3, [r4]
 801577a:	e7a5      	b.n	80156c8 <__ieee754_rem_pio2+0x1b0>
 801577c:	a326      	add	r3, pc, #152	; (adr r3, 8015818 <__ieee754_rem_pio2+0x300>)
 801577e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015782:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015786:	f7ea ff17 	bl	80005b8 <__aeabi_dmul>
 801578a:	4680      	mov	r8, r0
 801578c:	4689      	mov	r9, r1
 801578e:	4602      	mov	r2, r0
 8015790:	460b      	mov	r3, r1
 8015792:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015796:	f7ea fd57 	bl	8000248 <__aeabi_dsub>
 801579a:	4602      	mov	r2, r0
 801579c:	460b      	mov	r3, r1
 801579e:	4606      	mov	r6, r0
 80157a0:	460f      	mov	r7, r1
 80157a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80157a6:	f7ea fd4f 	bl	8000248 <__aeabi_dsub>
 80157aa:	4642      	mov	r2, r8
 80157ac:	464b      	mov	r3, r9
 80157ae:	f7ea fd4b 	bl	8000248 <__aeabi_dsub>
 80157b2:	a31b      	add	r3, pc, #108	; (adr r3, 8015820 <__ieee754_rem_pio2+0x308>)
 80157b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157b8:	4680      	mov	r8, r0
 80157ba:	4689      	mov	r9, r1
 80157bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80157c0:	f7ea fefa 	bl	80005b8 <__aeabi_dmul>
 80157c4:	4642      	mov	r2, r8
 80157c6:	464b      	mov	r3, r9
 80157c8:	f7ea fd3e 	bl	8000248 <__aeabi_dsub>
 80157cc:	4680      	mov	r8, r0
 80157ce:	4689      	mov	r9, r1
 80157d0:	e75f      	b.n	8015692 <__ieee754_rem_pio2+0x17a>
 80157d2:	4a1b      	ldr	r2, [pc, #108]	; (8015840 <__ieee754_rem_pio2+0x328>)
 80157d4:	4592      	cmp	sl, r2
 80157d6:	dd35      	ble.n	8015844 <__ieee754_rem_pio2+0x32c>
 80157d8:	4602      	mov	r2, r0
 80157da:	460b      	mov	r3, r1
 80157dc:	f7ea fd34 	bl	8000248 <__aeabi_dsub>
 80157e0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80157e4:	e9c4 0100 	strd	r0, r1, [r4]
 80157e8:	e6a6      	b.n	8015538 <__ieee754_rem_pio2+0x20>
 80157ea:	bf00      	nop
 80157ec:	f3af 8000 	nop.w
 80157f0:	54400000 	.word	0x54400000
 80157f4:	3ff921fb 	.word	0x3ff921fb
 80157f8:	1a626331 	.word	0x1a626331
 80157fc:	3dd0b461 	.word	0x3dd0b461
 8015800:	1a600000 	.word	0x1a600000
 8015804:	3dd0b461 	.word	0x3dd0b461
 8015808:	2e037073 	.word	0x2e037073
 801580c:	3ba3198a 	.word	0x3ba3198a
 8015810:	6dc9c883 	.word	0x6dc9c883
 8015814:	3fe45f30 	.word	0x3fe45f30
 8015818:	2e000000 	.word	0x2e000000
 801581c:	3ba3198a 	.word	0x3ba3198a
 8015820:	252049c1 	.word	0x252049c1
 8015824:	397b839a 	.word	0x397b839a
 8015828:	3fe921fb 	.word	0x3fe921fb
 801582c:	4002d97b 	.word	0x4002d97b
 8015830:	3ff921fb 	.word	0x3ff921fb
 8015834:	413921fb 	.word	0x413921fb
 8015838:	3fe00000 	.word	0x3fe00000
 801583c:	08024460 	.word	0x08024460
 8015840:	7fefffff 	.word	0x7fefffff
 8015844:	ea4f 552a 	mov.w	r5, sl, asr #20
 8015848:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 801584c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8015850:	460f      	mov	r7, r1
 8015852:	4606      	mov	r6, r0
 8015854:	f7eb f960 	bl	8000b18 <__aeabi_d2iz>
 8015858:	f7ea fe44 	bl	80004e4 <__aeabi_i2d>
 801585c:	4602      	mov	r2, r0
 801585e:	460b      	mov	r3, r1
 8015860:	4630      	mov	r0, r6
 8015862:	4639      	mov	r1, r7
 8015864:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8015868:	f7ea fcee 	bl	8000248 <__aeabi_dsub>
 801586c:	2200      	movs	r2, #0
 801586e:	4b20      	ldr	r3, [pc, #128]	; (80158f0 <__ieee754_rem_pio2+0x3d8>)
 8015870:	f7ea fea2 	bl	80005b8 <__aeabi_dmul>
 8015874:	460f      	mov	r7, r1
 8015876:	4606      	mov	r6, r0
 8015878:	f7eb f94e 	bl	8000b18 <__aeabi_d2iz>
 801587c:	f7ea fe32 	bl	80004e4 <__aeabi_i2d>
 8015880:	4602      	mov	r2, r0
 8015882:	460b      	mov	r3, r1
 8015884:	4630      	mov	r0, r6
 8015886:	4639      	mov	r1, r7
 8015888:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801588c:	f7ea fcdc 	bl	8000248 <__aeabi_dsub>
 8015890:	2200      	movs	r2, #0
 8015892:	4b17      	ldr	r3, [pc, #92]	; (80158f0 <__ieee754_rem_pio2+0x3d8>)
 8015894:	f7ea fe90 	bl	80005b8 <__aeabi_dmul>
 8015898:	f04f 0803 	mov.w	r8, #3
 801589c:	2600      	movs	r6, #0
 801589e:	2700      	movs	r7, #0
 80158a0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80158a4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80158a8:	4632      	mov	r2, r6
 80158aa:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80158ae:	463b      	mov	r3, r7
 80158b0:	f108 3aff 	add.w	sl, r8, #4294967295
 80158b4:	f7eb f8e8 	bl	8000a88 <__aeabi_dcmpeq>
 80158b8:	b9b8      	cbnz	r0, 80158ea <__ieee754_rem_pio2+0x3d2>
 80158ba:	4b0e      	ldr	r3, [pc, #56]	; (80158f4 <__ieee754_rem_pio2+0x3dc>)
 80158bc:	462a      	mov	r2, r5
 80158be:	9301      	str	r3, [sp, #4]
 80158c0:	2302      	movs	r3, #2
 80158c2:	4621      	mov	r1, r4
 80158c4:	9300      	str	r3, [sp, #0]
 80158c6:	a806      	add	r0, sp, #24
 80158c8:	4643      	mov	r3, r8
 80158ca:	f000 f97f 	bl	8015bcc <__kernel_rem_pio2>
 80158ce:	f1bb 0f00 	cmp.w	fp, #0
 80158d2:	4605      	mov	r5, r0
 80158d4:	f6bf ae56 	bge.w	8015584 <__ieee754_rem_pio2+0x6c>
 80158d8:	6863      	ldr	r3, [r4, #4]
 80158da:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80158de:	6063      	str	r3, [r4, #4]
 80158e0:	68e3      	ldr	r3, [r4, #12]
 80158e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80158e6:	60e3      	str	r3, [r4, #12]
 80158e8:	e708      	b.n	80156fc <__ieee754_rem_pio2+0x1e4>
 80158ea:	46d0      	mov	r8, sl
 80158ec:	e7dc      	b.n	80158a8 <__ieee754_rem_pio2+0x390>
 80158ee:	bf00      	nop
 80158f0:	41700000 	.word	0x41700000
 80158f4:	080244e0 	.word	0x080244e0

080158f8 <__ieee754_sqrt>:
 80158f8:	4b54      	ldr	r3, [pc, #336]	; (8015a4c <__ieee754_sqrt+0x154>)
 80158fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80158fe:	438b      	bics	r3, r1
 8015900:	4606      	mov	r6, r0
 8015902:	460d      	mov	r5, r1
 8015904:	460a      	mov	r2, r1
 8015906:	460c      	mov	r4, r1
 8015908:	d10f      	bne.n	801592a <__ieee754_sqrt+0x32>
 801590a:	4602      	mov	r2, r0
 801590c:	460b      	mov	r3, r1
 801590e:	f7ea fe53 	bl	80005b8 <__aeabi_dmul>
 8015912:	4602      	mov	r2, r0
 8015914:	460b      	mov	r3, r1
 8015916:	4630      	mov	r0, r6
 8015918:	4629      	mov	r1, r5
 801591a:	f7ea fc97 	bl	800024c <__adddf3>
 801591e:	4606      	mov	r6, r0
 8015920:	460d      	mov	r5, r1
 8015922:	4630      	mov	r0, r6
 8015924:	4629      	mov	r1, r5
 8015926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801592a:	2900      	cmp	r1, #0
 801592c:	4607      	mov	r7, r0
 801592e:	4603      	mov	r3, r0
 8015930:	dc0e      	bgt.n	8015950 <__ieee754_sqrt+0x58>
 8015932:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8015936:	ea5c 0707 	orrs.w	r7, ip, r7
 801593a:	d0f2      	beq.n	8015922 <__ieee754_sqrt+0x2a>
 801593c:	b141      	cbz	r1, 8015950 <__ieee754_sqrt+0x58>
 801593e:	4602      	mov	r2, r0
 8015940:	460b      	mov	r3, r1
 8015942:	f7ea fc81 	bl	8000248 <__aeabi_dsub>
 8015946:	4602      	mov	r2, r0
 8015948:	460b      	mov	r3, r1
 801594a:	f7ea ff5f 	bl	800080c <__aeabi_ddiv>
 801594e:	e7e6      	b.n	801591e <__ieee754_sqrt+0x26>
 8015950:	1512      	asrs	r2, r2, #20
 8015952:	d074      	beq.n	8015a3e <__ieee754_sqrt+0x146>
 8015954:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8015958:	07d5      	lsls	r5, r2, #31
 801595a:	f04f 0500 	mov.w	r5, #0
 801595e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8015962:	bf48      	it	mi
 8015964:	0fd9      	lsrmi	r1, r3, #31
 8015966:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 801596a:	bf44      	itt	mi
 801596c:	005b      	lslmi	r3, r3, #1
 801596e:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8015972:	1051      	asrs	r1, r2, #1
 8015974:	0fda      	lsrs	r2, r3, #31
 8015976:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 801597a:	4628      	mov	r0, r5
 801597c:	2216      	movs	r2, #22
 801597e:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8015982:	005b      	lsls	r3, r3, #1
 8015984:	1987      	adds	r7, r0, r6
 8015986:	42a7      	cmp	r7, r4
 8015988:	bfde      	ittt	le
 801598a:	19b8      	addle	r0, r7, r6
 801598c:	1be4      	suble	r4, r4, r7
 801598e:	19ad      	addle	r5, r5, r6
 8015990:	0fdf      	lsrs	r7, r3, #31
 8015992:	3a01      	subs	r2, #1
 8015994:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8015998:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801599c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80159a0:	d1f0      	bne.n	8015984 <__ieee754_sqrt+0x8c>
 80159a2:	f04f 0c20 	mov.w	ip, #32
 80159a6:	4696      	mov	lr, r2
 80159a8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80159ac:	4284      	cmp	r4, r0
 80159ae:	eb06 070e 	add.w	r7, r6, lr
 80159b2:	dc02      	bgt.n	80159ba <__ieee754_sqrt+0xc2>
 80159b4:	d112      	bne.n	80159dc <__ieee754_sqrt+0xe4>
 80159b6:	429f      	cmp	r7, r3
 80159b8:	d810      	bhi.n	80159dc <__ieee754_sqrt+0xe4>
 80159ba:	2f00      	cmp	r7, #0
 80159bc:	eb07 0e06 	add.w	lr, r7, r6
 80159c0:	da42      	bge.n	8015a48 <__ieee754_sqrt+0x150>
 80159c2:	f1be 0f00 	cmp.w	lr, #0
 80159c6:	db3f      	blt.n	8015a48 <__ieee754_sqrt+0x150>
 80159c8:	f100 0801 	add.w	r8, r0, #1
 80159cc:	1a24      	subs	r4, r4, r0
 80159ce:	4640      	mov	r0, r8
 80159d0:	429f      	cmp	r7, r3
 80159d2:	bf88      	it	hi
 80159d4:	f104 34ff 	addhi.w	r4, r4, #4294967295
 80159d8:	1bdb      	subs	r3, r3, r7
 80159da:	4432      	add	r2, r6
 80159dc:	0064      	lsls	r4, r4, #1
 80159de:	f1bc 0c01 	subs.w	ip, ip, #1
 80159e2:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 80159e6:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80159ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80159ee:	d1dd      	bne.n	80159ac <__ieee754_sqrt+0xb4>
 80159f0:	4323      	orrs	r3, r4
 80159f2:	d006      	beq.n	8015a02 <__ieee754_sqrt+0x10a>
 80159f4:	1c54      	adds	r4, r2, #1
 80159f6:	bf0b      	itete	eq
 80159f8:	4662      	moveq	r2, ip
 80159fa:	3201      	addne	r2, #1
 80159fc:	3501      	addeq	r5, #1
 80159fe:	f022 0201 	bicne.w	r2, r2, #1
 8015a02:	106b      	asrs	r3, r5, #1
 8015a04:	0852      	lsrs	r2, r2, #1
 8015a06:	07e8      	lsls	r0, r5, #31
 8015a08:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8015a0c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8015a10:	bf48      	it	mi
 8015a12:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8015a16:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 8015a1a:	4616      	mov	r6, r2
 8015a1c:	e781      	b.n	8015922 <__ieee754_sqrt+0x2a>
 8015a1e:	0adc      	lsrs	r4, r3, #11
 8015a20:	3915      	subs	r1, #21
 8015a22:	055b      	lsls	r3, r3, #21
 8015a24:	2c00      	cmp	r4, #0
 8015a26:	d0fa      	beq.n	8015a1e <__ieee754_sqrt+0x126>
 8015a28:	02e6      	lsls	r6, r4, #11
 8015a2a:	d50a      	bpl.n	8015a42 <__ieee754_sqrt+0x14a>
 8015a2c:	f1c2 0020 	rsb	r0, r2, #32
 8015a30:	fa23 f000 	lsr.w	r0, r3, r0
 8015a34:	1e55      	subs	r5, r2, #1
 8015a36:	4093      	lsls	r3, r2
 8015a38:	4304      	orrs	r4, r0
 8015a3a:	1b4a      	subs	r2, r1, r5
 8015a3c:	e78a      	b.n	8015954 <__ieee754_sqrt+0x5c>
 8015a3e:	4611      	mov	r1, r2
 8015a40:	e7f0      	b.n	8015a24 <__ieee754_sqrt+0x12c>
 8015a42:	0064      	lsls	r4, r4, #1
 8015a44:	3201      	adds	r2, #1
 8015a46:	e7ef      	b.n	8015a28 <__ieee754_sqrt+0x130>
 8015a48:	4680      	mov	r8, r0
 8015a4a:	e7bf      	b.n	80159cc <__ieee754_sqrt+0xd4>
 8015a4c:	7ff00000 	.word	0x7ff00000

08015a50 <__kernel_cos>:
 8015a50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a54:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8015a58:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8015a5c:	4680      	mov	r8, r0
 8015a5e:	460f      	mov	r7, r1
 8015a60:	e9cd 2300 	strd	r2, r3, [sp]
 8015a64:	da04      	bge.n	8015a70 <__kernel_cos+0x20>
 8015a66:	f7eb f857 	bl	8000b18 <__aeabi_d2iz>
 8015a6a:	2800      	cmp	r0, #0
 8015a6c:	f000 8086 	beq.w	8015b7c <__kernel_cos+0x12c>
 8015a70:	4642      	mov	r2, r8
 8015a72:	463b      	mov	r3, r7
 8015a74:	4640      	mov	r0, r8
 8015a76:	4639      	mov	r1, r7
 8015a78:	f7ea fd9e 	bl	80005b8 <__aeabi_dmul>
 8015a7c:	2200      	movs	r2, #0
 8015a7e:	4b4e      	ldr	r3, [pc, #312]	; (8015bb8 <__kernel_cos+0x168>)
 8015a80:	4604      	mov	r4, r0
 8015a82:	460d      	mov	r5, r1
 8015a84:	f7ea fd98 	bl	80005b8 <__aeabi_dmul>
 8015a88:	a33f      	add	r3, pc, #252	; (adr r3, 8015b88 <__kernel_cos+0x138>)
 8015a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a8e:	4682      	mov	sl, r0
 8015a90:	468b      	mov	fp, r1
 8015a92:	4620      	mov	r0, r4
 8015a94:	4629      	mov	r1, r5
 8015a96:	f7ea fd8f 	bl	80005b8 <__aeabi_dmul>
 8015a9a:	a33d      	add	r3, pc, #244	; (adr r3, 8015b90 <__kernel_cos+0x140>)
 8015a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015aa0:	f7ea fbd4 	bl	800024c <__adddf3>
 8015aa4:	4622      	mov	r2, r4
 8015aa6:	462b      	mov	r3, r5
 8015aa8:	f7ea fd86 	bl	80005b8 <__aeabi_dmul>
 8015aac:	a33a      	add	r3, pc, #232	; (adr r3, 8015b98 <__kernel_cos+0x148>)
 8015aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ab2:	f7ea fbc9 	bl	8000248 <__aeabi_dsub>
 8015ab6:	4622      	mov	r2, r4
 8015ab8:	462b      	mov	r3, r5
 8015aba:	f7ea fd7d 	bl	80005b8 <__aeabi_dmul>
 8015abe:	a338      	add	r3, pc, #224	; (adr r3, 8015ba0 <__kernel_cos+0x150>)
 8015ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ac4:	f7ea fbc2 	bl	800024c <__adddf3>
 8015ac8:	4622      	mov	r2, r4
 8015aca:	462b      	mov	r3, r5
 8015acc:	f7ea fd74 	bl	80005b8 <__aeabi_dmul>
 8015ad0:	a335      	add	r3, pc, #212	; (adr r3, 8015ba8 <__kernel_cos+0x158>)
 8015ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ad6:	f7ea fbb7 	bl	8000248 <__aeabi_dsub>
 8015ada:	4622      	mov	r2, r4
 8015adc:	462b      	mov	r3, r5
 8015ade:	f7ea fd6b 	bl	80005b8 <__aeabi_dmul>
 8015ae2:	a333      	add	r3, pc, #204	; (adr r3, 8015bb0 <__kernel_cos+0x160>)
 8015ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ae8:	f7ea fbb0 	bl	800024c <__adddf3>
 8015aec:	4622      	mov	r2, r4
 8015aee:	462b      	mov	r3, r5
 8015af0:	f7ea fd62 	bl	80005b8 <__aeabi_dmul>
 8015af4:	4622      	mov	r2, r4
 8015af6:	462b      	mov	r3, r5
 8015af8:	f7ea fd5e 	bl	80005b8 <__aeabi_dmul>
 8015afc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015b00:	4604      	mov	r4, r0
 8015b02:	460d      	mov	r5, r1
 8015b04:	4640      	mov	r0, r8
 8015b06:	4639      	mov	r1, r7
 8015b08:	f7ea fd56 	bl	80005b8 <__aeabi_dmul>
 8015b0c:	460b      	mov	r3, r1
 8015b0e:	4602      	mov	r2, r0
 8015b10:	4629      	mov	r1, r5
 8015b12:	4620      	mov	r0, r4
 8015b14:	f7ea fb98 	bl	8000248 <__aeabi_dsub>
 8015b18:	4b28      	ldr	r3, [pc, #160]	; (8015bbc <__kernel_cos+0x16c>)
 8015b1a:	4680      	mov	r8, r0
 8015b1c:	429e      	cmp	r6, r3
 8015b1e:	4689      	mov	r9, r1
 8015b20:	dc0e      	bgt.n	8015b40 <__kernel_cos+0xf0>
 8015b22:	4602      	mov	r2, r0
 8015b24:	460b      	mov	r3, r1
 8015b26:	4650      	mov	r0, sl
 8015b28:	4659      	mov	r1, fp
 8015b2a:	f7ea fb8d 	bl	8000248 <__aeabi_dsub>
 8015b2e:	4602      	mov	r2, r0
 8015b30:	2000      	movs	r0, #0
 8015b32:	460b      	mov	r3, r1
 8015b34:	4922      	ldr	r1, [pc, #136]	; (8015bc0 <__kernel_cos+0x170>)
 8015b36:	f7ea fb87 	bl	8000248 <__aeabi_dsub>
 8015b3a:	b003      	add	sp, #12
 8015b3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b40:	2400      	movs	r4, #0
 8015b42:	4b20      	ldr	r3, [pc, #128]	; (8015bc4 <__kernel_cos+0x174>)
 8015b44:	4622      	mov	r2, r4
 8015b46:	429e      	cmp	r6, r3
 8015b48:	bfcc      	ite	gt
 8015b4a:	4d1f      	ldrgt	r5, [pc, #124]	; (8015bc8 <__kernel_cos+0x178>)
 8015b4c:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8015b50:	462b      	mov	r3, r5
 8015b52:	2000      	movs	r0, #0
 8015b54:	491a      	ldr	r1, [pc, #104]	; (8015bc0 <__kernel_cos+0x170>)
 8015b56:	f7ea fb77 	bl	8000248 <__aeabi_dsub>
 8015b5a:	4622      	mov	r2, r4
 8015b5c:	4606      	mov	r6, r0
 8015b5e:	460f      	mov	r7, r1
 8015b60:	462b      	mov	r3, r5
 8015b62:	4650      	mov	r0, sl
 8015b64:	4659      	mov	r1, fp
 8015b66:	f7ea fb6f 	bl	8000248 <__aeabi_dsub>
 8015b6a:	4642      	mov	r2, r8
 8015b6c:	464b      	mov	r3, r9
 8015b6e:	f7ea fb6b 	bl	8000248 <__aeabi_dsub>
 8015b72:	4602      	mov	r2, r0
 8015b74:	460b      	mov	r3, r1
 8015b76:	4630      	mov	r0, r6
 8015b78:	4639      	mov	r1, r7
 8015b7a:	e7dc      	b.n	8015b36 <__kernel_cos+0xe6>
 8015b7c:	2000      	movs	r0, #0
 8015b7e:	4910      	ldr	r1, [pc, #64]	; (8015bc0 <__kernel_cos+0x170>)
 8015b80:	e7db      	b.n	8015b3a <__kernel_cos+0xea>
 8015b82:	bf00      	nop
 8015b84:	f3af 8000 	nop.w
 8015b88:	be8838d4 	.word	0xbe8838d4
 8015b8c:	bda8fae9 	.word	0xbda8fae9
 8015b90:	bdb4b1c4 	.word	0xbdb4b1c4
 8015b94:	3e21ee9e 	.word	0x3e21ee9e
 8015b98:	809c52ad 	.word	0x809c52ad
 8015b9c:	3e927e4f 	.word	0x3e927e4f
 8015ba0:	19cb1590 	.word	0x19cb1590
 8015ba4:	3efa01a0 	.word	0x3efa01a0
 8015ba8:	16c15177 	.word	0x16c15177
 8015bac:	3f56c16c 	.word	0x3f56c16c
 8015bb0:	5555554c 	.word	0x5555554c
 8015bb4:	3fa55555 	.word	0x3fa55555
 8015bb8:	3fe00000 	.word	0x3fe00000
 8015bbc:	3fd33332 	.word	0x3fd33332
 8015bc0:	3ff00000 	.word	0x3ff00000
 8015bc4:	3fe90000 	.word	0x3fe90000
 8015bc8:	3fd20000 	.word	0x3fd20000

08015bcc <__kernel_rem_pio2>:
 8015bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015bd0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8015bd4:	9307      	str	r3, [sp, #28]
 8015bd6:	9104      	str	r1, [sp, #16]
 8015bd8:	4bbf      	ldr	r3, [pc, #764]	; (8015ed8 <__kernel_rem_pio2+0x30c>)
 8015bda:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8015bdc:	1ed4      	subs	r4, r2, #3
 8015bde:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015be2:	2500      	movs	r5, #0
 8015be4:	9302      	str	r3, [sp, #8]
 8015be6:	9b07      	ldr	r3, [sp, #28]
 8015be8:	9008      	str	r0, [sp, #32]
 8015bea:	3b01      	subs	r3, #1
 8015bec:	9306      	str	r3, [sp, #24]
 8015bee:	2318      	movs	r3, #24
 8015bf0:	fb94 f4f3 	sdiv	r4, r4, r3
 8015bf4:	f06f 0317 	mvn.w	r3, #23
 8015bf8:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8015bfc:	fb04 3303 	mla	r3, r4, r3, r3
 8015c00:	eb03 0a02 	add.w	sl, r3, r2
 8015c04:	9a06      	ldr	r2, [sp, #24]
 8015c06:	9b02      	ldr	r3, [sp, #8]
 8015c08:	1aa7      	subs	r7, r4, r2
 8015c0a:	eb03 0802 	add.w	r8, r3, r2
 8015c0e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8015c10:	2200      	movs	r2, #0
 8015c12:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8015c16:	2300      	movs	r3, #0
 8015c18:	ae1e      	add	r6, sp, #120	; 0x78
 8015c1a:	4545      	cmp	r5, r8
 8015c1c:	dd14      	ble.n	8015c48 <__kernel_rem_pio2+0x7c>
 8015c1e:	2600      	movs	r6, #0
 8015c20:	f50d 7bdc 	add.w	fp, sp, #440	; 0x1b8
 8015c24:	9b02      	ldr	r3, [sp, #8]
 8015c26:	429e      	cmp	r6, r3
 8015c28:	dc39      	bgt.n	8015c9e <__kernel_rem_pio2+0xd2>
 8015c2a:	9b08      	ldr	r3, [sp, #32]
 8015c2c:	f04f 0800 	mov.w	r8, #0
 8015c30:	3b08      	subs	r3, #8
 8015c32:	9300      	str	r3, [sp, #0]
 8015c34:	9b07      	ldr	r3, [sp, #28]
 8015c36:	f04f 0900 	mov.w	r9, #0
 8015c3a:	199d      	adds	r5, r3, r6
 8015c3c:	ab20      	add	r3, sp, #128	; 0x80
 8015c3e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8015c42:	9305      	str	r3, [sp, #20]
 8015c44:	2700      	movs	r7, #0
 8015c46:	e023      	b.n	8015c90 <__kernel_rem_pio2+0xc4>
 8015c48:	42ef      	cmn	r7, r5
 8015c4a:	d40b      	bmi.n	8015c64 <__kernel_rem_pio2+0x98>
 8015c4c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8015c50:	e9cd 2300 	strd	r2, r3, [sp]
 8015c54:	f7ea fc46 	bl	80004e4 <__aeabi_i2d>
 8015c58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015c5c:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 8015c60:	3501      	adds	r5, #1
 8015c62:	e7da      	b.n	8015c1a <__kernel_rem_pio2+0x4e>
 8015c64:	4610      	mov	r0, r2
 8015c66:	4619      	mov	r1, r3
 8015c68:	e7f8      	b.n	8015c5c <__kernel_rem_pio2+0x90>
 8015c6a:	9905      	ldr	r1, [sp, #20]
 8015c6c:	9d00      	ldr	r5, [sp, #0]
 8015c6e:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8015c72:	9105      	str	r1, [sp, #20]
 8015c74:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8015c78:	9500      	str	r5, [sp, #0]
 8015c7a:	f7ea fc9d 	bl	80005b8 <__aeabi_dmul>
 8015c7e:	4602      	mov	r2, r0
 8015c80:	460b      	mov	r3, r1
 8015c82:	4640      	mov	r0, r8
 8015c84:	4649      	mov	r1, r9
 8015c86:	f7ea fae1 	bl	800024c <__adddf3>
 8015c8a:	4680      	mov	r8, r0
 8015c8c:	4689      	mov	r9, r1
 8015c8e:	3701      	adds	r7, #1
 8015c90:	9b06      	ldr	r3, [sp, #24]
 8015c92:	429f      	cmp	r7, r3
 8015c94:	dde9      	ble.n	8015c6a <__kernel_rem_pio2+0x9e>
 8015c96:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 8015c9a:	3601      	adds	r6, #1
 8015c9c:	e7c2      	b.n	8015c24 <__kernel_rem_pio2+0x58>
 8015c9e:	9b02      	ldr	r3, [sp, #8]
 8015ca0:	aa0c      	add	r2, sp, #48	; 0x30
 8015ca2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015ca6:	930b      	str	r3, [sp, #44]	; 0x2c
 8015ca8:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8015caa:	9f02      	ldr	r7, [sp, #8]
 8015cac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8015cb0:	930a      	str	r3, [sp, #40]	; 0x28
 8015cb2:	2600      	movs	r6, #0
 8015cb4:	ab98      	add	r3, sp, #608	; 0x260
 8015cb6:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8015cba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015cbe:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015cc2:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8015cc6:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8015cca:	ab98      	add	r3, sp, #608	; 0x260
 8015ccc:	445b      	add	r3, fp
 8015cce:	f1a3 0498 	sub.w	r4, r3, #152	; 0x98
 8015cd2:	1bbb      	subs	r3, r7, r6
 8015cd4:	2b00      	cmp	r3, #0
 8015cd6:	dc71      	bgt.n	8015dbc <__kernel_rem_pio2+0x1f0>
 8015cd8:	4652      	mov	r2, sl
 8015cda:	4640      	mov	r0, r8
 8015cdc:	4649      	mov	r1, r9
 8015cde:	f000 fc97 	bl	8016610 <scalbn>
 8015ce2:	2200      	movs	r2, #0
 8015ce4:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8015ce8:	4604      	mov	r4, r0
 8015cea:	460d      	mov	r5, r1
 8015cec:	f7ea fc64 	bl	80005b8 <__aeabi_dmul>
 8015cf0:	f000 fb76 	bl	80163e0 <floor>
 8015cf4:	2200      	movs	r2, #0
 8015cf6:	4b79      	ldr	r3, [pc, #484]	; (8015edc <__kernel_rem_pio2+0x310>)
 8015cf8:	f7ea fc5e 	bl	80005b8 <__aeabi_dmul>
 8015cfc:	4602      	mov	r2, r0
 8015cfe:	460b      	mov	r3, r1
 8015d00:	4620      	mov	r0, r4
 8015d02:	4629      	mov	r1, r5
 8015d04:	f7ea faa0 	bl	8000248 <__aeabi_dsub>
 8015d08:	460d      	mov	r5, r1
 8015d0a:	4604      	mov	r4, r0
 8015d0c:	f7ea ff04 	bl	8000b18 <__aeabi_d2iz>
 8015d10:	9005      	str	r0, [sp, #20]
 8015d12:	f7ea fbe7 	bl	80004e4 <__aeabi_i2d>
 8015d16:	4602      	mov	r2, r0
 8015d18:	460b      	mov	r3, r1
 8015d1a:	4620      	mov	r0, r4
 8015d1c:	4629      	mov	r1, r5
 8015d1e:	f7ea fa93 	bl	8000248 <__aeabi_dsub>
 8015d22:	f1ba 0f00 	cmp.w	sl, #0
 8015d26:	4680      	mov	r8, r0
 8015d28:	4689      	mov	r9, r1
 8015d2a:	dd6c      	ble.n	8015e06 <__kernel_rem_pio2+0x23a>
 8015d2c:	1e7a      	subs	r2, r7, #1
 8015d2e:	ab0c      	add	r3, sp, #48	; 0x30
 8015d30:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8015d34:	f1ca 0118 	rsb	r1, sl, #24
 8015d38:	9c05      	ldr	r4, [sp, #20]
 8015d3a:	fa40 f301 	asr.w	r3, r0, r1
 8015d3e:	441c      	add	r4, r3
 8015d40:	408b      	lsls	r3, r1
 8015d42:	1ac0      	subs	r0, r0, r3
 8015d44:	ab0c      	add	r3, sp, #48	; 0x30
 8015d46:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8015d4a:	f1ca 0317 	rsb	r3, sl, #23
 8015d4e:	9405      	str	r4, [sp, #20]
 8015d50:	fa40 f303 	asr.w	r3, r0, r3
 8015d54:	9300      	str	r3, [sp, #0]
 8015d56:	9b00      	ldr	r3, [sp, #0]
 8015d58:	2b00      	cmp	r3, #0
 8015d5a:	dd62      	ble.n	8015e22 <__kernel_rem_pio2+0x256>
 8015d5c:	2200      	movs	r2, #0
 8015d5e:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8015d62:	4614      	mov	r4, r2
 8015d64:	9b05      	ldr	r3, [sp, #20]
 8015d66:	3301      	adds	r3, #1
 8015d68:	9305      	str	r3, [sp, #20]
 8015d6a:	4297      	cmp	r7, r2
 8015d6c:	f300 809f 	bgt.w	8015eae <__kernel_rem_pio2+0x2e2>
 8015d70:	f1ba 0f00 	cmp.w	sl, #0
 8015d74:	dd07      	ble.n	8015d86 <__kernel_rem_pio2+0x1ba>
 8015d76:	f1ba 0f01 	cmp.w	sl, #1
 8015d7a:	f000 80bb 	beq.w	8015ef4 <__kernel_rem_pio2+0x328>
 8015d7e:	f1ba 0f02 	cmp.w	sl, #2
 8015d82:	f000 80c1 	beq.w	8015f08 <__kernel_rem_pio2+0x33c>
 8015d86:	9b00      	ldr	r3, [sp, #0]
 8015d88:	2b02      	cmp	r3, #2
 8015d8a:	d14a      	bne.n	8015e22 <__kernel_rem_pio2+0x256>
 8015d8c:	4642      	mov	r2, r8
 8015d8e:	464b      	mov	r3, r9
 8015d90:	2000      	movs	r0, #0
 8015d92:	4953      	ldr	r1, [pc, #332]	; (8015ee0 <__kernel_rem_pio2+0x314>)
 8015d94:	f7ea fa58 	bl	8000248 <__aeabi_dsub>
 8015d98:	4680      	mov	r8, r0
 8015d9a:	4689      	mov	r9, r1
 8015d9c:	2c00      	cmp	r4, #0
 8015d9e:	d040      	beq.n	8015e22 <__kernel_rem_pio2+0x256>
 8015da0:	4652      	mov	r2, sl
 8015da2:	2000      	movs	r0, #0
 8015da4:	494e      	ldr	r1, [pc, #312]	; (8015ee0 <__kernel_rem_pio2+0x314>)
 8015da6:	f000 fc33 	bl	8016610 <scalbn>
 8015daa:	4602      	mov	r2, r0
 8015dac:	460b      	mov	r3, r1
 8015dae:	4640      	mov	r0, r8
 8015db0:	4649      	mov	r1, r9
 8015db2:	f7ea fa49 	bl	8000248 <__aeabi_dsub>
 8015db6:	4680      	mov	r8, r0
 8015db8:	4689      	mov	r9, r1
 8015dba:	e032      	b.n	8015e22 <__kernel_rem_pio2+0x256>
 8015dbc:	2200      	movs	r2, #0
 8015dbe:	4b49      	ldr	r3, [pc, #292]	; (8015ee4 <__kernel_rem_pio2+0x318>)
 8015dc0:	4640      	mov	r0, r8
 8015dc2:	4649      	mov	r1, r9
 8015dc4:	f7ea fbf8 	bl	80005b8 <__aeabi_dmul>
 8015dc8:	f7ea fea6 	bl	8000b18 <__aeabi_d2iz>
 8015dcc:	f7ea fb8a 	bl	80004e4 <__aeabi_i2d>
 8015dd0:	2200      	movs	r2, #0
 8015dd2:	4b45      	ldr	r3, [pc, #276]	; (8015ee8 <__kernel_rem_pio2+0x31c>)
 8015dd4:	e9cd 0100 	strd	r0, r1, [sp]
 8015dd8:	f7ea fbee 	bl	80005b8 <__aeabi_dmul>
 8015ddc:	4602      	mov	r2, r0
 8015dde:	460b      	mov	r3, r1
 8015de0:	4640      	mov	r0, r8
 8015de2:	4649      	mov	r1, r9
 8015de4:	f7ea fa30 	bl	8000248 <__aeabi_dsub>
 8015de8:	f7ea fe96 	bl	8000b18 <__aeabi_d2iz>
 8015dec:	ab0c      	add	r3, sp, #48	; 0x30
 8015dee:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8015df2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8015df6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015dfa:	f7ea fa27 	bl	800024c <__adddf3>
 8015dfe:	3601      	adds	r6, #1
 8015e00:	4680      	mov	r8, r0
 8015e02:	4689      	mov	r9, r1
 8015e04:	e765      	b.n	8015cd2 <__kernel_rem_pio2+0x106>
 8015e06:	d105      	bne.n	8015e14 <__kernel_rem_pio2+0x248>
 8015e08:	1e7b      	subs	r3, r7, #1
 8015e0a:	aa0c      	add	r2, sp, #48	; 0x30
 8015e0c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8015e10:	15c3      	asrs	r3, r0, #23
 8015e12:	e79f      	b.n	8015d54 <__kernel_rem_pio2+0x188>
 8015e14:	2200      	movs	r2, #0
 8015e16:	4b35      	ldr	r3, [pc, #212]	; (8015eec <__kernel_rem_pio2+0x320>)
 8015e18:	f7ea fe54 	bl	8000ac4 <__aeabi_dcmpge>
 8015e1c:	2800      	cmp	r0, #0
 8015e1e:	d143      	bne.n	8015ea8 <__kernel_rem_pio2+0x2dc>
 8015e20:	9000      	str	r0, [sp, #0]
 8015e22:	2200      	movs	r2, #0
 8015e24:	2300      	movs	r3, #0
 8015e26:	4640      	mov	r0, r8
 8015e28:	4649      	mov	r1, r9
 8015e2a:	f7ea fe2d 	bl	8000a88 <__aeabi_dcmpeq>
 8015e2e:	2800      	cmp	r0, #0
 8015e30:	f000 80c3 	beq.w	8015fba <__kernel_rem_pio2+0x3ee>
 8015e34:	1e7c      	subs	r4, r7, #1
 8015e36:	4623      	mov	r3, r4
 8015e38:	2200      	movs	r2, #0
 8015e3a:	9902      	ldr	r1, [sp, #8]
 8015e3c:	428b      	cmp	r3, r1
 8015e3e:	da6a      	bge.n	8015f16 <__kernel_rem_pio2+0x34a>
 8015e40:	2a00      	cmp	r2, #0
 8015e42:	f000 8084 	beq.w	8015f4e <__kernel_rem_pio2+0x382>
 8015e46:	ab0c      	add	r3, sp, #48	; 0x30
 8015e48:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8015e4c:	f1aa 0a18 	sub.w	sl, sl, #24
 8015e50:	2b00      	cmp	r3, #0
 8015e52:	f000 80b0 	beq.w	8015fb6 <__kernel_rem_pio2+0x3ea>
 8015e56:	4652      	mov	r2, sl
 8015e58:	2000      	movs	r0, #0
 8015e5a:	4921      	ldr	r1, [pc, #132]	; (8015ee0 <__kernel_rem_pio2+0x314>)
 8015e5c:	f000 fbd8 	bl	8016610 <scalbn>
 8015e60:	4625      	mov	r5, r4
 8015e62:	4606      	mov	r6, r0
 8015e64:	460f      	mov	r7, r1
 8015e66:	f04f 0a00 	mov.w	sl, #0
 8015e6a:	00e3      	lsls	r3, r4, #3
 8015e6c:	aa98      	add	r2, sp, #608	; 0x260
 8015e6e:	eb02 0803 	add.w	r8, r2, r3
 8015e72:	f8df b070 	ldr.w	fp, [pc, #112]	; 8015ee4 <__kernel_rem_pio2+0x318>
 8015e76:	9306      	str	r3, [sp, #24]
 8015e78:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 8015e7c:	2d00      	cmp	r5, #0
 8015e7e:	f280 80d2 	bge.w	8016026 <__kernel_rem_pio2+0x45a>
 8015e82:	2500      	movs	r5, #0
 8015e84:	9a06      	ldr	r2, [sp, #24]
 8015e86:	ab98      	add	r3, sp, #608	; 0x260
 8015e88:	189e      	adds	r6, r3, r2
 8015e8a:	3ea8      	subs	r6, #168	; 0xa8
 8015e8c:	1b63      	subs	r3, r4, r5
 8015e8e:	2b00      	cmp	r3, #0
 8015e90:	f2c0 80f9 	blt.w	8016086 <__kernel_rem_pio2+0x4ba>
 8015e94:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8015ef0 <__kernel_rem_pio2+0x324>
 8015e98:	eba6 08c5 	sub.w	r8, r6, r5, lsl #3
 8015e9c:	f04f 0a00 	mov.w	sl, #0
 8015ea0:	f04f 0b00 	mov.w	fp, #0
 8015ea4:	2700      	movs	r7, #0
 8015ea6:	e0e2      	b.n	801606e <__kernel_rem_pio2+0x4a2>
 8015ea8:	2302      	movs	r3, #2
 8015eaa:	9300      	str	r3, [sp, #0]
 8015eac:	e756      	b.n	8015d5c <__kernel_rem_pio2+0x190>
 8015eae:	ab0c      	add	r3, sp, #48	; 0x30
 8015eb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015eb4:	b94c      	cbnz	r4, 8015eca <__kernel_rem_pio2+0x2fe>
 8015eb6:	b12b      	cbz	r3, 8015ec4 <__kernel_rem_pio2+0x2f8>
 8015eb8:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8015ebc:	a80c      	add	r0, sp, #48	; 0x30
 8015ebe:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8015ec2:	2301      	movs	r3, #1
 8015ec4:	3201      	adds	r2, #1
 8015ec6:	461c      	mov	r4, r3
 8015ec8:	e74f      	b.n	8015d6a <__kernel_rem_pio2+0x19e>
 8015eca:	1acb      	subs	r3, r1, r3
 8015ecc:	a80c      	add	r0, sp, #48	; 0x30
 8015ece:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8015ed2:	4623      	mov	r3, r4
 8015ed4:	e7f6      	b.n	8015ec4 <__kernel_rem_pio2+0x2f8>
 8015ed6:	bf00      	nop
 8015ed8:	08024628 	.word	0x08024628
 8015edc:	40200000 	.word	0x40200000
 8015ee0:	3ff00000 	.word	0x3ff00000
 8015ee4:	3e700000 	.word	0x3e700000
 8015ee8:	41700000 	.word	0x41700000
 8015eec:	3fe00000 	.word	0x3fe00000
 8015ef0:	080245e0 	.word	0x080245e0
 8015ef4:	1e7a      	subs	r2, r7, #1
 8015ef6:	ab0c      	add	r3, sp, #48	; 0x30
 8015ef8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015efc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8015f00:	a90c      	add	r1, sp, #48	; 0x30
 8015f02:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8015f06:	e73e      	b.n	8015d86 <__kernel_rem_pio2+0x1ba>
 8015f08:	1e7a      	subs	r2, r7, #1
 8015f0a:	ab0c      	add	r3, sp, #48	; 0x30
 8015f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015f10:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8015f14:	e7f4      	b.n	8015f00 <__kernel_rem_pio2+0x334>
 8015f16:	a90c      	add	r1, sp, #48	; 0x30
 8015f18:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8015f1c:	3b01      	subs	r3, #1
 8015f1e:	430a      	orrs	r2, r1
 8015f20:	e78b      	b.n	8015e3a <__kernel_rem_pio2+0x26e>
 8015f22:	3401      	adds	r4, #1
 8015f24:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8015f28:	2a00      	cmp	r2, #0
 8015f2a:	d0fa      	beq.n	8015f22 <__kernel_rem_pio2+0x356>
 8015f2c:	ab98      	add	r3, sp, #608	; 0x260
 8015f2e:	449b      	add	fp, r3
 8015f30:	9b07      	ldr	r3, [sp, #28]
 8015f32:	1c7e      	adds	r6, r7, #1
 8015f34:	19dd      	adds	r5, r3, r7
 8015f36:	ab98      	add	r3, sp, #608	; 0x260
 8015f38:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8015f3c:	f1ab 0b98 	sub.w	fp, fp, #152	; 0x98
 8015f40:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 8015f44:	443c      	add	r4, r7
 8015f46:	42b4      	cmp	r4, r6
 8015f48:	da04      	bge.n	8015f54 <__kernel_rem_pio2+0x388>
 8015f4a:	4627      	mov	r7, r4
 8015f4c:	e6b1      	b.n	8015cb2 <__kernel_rem_pio2+0xe6>
 8015f4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015f50:	2401      	movs	r4, #1
 8015f52:	e7e7      	b.n	8015f24 <__kernel_rem_pio2+0x358>
 8015f54:	f105 0308 	add.w	r3, r5, #8
 8015f58:	9309      	str	r3, [sp, #36]	; 0x24
 8015f5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015f5c:	2700      	movs	r7, #0
 8015f5e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015f62:	f7ea fabf 	bl	80004e4 <__aeabi_i2d>
 8015f66:	f04f 0800 	mov.w	r8, #0
 8015f6a:	f04f 0900 	mov.w	r9, #0
 8015f6e:	9b08      	ldr	r3, [sp, #32]
 8015f70:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8015f74:	3b08      	subs	r3, #8
 8015f76:	9300      	str	r3, [sp, #0]
 8015f78:	f105 0310 	add.w	r3, r5, #16
 8015f7c:	9305      	str	r3, [sp, #20]
 8015f7e:	9b06      	ldr	r3, [sp, #24]
 8015f80:	429f      	cmp	r7, r3
 8015f82:	dd04      	ble.n	8015f8e <__kernel_rem_pio2+0x3c2>
 8015f84:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 8015f88:	3601      	adds	r6, #1
 8015f8a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8015f8c:	e7db      	b.n	8015f46 <__kernel_rem_pio2+0x37a>
 8015f8e:	9905      	ldr	r1, [sp, #20]
 8015f90:	9d00      	ldr	r5, [sp, #0]
 8015f92:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8015f96:	9105      	str	r1, [sp, #20]
 8015f98:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8015f9c:	9500      	str	r5, [sp, #0]
 8015f9e:	f7ea fb0b 	bl	80005b8 <__aeabi_dmul>
 8015fa2:	4602      	mov	r2, r0
 8015fa4:	460b      	mov	r3, r1
 8015fa6:	4640      	mov	r0, r8
 8015fa8:	4649      	mov	r1, r9
 8015faa:	f7ea f94f 	bl	800024c <__adddf3>
 8015fae:	3701      	adds	r7, #1
 8015fb0:	4680      	mov	r8, r0
 8015fb2:	4689      	mov	r9, r1
 8015fb4:	e7e3      	b.n	8015f7e <__kernel_rem_pio2+0x3b2>
 8015fb6:	3c01      	subs	r4, #1
 8015fb8:	e745      	b.n	8015e46 <__kernel_rem_pio2+0x27a>
 8015fba:	f1ca 0200 	rsb	r2, sl, #0
 8015fbe:	4640      	mov	r0, r8
 8015fc0:	4649      	mov	r1, r9
 8015fc2:	f000 fb25 	bl	8016610 <scalbn>
 8015fc6:	2200      	movs	r2, #0
 8015fc8:	4ba3      	ldr	r3, [pc, #652]	; (8016258 <__kernel_rem_pio2+0x68c>)
 8015fca:	4604      	mov	r4, r0
 8015fcc:	460d      	mov	r5, r1
 8015fce:	f7ea fd79 	bl	8000ac4 <__aeabi_dcmpge>
 8015fd2:	b1f8      	cbz	r0, 8016014 <__kernel_rem_pio2+0x448>
 8015fd4:	2200      	movs	r2, #0
 8015fd6:	4ba1      	ldr	r3, [pc, #644]	; (801625c <__kernel_rem_pio2+0x690>)
 8015fd8:	4620      	mov	r0, r4
 8015fda:	4629      	mov	r1, r5
 8015fdc:	f7ea faec 	bl	80005b8 <__aeabi_dmul>
 8015fe0:	f7ea fd9a 	bl	8000b18 <__aeabi_d2iz>
 8015fe4:	4606      	mov	r6, r0
 8015fe6:	f7ea fa7d 	bl	80004e4 <__aeabi_i2d>
 8015fea:	2200      	movs	r2, #0
 8015fec:	4b9a      	ldr	r3, [pc, #616]	; (8016258 <__kernel_rem_pio2+0x68c>)
 8015fee:	f7ea fae3 	bl	80005b8 <__aeabi_dmul>
 8015ff2:	460b      	mov	r3, r1
 8015ff4:	4602      	mov	r2, r0
 8015ff6:	4629      	mov	r1, r5
 8015ff8:	4620      	mov	r0, r4
 8015ffa:	f7ea f925 	bl	8000248 <__aeabi_dsub>
 8015ffe:	f7ea fd8b 	bl	8000b18 <__aeabi_d2iz>
 8016002:	1c7c      	adds	r4, r7, #1
 8016004:	ab0c      	add	r3, sp, #48	; 0x30
 8016006:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 801600a:	f10a 0a18 	add.w	sl, sl, #24
 801600e:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8016012:	e720      	b.n	8015e56 <__kernel_rem_pio2+0x28a>
 8016014:	4620      	mov	r0, r4
 8016016:	4629      	mov	r1, r5
 8016018:	f7ea fd7e 	bl	8000b18 <__aeabi_d2iz>
 801601c:	ab0c      	add	r3, sp, #48	; 0x30
 801601e:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8016022:	463c      	mov	r4, r7
 8016024:	e717      	b.n	8015e56 <__kernel_rem_pio2+0x28a>
 8016026:	ab0c      	add	r3, sp, #48	; 0x30
 8016028:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801602c:	f7ea fa5a 	bl	80004e4 <__aeabi_i2d>
 8016030:	4632      	mov	r2, r6
 8016032:	463b      	mov	r3, r7
 8016034:	f7ea fac0 	bl	80005b8 <__aeabi_dmul>
 8016038:	4652      	mov	r2, sl
 801603a:	e968 0102 	strd	r0, r1, [r8, #-8]!
 801603e:	465b      	mov	r3, fp
 8016040:	4630      	mov	r0, r6
 8016042:	4639      	mov	r1, r7
 8016044:	f7ea fab8 	bl	80005b8 <__aeabi_dmul>
 8016048:	3d01      	subs	r5, #1
 801604a:	4606      	mov	r6, r0
 801604c:	460f      	mov	r7, r1
 801604e:	e715      	b.n	8015e7c <__kernel_rem_pio2+0x2b0>
 8016050:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 8016054:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8016058:	f7ea faae 	bl	80005b8 <__aeabi_dmul>
 801605c:	4602      	mov	r2, r0
 801605e:	460b      	mov	r3, r1
 8016060:	4650      	mov	r0, sl
 8016062:	4659      	mov	r1, fp
 8016064:	f7ea f8f2 	bl	800024c <__adddf3>
 8016068:	4682      	mov	sl, r0
 801606a:	468b      	mov	fp, r1
 801606c:	3701      	adds	r7, #1
 801606e:	9b02      	ldr	r3, [sp, #8]
 8016070:	429f      	cmp	r7, r3
 8016072:	dc01      	bgt.n	8016078 <__kernel_rem_pio2+0x4ac>
 8016074:	42bd      	cmp	r5, r7
 8016076:	daeb      	bge.n	8016050 <__kernel_rem_pio2+0x484>
 8016078:	ab48      	add	r3, sp, #288	; 0x120
 801607a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801607e:	e9c3 ab00 	strd	sl, fp, [r3]
 8016082:	3501      	adds	r5, #1
 8016084:	e702      	b.n	8015e8c <__kernel_rem_pio2+0x2c0>
 8016086:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8016088:	2b03      	cmp	r3, #3
 801608a:	d86c      	bhi.n	8016166 <__kernel_rem_pio2+0x59a>
 801608c:	e8df f003 	tbb	[pc, r3]
 8016090:	022f2f59 	.word	0x022f2f59
 8016094:	9a06      	ldr	r2, [sp, #24]
 8016096:	ab48      	add	r3, sp, #288	; 0x120
 8016098:	189d      	adds	r5, r3, r2
 801609a:	46aa      	mov	sl, r5
 801609c:	46a3      	mov	fp, r4
 801609e:	f1bb 0f00 	cmp.w	fp, #0
 80160a2:	f300 8087 	bgt.w	80161b4 <__kernel_rem_pio2+0x5e8>
 80160a6:	46a2      	mov	sl, r4
 80160a8:	f1ba 0f01 	cmp.w	sl, #1
 80160ac:	f300 809f 	bgt.w	80161ee <__kernel_rem_pio2+0x622>
 80160b0:	2700      	movs	r7, #0
 80160b2:	463e      	mov	r6, r7
 80160b4:	9d06      	ldr	r5, [sp, #24]
 80160b6:	ab48      	add	r3, sp, #288	; 0x120
 80160b8:	3508      	adds	r5, #8
 80160ba:	441d      	add	r5, r3
 80160bc:	2c01      	cmp	r4, #1
 80160be:	f300 80b3 	bgt.w	8016228 <__kernel_rem_pio2+0x65c>
 80160c2:	9b00      	ldr	r3, [sp, #0]
 80160c4:	9d48      	ldr	r5, [sp, #288]	; 0x120
 80160c6:	9849      	ldr	r0, [sp, #292]	; 0x124
 80160c8:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 80160ca:	994b      	ldr	r1, [sp, #300]	; 0x12c
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	f040 80b5 	bne.w	801623c <__kernel_rem_pio2+0x670>
 80160d2:	4603      	mov	r3, r0
 80160d4:	462a      	mov	r2, r5
 80160d6:	9804      	ldr	r0, [sp, #16]
 80160d8:	e9c0 2300 	strd	r2, r3, [r0]
 80160dc:	4622      	mov	r2, r4
 80160de:	460b      	mov	r3, r1
 80160e0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80160e4:	463a      	mov	r2, r7
 80160e6:	4633      	mov	r3, r6
 80160e8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80160ec:	e03b      	b.n	8016166 <__kernel_rem_pio2+0x59a>
 80160ee:	f04f 0c00 	mov.w	ip, #0
 80160f2:	4626      	mov	r6, r4
 80160f4:	4667      	mov	r7, ip
 80160f6:	9d06      	ldr	r5, [sp, #24]
 80160f8:	ab48      	add	r3, sp, #288	; 0x120
 80160fa:	3508      	adds	r5, #8
 80160fc:	441d      	add	r5, r3
 80160fe:	2e00      	cmp	r6, #0
 8016100:	da42      	bge.n	8016188 <__kernel_rem_pio2+0x5bc>
 8016102:	9b00      	ldr	r3, [sp, #0]
 8016104:	2b00      	cmp	r3, #0
 8016106:	d049      	beq.n	801619c <__kernel_rem_pio2+0x5d0>
 8016108:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 801610c:	4662      	mov	r2, ip
 801610e:	460b      	mov	r3, r1
 8016110:	9904      	ldr	r1, [sp, #16]
 8016112:	2601      	movs	r6, #1
 8016114:	e9c1 2300 	strd	r2, r3, [r1]
 8016118:	a948      	add	r1, sp, #288	; 0x120
 801611a:	463b      	mov	r3, r7
 801611c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016120:	f7ea f892 	bl	8000248 <__aeabi_dsub>
 8016124:	4684      	mov	ip, r0
 8016126:	460f      	mov	r7, r1
 8016128:	ad48      	add	r5, sp, #288	; 0x120
 801612a:	42b4      	cmp	r4, r6
 801612c:	da38      	bge.n	80161a0 <__kernel_rem_pio2+0x5d4>
 801612e:	9b00      	ldr	r3, [sp, #0]
 8016130:	b10b      	cbz	r3, 8016136 <__kernel_rem_pio2+0x56a>
 8016132:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8016136:	4662      	mov	r2, ip
 8016138:	463b      	mov	r3, r7
 801613a:	9904      	ldr	r1, [sp, #16]
 801613c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8016140:	e011      	b.n	8016166 <__kernel_rem_pio2+0x59a>
 8016142:	2700      	movs	r7, #0
 8016144:	463d      	mov	r5, r7
 8016146:	9b06      	ldr	r3, [sp, #24]
 8016148:	aa98      	add	r2, sp, #608	; 0x260
 801614a:	4413      	add	r3, r2
 801614c:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 8016150:	2c00      	cmp	r4, #0
 8016152:	da0f      	bge.n	8016174 <__kernel_rem_pio2+0x5a8>
 8016154:	9b00      	ldr	r3, [sp, #0]
 8016156:	b10b      	cbz	r3, 801615c <__kernel_rem_pio2+0x590>
 8016158:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 801615c:	463a      	mov	r2, r7
 801615e:	462b      	mov	r3, r5
 8016160:	9904      	ldr	r1, [sp, #16]
 8016162:	e9c1 2300 	strd	r2, r3, [r1]
 8016166:	9b05      	ldr	r3, [sp, #20]
 8016168:	f003 0007 	and.w	r0, r3, #7
 801616c:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8016170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016174:	4638      	mov	r0, r7
 8016176:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801617a:	4629      	mov	r1, r5
 801617c:	f7ea f866 	bl	800024c <__adddf3>
 8016180:	3c01      	subs	r4, #1
 8016182:	4607      	mov	r7, r0
 8016184:	460d      	mov	r5, r1
 8016186:	e7e3      	b.n	8016150 <__kernel_rem_pio2+0x584>
 8016188:	4660      	mov	r0, ip
 801618a:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801618e:	4639      	mov	r1, r7
 8016190:	f7ea f85c 	bl	800024c <__adddf3>
 8016194:	3e01      	subs	r6, #1
 8016196:	4684      	mov	ip, r0
 8016198:	460f      	mov	r7, r1
 801619a:	e7b0      	b.n	80160fe <__kernel_rem_pio2+0x532>
 801619c:	4639      	mov	r1, r7
 801619e:	e7b5      	b.n	801610c <__kernel_rem_pio2+0x540>
 80161a0:	4660      	mov	r0, ip
 80161a2:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 80161a6:	4639      	mov	r1, r7
 80161a8:	f7ea f850 	bl	800024c <__adddf3>
 80161ac:	3601      	adds	r6, #1
 80161ae:	4684      	mov	ip, r0
 80161b0:	460f      	mov	r7, r1
 80161b2:	e7ba      	b.n	801612a <__kernel_rem_pio2+0x55e>
 80161b4:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 80161b8:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 80161bc:	4640      	mov	r0, r8
 80161be:	4649      	mov	r1, r9
 80161c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80161c4:	f7ea f842 	bl	800024c <__adddf3>
 80161c8:	4602      	mov	r2, r0
 80161ca:	460b      	mov	r3, r1
 80161cc:	4606      	mov	r6, r0
 80161ce:	460f      	mov	r7, r1
 80161d0:	4640      	mov	r0, r8
 80161d2:	4649      	mov	r1, r9
 80161d4:	f7ea f838 	bl	8000248 <__aeabi_dsub>
 80161d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80161dc:	f7ea f836 	bl	800024c <__adddf3>
 80161e0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80161e4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80161e8:	e9ca 6700 	strd	r6, r7, [sl]
 80161ec:	e757      	b.n	801609e <__kernel_rem_pio2+0x4d2>
 80161ee:	e975 6702 	ldrd	r6, r7, [r5, #-8]!
 80161f2:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 80161f6:	4630      	mov	r0, r6
 80161f8:	4639      	mov	r1, r7
 80161fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80161fe:	f7ea f825 	bl	800024c <__adddf3>
 8016202:	4602      	mov	r2, r0
 8016204:	460b      	mov	r3, r1
 8016206:	4680      	mov	r8, r0
 8016208:	4689      	mov	r9, r1
 801620a:	4630      	mov	r0, r6
 801620c:	4639      	mov	r1, r7
 801620e:	f7ea f81b 	bl	8000248 <__aeabi_dsub>
 8016212:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016216:	f7ea f819 	bl	800024c <__adddf3>
 801621a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801621e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8016222:	e9c5 8900 	strd	r8, r9, [r5]
 8016226:	e73f      	b.n	80160a8 <__kernel_rem_pio2+0x4dc>
 8016228:	4638      	mov	r0, r7
 801622a:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801622e:	4631      	mov	r1, r6
 8016230:	f7ea f80c 	bl	800024c <__adddf3>
 8016234:	3c01      	subs	r4, #1
 8016236:	4607      	mov	r7, r0
 8016238:	460e      	mov	r6, r1
 801623a:	e73f      	b.n	80160bc <__kernel_rem_pio2+0x4f0>
 801623c:	9b04      	ldr	r3, [sp, #16]
 801623e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8016242:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8016246:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 801624a:	601d      	str	r5, [r3, #0]
 801624c:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8016250:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8016254:	615e      	str	r6, [r3, #20]
 8016256:	e786      	b.n	8016166 <__kernel_rem_pio2+0x59a>
 8016258:	41700000 	.word	0x41700000
 801625c:	3e700000 	.word	0x3e700000

08016260 <__kernel_sin>:
 8016260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016264:	b086      	sub	sp, #24
 8016266:	e9cd 2300 	strd	r2, r3, [sp]
 801626a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801626e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8016272:	4682      	mov	sl, r0
 8016274:	460c      	mov	r4, r1
 8016276:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8016278:	da03      	bge.n	8016282 <__kernel_sin+0x22>
 801627a:	f7ea fc4d 	bl	8000b18 <__aeabi_d2iz>
 801627e:	2800      	cmp	r0, #0
 8016280:	d050      	beq.n	8016324 <__kernel_sin+0xc4>
 8016282:	4652      	mov	r2, sl
 8016284:	4623      	mov	r3, r4
 8016286:	4650      	mov	r0, sl
 8016288:	4621      	mov	r1, r4
 801628a:	f7ea f995 	bl	80005b8 <__aeabi_dmul>
 801628e:	4606      	mov	r6, r0
 8016290:	460f      	mov	r7, r1
 8016292:	4602      	mov	r2, r0
 8016294:	460b      	mov	r3, r1
 8016296:	4650      	mov	r0, sl
 8016298:	4621      	mov	r1, r4
 801629a:	f7ea f98d 	bl	80005b8 <__aeabi_dmul>
 801629e:	a33e      	add	r3, pc, #248	; (adr r3, 8016398 <__kernel_sin+0x138>)
 80162a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162a4:	4680      	mov	r8, r0
 80162a6:	4689      	mov	r9, r1
 80162a8:	4630      	mov	r0, r6
 80162aa:	4639      	mov	r1, r7
 80162ac:	f7ea f984 	bl	80005b8 <__aeabi_dmul>
 80162b0:	a33b      	add	r3, pc, #236	; (adr r3, 80163a0 <__kernel_sin+0x140>)
 80162b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162b6:	f7e9 ffc7 	bl	8000248 <__aeabi_dsub>
 80162ba:	4632      	mov	r2, r6
 80162bc:	463b      	mov	r3, r7
 80162be:	f7ea f97b 	bl	80005b8 <__aeabi_dmul>
 80162c2:	a339      	add	r3, pc, #228	; (adr r3, 80163a8 <__kernel_sin+0x148>)
 80162c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162c8:	f7e9 ffc0 	bl	800024c <__adddf3>
 80162cc:	4632      	mov	r2, r6
 80162ce:	463b      	mov	r3, r7
 80162d0:	f7ea f972 	bl	80005b8 <__aeabi_dmul>
 80162d4:	a336      	add	r3, pc, #216	; (adr r3, 80163b0 <__kernel_sin+0x150>)
 80162d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162da:	f7e9 ffb5 	bl	8000248 <__aeabi_dsub>
 80162de:	4632      	mov	r2, r6
 80162e0:	463b      	mov	r3, r7
 80162e2:	f7ea f969 	bl	80005b8 <__aeabi_dmul>
 80162e6:	a334      	add	r3, pc, #208	; (adr r3, 80163b8 <__kernel_sin+0x158>)
 80162e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162ec:	f7e9 ffae 	bl	800024c <__adddf3>
 80162f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80162f4:	b9dd      	cbnz	r5, 801632e <__kernel_sin+0xce>
 80162f6:	4602      	mov	r2, r0
 80162f8:	460b      	mov	r3, r1
 80162fa:	4630      	mov	r0, r6
 80162fc:	4639      	mov	r1, r7
 80162fe:	f7ea f95b 	bl	80005b8 <__aeabi_dmul>
 8016302:	a32f      	add	r3, pc, #188	; (adr r3, 80163c0 <__kernel_sin+0x160>)
 8016304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016308:	f7e9 ff9e 	bl	8000248 <__aeabi_dsub>
 801630c:	4642      	mov	r2, r8
 801630e:	464b      	mov	r3, r9
 8016310:	f7ea f952 	bl	80005b8 <__aeabi_dmul>
 8016314:	4602      	mov	r2, r0
 8016316:	460b      	mov	r3, r1
 8016318:	4650      	mov	r0, sl
 801631a:	4621      	mov	r1, r4
 801631c:	f7e9 ff96 	bl	800024c <__adddf3>
 8016320:	4682      	mov	sl, r0
 8016322:	460c      	mov	r4, r1
 8016324:	4650      	mov	r0, sl
 8016326:	4621      	mov	r1, r4
 8016328:	b006      	add	sp, #24
 801632a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801632e:	2200      	movs	r2, #0
 8016330:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016334:	4b24      	ldr	r3, [pc, #144]	; (80163c8 <__kernel_sin+0x168>)
 8016336:	f7ea f93f 	bl	80005b8 <__aeabi_dmul>
 801633a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801633e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016342:	4640      	mov	r0, r8
 8016344:	4649      	mov	r1, r9
 8016346:	f7ea f937 	bl	80005b8 <__aeabi_dmul>
 801634a:	4602      	mov	r2, r0
 801634c:	460b      	mov	r3, r1
 801634e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016352:	f7e9 ff79 	bl	8000248 <__aeabi_dsub>
 8016356:	4632      	mov	r2, r6
 8016358:	463b      	mov	r3, r7
 801635a:	f7ea f92d 	bl	80005b8 <__aeabi_dmul>
 801635e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016362:	f7e9 ff71 	bl	8000248 <__aeabi_dsub>
 8016366:	a316      	add	r3, pc, #88	; (adr r3, 80163c0 <__kernel_sin+0x160>)
 8016368:	e9d3 2300 	ldrd	r2, r3, [r3]
 801636c:	4606      	mov	r6, r0
 801636e:	460f      	mov	r7, r1
 8016370:	4640      	mov	r0, r8
 8016372:	4649      	mov	r1, r9
 8016374:	f7ea f920 	bl	80005b8 <__aeabi_dmul>
 8016378:	4602      	mov	r2, r0
 801637a:	460b      	mov	r3, r1
 801637c:	4630      	mov	r0, r6
 801637e:	4639      	mov	r1, r7
 8016380:	f7e9 ff64 	bl	800024c <__adddf3>
 8016384:	4602      	mov	r2, r0
 8016386:	460b      	mov	r3, r1
 8016388:	4650      	mov	r0, sl
 801638a:	4621      	mov	r1, r4
 801638c:	f7e9 ff5c 	bl	8000248 <__aeabi_dsub>
 8016390:	e7c6      	b.n	8016320 <__kernel_sin+0xc0>
 8016392:	bf00      	nop
 8016394:	f3af 8000 	nop.w
 8016398:	5acfd57c 	.word	0x5acfd57c
 801639c:	3de5d93a 	.word	0x3de5d93a
 80163a0:	8a2b9ceb 	.word	0x8a2b9ceb
 80163a4:	3e5ae5e6 	.word	0x3e5ae5e6
 80163a8:	57b1fe7d 	.word	0x57b1fe7d
 80163ac:	3ec71de3 	.word	0x3ec71de3
 80163b0:	19c161d5 	.word	0x19c161d5
 80163b4:	3f2a01a0 	.word	0x3f2a01a0
 80163b8:	1110f8a6 	.word	0x1110f8a6
 80163bc:	3f811111 	.word	0x3f811111
 80163c0:	55555549 	.word	0x55555549
 80163c4:	3fc55555 	.word	0x3fc55555
 80163c8:	3fe00000 	.word	0x3fe00000

080163cc <fabs>:
 80163cc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80163d0:	4619      	mov	r1, r3
 80163d2:	4770      	bx	lr

080163d4 <finite>:
 80163d4:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80163d8:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 80163dc:	0fc0      	lsrs	r0, r0, #31
 80163de:	4770      	bx	lr

080163e0 <floor>:
 80163e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80163e4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 80163e8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 80163ec:	2e13      	cmp	r6, #19
 80163ee:	4607      	mov	r7, r0
 80163f0:	460b      	mov	r3, r1
 80163f2:	460c      	mov	r4, r1
 80163f4:	4605      	mov	r5, r0
 80163f6:	dc35      	bgt.n	8016464 <floor+0x84>
 80163f8:	2e00      	cmp	r6, #0
 80163fa:	da16      	bge.n	801642a <floor+0x4a>
 80163fc:	a336      	add	r3, pc, #216	; (adr r3, 80164d8 <floor+0xf8>)
 80163fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016402:	f7e9 ff23 	bl	800024c <__adddf3>
 8016406:	2200      	movs	r2, #0
 8016408:	2300      	movs	r3, #0
 801640a:	f7ea fb65 	bl	8000ad8 <__aeabi_dcmpgt>
 801640e:	b148      	cbz	r0, 8016424 <floor+0x44>
 8016410:	2c00      	cmp	r4, #0
 8016412:	da5b      	bge.n	80164cc <floor+0xec>
 8016414:	2500      	movs	r5, #0
 8016416:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801641a:	4a31      	ldr	r2, [pc, #196]	; (80164e0 <floor+0x100>)
 801641c:	433b      	orrs	r3, r7
 801641e:	42ab      	cmp	r3, r5
 8016420:	bf18      	it	ne
 8016422:	4614      	movne	r4, r2
 8016424:	4623      	mov	r3, r4
 8016426:	462f      	mov	r7, r5
 8016428:	e026      	b.n	8016478 <floor+0x98>
 801642a:	4a2e      	ldr	r2, [pc, #184]	; (80164e4 <floor+0x104>)
 801642c:	fa42 f806 	asr.w	r8, r2, r6
 8016430:	ea01 0208 	and.w	r2, r1, r8
 8016434:	4302      	orrs	r2, r0
 8016436:	d01f      	beq.n	8016478 <floor+0x98>
 8016438:	a327      	add	r3, pc, #156	; (adr r3, 80164d8 <floor+0xf8>)
 801643a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801643e:	f7e9 ff05 	bl	800024c <__adddf3>
 8016442:	2200      	movs	r2, #0
 8016444:	2300      	movs	r3, #0
 8016446:	f7ea fb47 	bl	8000ad8 <__aeabi_dcmpgt>
 801644a:	2800      	cmp	r0, #0
 801644c:	d0ea      	beq.n	8016424 <floor+0x44>
 801644e:	2c00      	cmp	r4, #0
 8016450:	bfbe      	ittt	lt
 8016452:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8016456:	fa43 f606 	asrlt.w	r6, r3, r6
 801645a:	19a4      	addlt	r4, r4, r6
 801645c:	ea24 0408 	bic.w	r4, r4, r8
 8016460:	2500      	movs	r5, #0
 8016462:	e7df      	b.n	8016424 <floor+0x44>
 8016464:	2e33      	cmp	r6, #51	; 0x33
 8016466:	dd0b      	ble.n	8016480 <floor+0xa0>
 8016468:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801646c:	d104      	bne.n	8016478 <floor+0x98>
 801646e:	4602      	mov	r2, r0
 8016470:	f7e9 feec 	bl	800024c <__adddf3>
 8016474:	4607      	mov	r7, r0
 8016476:	460b      	mov	r3, r1
 8016478:	4638      	mov	r0, r7
 801647a:	4619      	mov	r1, r3
 801647c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016480:	f04f 32ff 	mov.w	r2, #4294967295
 8016484:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8016488:	fa22 f808 	lsr.w	r8, r2, r8
 801648c:	ea18 0f00 	tst.w	r8, r0
 8016490:	d0f2      	beq.n	8016478 <floor+0x98>
 8016492:	a311      	add	r3, pc, #68	; (adr r3, 80164d8 <floor+0xf8>)
 8016494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016498:	f7e9 fed8 	bl	800024c <__adddf3>
 801649c:	2200      	movs	r2, #0
 801649e:	2300      	movs	r3, #0
 80164a0:	f7ea fb1a 	bl	8000ad8 <__aeabi_dcmpgt>
 80164a4:	2800      	cmp	r0, #0
 80164a6:	d0bd      	beq.n	8016424 <floor+0x44>
 80164a8:	2c00      	cmp	r4, #0
 80164aa:	da02      	bge.n	80164b2 <floor+0xd2>
 80164ac:	2e14      	cmp	r6, #20
 80164ae:	d103      	bne.n	80164b8 <floor+0xd8>
 80164b0:	3401      	adds	r4, #1
 80164b2:	ea25 0508 	bic.w	r5, r5, r8
 80164b6:	e7b5      	b.n	8016424 <floor+0x44>
 80164b8:	2301      	movs	r3, #1
 80164ba:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80164be:	fa03 f606 	lsl.w	r6, r3, r6
 80164c2:	4435      	add	r5, r6
 80164c4:	42bd      	cmp	r5, r7
 80164c6:	bf38      	it	cc
 80164c8:	18e4      	addcc	r4, r4, r3
 80164ca:	e7f2      	b.n	80164b2 <floor+0xd2>
 80164cc:	2500      	movs	r5, #0
 80164ce:	462c      	mov	r4, r5
 80164d0:	e7a8      	b.n	8016424 <floor+0x44>
 80164d2:	bf00      	nop
 80164d4:	f3af 8000 	nop.w
 80164d8:	8800759c 	.word	0x8800759c
 80164dc:	7e37e43c 	.word	0x7e37e43c
 80164e0:	bff00000 	.word	0xbff00000
 80164e4:	000fffff 	.word	0x000fffff

080164e8 <matherr>:
 80164e8:	2000      	movs	r0, #0
 80164ea:	4770      	bx	lr

080164ec <nan>:
 80164ec:	2000      	movs	r0, #0
 80164ee:	4901      	ldr	r1, [pc, #4]	; (80164f4 <nan+0x8>)
 80164f0:	4770      	bx	lr
 80164f2:	bf00      	nop
 80164f4:	7ff80000 	.word	0x7ff80000

080164f8 <rint>:
 80164f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80164fa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80164fe:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 8016502:	f1bc 0f13 	cmp.w	ip, #19
 8016506:	4604      	mov	r4, r0
 8016508:	460d      	mov	r5, r1
 801650a:	460b      	mov	r3, r1
 801650c:	4606      	mov	r6, r0
 801650e:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8016512:	dc5a      	bgt.n	80165ca <rint+0xd2>
 8016514:	f1bc 0f00 	cmp.w	ip, #0
 8016518:	da2b      	bge.n	8016572 <rint+0x7a>
 801651a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801651e:	4302      	orrs	r2, r0
 8016520:	d023      	beq.n	801656a <rint+0x72>
 8016522:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8016526:	4302      	orrs	r2, r0
 8016528:	4256      	negs	r6, r2
 801652a:	4316      	orrs	r6, r2
 801652c:	0c4b      	lsrs	r3, r1, #17
 801652e:	0b36      	lsrs	r6, r6, #12
 8016530:	4934      	ldr	r1, [pc, #208]	; (8016604 <rint+0x10c>)
 8016532:	045b      	lsls	r3, r3, #17
 8016534:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 8016538:	ea46 0503 	orr.w	r5, r6, r3
 801653c:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8016540:	4602      	mov	r2, r0
 8016542:	462b      	mov	r3, r5
 8016544:	e9d1 4500 	ldrd	r4, r5, [r1]
 8016548:	4620      	mov	r0, r4
 801654a:	4629      	mov	r1, r5
 801654c:	f7e9 fe7e 	bl	800024c <__adddf3>
 8016550:	e9cd 0100 	strd	r0, r1, [sp]
 8016554:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016558:	462b      	mov	r3, r5
 801655a:	4622      	mov	r2, r4
 801655c:	f7e9 fe74 	bl	8000248 <__aeabi_dsub>
 8016560:	4604      	mov	r4, r0
 8016562:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016566:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 801656a:	4620      	mov	r0, r4
 801656c:	4629      	mov	r1, r5
 801656e:	b003      	add	sp, #12
 8016570:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016572:	4a25      	ldr	r2, [pc, #148]	; (8016608 <rint+0x110>)
 8016574:	fa42 f20c 	asr.w	r2, r2, ip
 8016578:	4011      	ands	r1, r2
 801657a:	4301      	orrs	r1, r0
 801657c:	d0f5      	beq.n	801656a <rint+0x72>
 801657e:	0852      	lsrs	r2, r2, #1
 8016580:	ea05 0102 	and.w	r1, r5, r2
 8016584:	ea50 0601 	orrs.w	r6, r0, r1
 8016588:	d00c      	beq.n	80165a4 <rint+0xac>
 801658a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801658e:	f1bc 0f13 	cmp.w	ip, #19
 8016592:	bf0c      	ite	eq
 8016594:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 8016598:	2600      	movne	r6, #0
 801659a:	ea25 0202 	bic.w	r2, r5, r2
 801659e:	fa43 f30c 	asr.w	r3, r3, ip
 80165a2:	4313      	orrs	r3, r2
 80165a4:	4917      	ldr	r1, [pc, #92]	; (8016604 <rint+0x10c>)
 80165a6:	4632      	mov	r2, r6
 80165a8:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 80165ac:	e9d7 4500 	ldrd	r4, r5, [r7]
 80165b0:	4620      	mov	r0, r4
 80165b2:	4629      	mov	r1, r5
 80165b4:	f7e9 fe4a 	bl	800024c <__adddf3>
 80165b8:	e9cd 0100 	strd	r0, r1, [sp]
 80165bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80165c0:	4622      	mov	r2, r4
 80165c2:	462b      	mov	r3, r5
 80165c4:	f7e9 fe40 	bl	8000248 <__aeabi_dsub>
 80165c8:	e008      	b.n	80165dc <rint+0xe4>
 80165ca:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 80165ce:	dd08      	ble.n	80165e2 <rint+0xea>
 80165d0:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 80165d4:	d1c9      	bne.n	801656a <rint+0x72>
 80165d6:	4602      	mov	r2, r0
 80165d8:	f7e9 fe38 	bl	800024c <__adddf3>
 80165dc:	4604      	mov	r4, r0
 80165de:	460d      	mov	r5, r1
 80165e0:	e7c3      	b.n	801656a <rint+0x72>
 80165e2:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 80165e6:	f04f 32ff 	mov.w	r2, #4294967295
 80165ea:	40ca      	lsrs	r2, r1
 80165ec:	4210      	tst	r0, r2
 80165ee:	d0bc      	beq.n	801656a <rint+0x72>
 80165f0:	0852      	lsrs	r2, r2, #1
 80165f2:	4210      	tst	r0, r2
 80165f4:	bf1f      	itttt	ne
 80165f6:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 80165fa:	ea20 0202 	bicne.w	r2, r0, r2
 80165fe:	410e      	asrne	r6, r1
 8016600:	4316      	orrne	r6, r2
 8016602:	e7cf      	b.n	80165a4 <rint+0xac>
 8016604:	08024638 	.word	0x08024638
 8016608:	000fffff 	.word	0x000fffff
 801660c:	00000000 	.word	0x00000000

08016610 <scalbn>:
 8016610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016612:	4616      	mov	r6, r2
 8016614:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8016618:	4604      	mov	r4, r0
 801661a:	460d      	mov	r5, r1
 801661c:	460b      	mov	r3, r1
 801661e:	b982      	cbnz	r2, 8016642 <scalbn+0x32>
 8016620:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016624:	4303      	orrs	r3, r0
 8016626:	d034      	beq.n	8016692 <scalbn+0x82>
 8016628:	4b2d      	ldr	r3, [pc, #180]	; (80166e0 <scalbn+0xd0>)
 801662a:	2200      	movs	r2, #0
 801662c:	f7e9 ffc4 	bl	80005b8 <__aeabi_dmul>
 8016630:	4b2c      	ldr	r3, [pc, #176]	; (80166e4 <scalbn+0xd4>)
 8016632:	4604      	mov	r4, r0
 8016634:	429e      	cmp	r6, r3
 8016636:	460d      	mov	r5, r1
 8016638:	da0d      	bge.n	8016656 <scalbn+0x46>
 801663a:	a325      	add	r3, pc, #148	; (adr r3, 80166d0 <scalbn+0xc0>)
 801663c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016640:	e01c      	b.n	801667c <scalbn+0x6c>
 8016642:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8016646:	42ba      	cmp	r2, r7
 8016648:	d109      	bne.n	801665e <scalbn+0x4e>
 801664a:	4602      	mov	r2, r0
 801664c:	f7e9 fdfe 	bl	800024c <__adddf3>
 8016650:	4604      	mov	r4, r0
 8016652:	460d      	mov	r5, r1
 8016654:	e01d      	b.n	8016692 <scalbn+0x82>
 8016656:	460b      	mov	r3, r1
 8016658:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801665c:	3a36      	subs	r2, #54	; 0x36
 801665e:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8016662:	4432      	add	r2, r6
 8016664:	428a      	cmp	r2, r1
 8016666:	dd0c      	ble.n	8016682 <scalbn+0x72>
 8016668:	4622      	mov	r2, r4
 801666a:	462b      	mov	r3, r5
 801666c:	a11a      	add	r1, pc, #104	; (adr r1, 80166d8 <scalbn+0xc8>)
 801666e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016672:	f000 f83b 	bl	80166ec <copysign>
 8016676:	a318      	add	r3, pc, #96	; (adr r3, 80166d8 <scalbn+0xc8>)
 8016678:	e9d3 2300 	ldrd	r2, r3, [r3]
 801667c:	f7e9 ff9c 	bl	80005b8 <__aeabi_dmul>
 8016680:	e7e6      	b.n	8016650 <scalbn+0x40>
 8016682:	2a00      	cmp	r2, #0
 8016684:	dd08      	ble.n	8016698 <scalbn+0x88>
 8016686:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801668a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801668e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016692:	4620      	mov	r0, r4
 8016694:	4629      	mov	r1, r5
 8016696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016698:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801669c:	da0b      	bge.n	80166b6 <scalbn+0xa6>
 801669e:	f24c 3350 	movw	r3, #50000	; 0xc350
 80166a2:	429e      	cmp	r6, r3
 80166a4:	4622      	mov	r2, r4
 80166a6:	462b      	mov	r3, r5
 80166a8:	dce0      	bgt.n	801666c <scalbn+0x5c>
 80166aa:	a109      	add	r1, pc, #36	; (adr r1, 80166d0 <scalbn+0xc0>)
 80166ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80166b0:	f000 f81c 	bl	80166ec <copysign>
 80166b4:	e7c1      	b.n	801663a <scalbn+0x2a>
 80166b6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80166ba:	3236      	adds	r2, #54	; 0x36
 80166bc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80166c0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80166c4:	4620      	mov	r0, r4
 80166c6:	4629      	mov	r1, r5
 80166c8:	2200      	movs	r2, #0
 80166ca:	4b07      	ldr	r3, [pc, #28]	; (80166e8 <scalbn+0xd8>)
 80166cc:	e7d6      	b.n	801667c <scalbn+0x6c>
 80166ce:	bf00      	nop
 80166d0:	c2f8f359 	.word	0xc2f8f359
 80166d4:	01a56e1f 	.word	0x01a56e1f
 80166d8:	8800759c 	.word	0x8800759c
 80166dc:	7e37e43c 	.word	0x7e37e43c
 80166e0:	43500000 	.word	0x43500000
 80166e4:	ffff3cb0 	.word	0xffff3cb0
 80166e8:	3c900000 	.word	0x3c900000

080166ec <copysign>:
 80166ec:	b530      	push	{r4, r5, lr}
 80166ee:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80166f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80166f6:	ea42 0503 	orr.w	r5, r2, r3
 80166fa:	4629      	mov	r1, r5
 80166fc:	bd30      	pop	{r4, r5, pc}
	...

08016700 <_init>:
 8016700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016702:	bf00      	nop
 8016704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016706:	bc08      	pop	{r3}
 8016708:	469e      	mov	lr, r3
 801670a:	4770      	bx	lr

0801670c <_fini>:
 801670c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801670e:	bf00      	nop
 8016710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016712:	bc08      	pop	{r3}
 8016714:	469e      	mov	lr, r3
 8016716:	4770      	bx	lr
