// cpu.hpp
// Virtual system CPU representation and interpreter
// Intended compatibility: c++17
//
// Created by Alejandro Castro Garcia on 22 December 2020
/*
Licensed under the MIT License.
 
Copyright (c) 2020 Faustic Inferno SL
 
Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
*/


#ifndef fauvisy_cpu_hpp
#define fauvisy_cpu_hpp

#include <cstdint>

#include "processor.hpp"
#include "memory.hpp"
#include "parser.hpp"

namespace vs
{

class Cpu: public Processor
{
public:
    Cpu(unsigned bits) :
    cram(1ULL << bits),
    dram(1ULL << bits),
    pm((1ULL << bits) - 1)
    {}
    
    void reset()
    {
        pc = 0;
        r[0] = r[1] = 0;
        s[0] = s[1] = 0;
        s[0] = s[1] = 0;
    }
    
    void loop()
    {
        running = true;
        while (running)
        {
            std::uint_least64_t instruction_pc = pc;
            ++pc;
            parse_instruction(*this, cram[instruction_pc & pm]);
        }
    }
    
    void stop()
    {
        running = false;
    }
    
    Memory& code_ram()
    {
        return cram;
    }
    
    Memory& sdata_ram()
    {
        return dram;
    }
    
    Bus64& data_ram()
    {
        return dram;
    }
    
    std::uint_least64_t& program_counter()
    {
        return pc;
    }
    
    std::uint_least64_t& r0()
    {
        return r[0];
    }
    
    std::uint_least64_t& r1()
    {
        return r[1];
    }
    
    std::uint_least64_t& s0()
    {
        return s[0];
    }
    
    std::uint_least64_t& s1()
    {
        return s[1];
    }
    
    std::uint_least64_t& x0()
    {
        return x[0];
    }
    
    std::uint_least64_t& x1()
    {
        return x[1];
    }

private:
    void unimplemented() override
    {
        std::size_t addr = static_cast<std::size_t>((pc - 1) & pm);
        throw Unimplemented_instruction_error(cram[addr], addr);
    }
    
    void andb(R src, R dst) override
    {
        r[dst] &= r[src];
    }
    
    void call(R dst) override
    {
        if (pm >> 32)
        {
            s[0] -= 8;
            dram.write64(Address {s[0] & pm},
                                    static_cast<std::uint_least64_t>(pc & pm));
        }
        else if (pm >> 16)
        {
            s[0] -= 4;
            dram.write32(Address {s[0] & pm},
                                    static_cast<std::uint_least32_t>(pc & pm));
        }
        else
        {
            s[0] -= 2;
            dram.write16(Address {s[0] & pm},
                                    static_cast<std::uint_least16_t>(pc & pm));
        }
        pc = r[dst];
    }
    
    void jmp(R dst) override
    {
        pc = r[dst];
    }
    
    void jmpnz(R src, R dst) override
    {
        if (r[src])
            pc = r[dst];
    }
    
    void jmpz(R src, R dst) override
    {
        if (!r[src])
            pc = r[dst];
    }
    
    void least(R src, R dst) override
    {
        if (r[src] == r[dst])
            r[dst] = 0;
        else if (r[src] < r[dst])
            r[dst] = 1;
        else
            r[dst] = 2;
    }
    
    void lmb(R src, R dst) override
    {
        r[dst] = dram.read8(Address((r[src] + x[src]) & pm));
    }
    
    void lmd(R src, R dst) override
    {
        r[dst] = dram.read64(Address((r[src] + x[src]) & pm));
    }
    
    void lmh(R src, R dst) override
    {
        r[dst] = dram.read16(Address((r[src] + x[src]) & pm));
    }
    
    void lmw(R src, R dst) override
    {
        r[dst] = dram.read32(Address((r[src] + x[src]) & pm));
    }
    
    void lrr(R src, R dst) override
    {
        r[dst] = r[src];
    }
    
    void lrs(R src, S dst) override
    {
        s[dst] = r[src];
    }
    
    void lrx(R src, X dst) override
    {
        x[dst] = r[src];
    }
    
    void lsr(S src, R dst) override
    {
        r[dst] = s[src];
    }
    
    void notb(R src, R dst) override
    {
        r[dst] = ~r[src];
    }
    
    void orb(R(src), R(dst)) override
    {
        r[dst] |= r[src];
    }
    
    void popb() override
    {
        ++s[0];
    }
    
    void popb(R dst) override
    {
        r[dst] = dram.read8(Address(s[0] & pm));
        ++s[0];
    }
    
    void popd() override
    {
        s[0] += 8;
    }
    
    void popd(R dst) override
    {
        r[dst] = dram.read64(Address(s[0] & pm));
        s[0] += 8;
    }
    
    void poph() override
    {
        s[0] += 2;
    }
    
    void poph(R dst) override
    {
        r[dst] = dram.read16(Address(s[0] & pm));
        s[0] += 2;
    }
    
    void pops() override
    {
        if (pm >> 32)
            s[0] += 8;
        else if (pm >> 16)
            s[0] += 4;
        else
            s[0] += 2;
    }
    
    void pops(S dst) override
    {
        if (pm >> 32)
        {
            s[dst] = dram.read64(Address(s[0] & pm));
            if (dst != S(0))
                s[0] += 8;
        }
        else if (pm >> 16)
        {
            s[dst] = dram.read32(Address(s[0] & pm));
            if (dst != S(0))
                s[0] += 4;
        }
        else
        {
            s[dst] = dram.read16(Address(s[0] & pm));
            if (dst != S(0))
                s[0] += 2;
        }
    }
    
    void popw() override
    {
        s[0] += 4;
    }
    
    void popw(R dst) override
    {
        r[dst] = dram.read32(Address(s[0] & pm));
        s[0] += 4;
    }
    
    void pushb() override
    {
        --s[0];
    }
    
    void pushb(R src) override
    {
        --s[0];
        dram.write8(Address(s[0] & pm), r[src] & 0xff);
    }
    
    void pushd() override
    {
        s[0] -= 8;
    }
    
    void pushd(R src) override
    {
        s[0] -= 8;
        dram.write64(Address(s[0] & pm), r[src]);
    }
    
    void pushh() override
    {
        s[0] -= 2;
    }
    
    void pushh(R src) override
    {
        s[0] -= 2;
        dram.write16(Address(s[0] & pm), r[src] & 0xffff);
    }
    
    void pushs() override
    {
        if (pm >> 32)
            s[0] -= 8;
        else if (pm >> 16)
            s[0] -= 4;
        else
            s[0] -= 2;
    }
    
    void pushs(S src) override
    {
        std::uint_least64_t tmp_sp = s[0];
        if (pm >> 32)
        {
            tmp_sp -= 8;
            dram.write64(Address(tmp_sp & pm), s[src]);
        }
        else if (pm >> 16)
        {
            tmp_sp -= 4;
            dram.write32(Address(tmp_sp & pm), s[src] & 0xffff'ffff);
        }
        else
        {
            tmp_sp -= 2;
            dram.write16(Address(tmp_sp & pm), s[src] & 0xffff);
        }
        s[0] = tmp_sp;
    }
    
    void pushw() override
    {
        s[0] -= 4;
    }
    
    void pushw(R src) override
    {
        s[0] -= 4;
        dram.write32(Address(s[0] & pm), r[src] & 0xffff'ffff);
    }
    
    void ret() override
    {
        if (pm >> 32)
        {
            pc = dram.read64(Address(s[0] & pm));
            s[0] += 8;
        }
        else if (pm >> 16)
        {
            pc = dram.read32(Address(s[0] & pm));
            s[0] += 4;
        }
        else
        {
            pc = dram.read16(Address(s[0] & pm));
            s[0] += 2;
        }
    }
    
    void shl(R src, R dst) override
    {
        r[dst] <<= r[src] & 63;
        r[dst] &= 0xffff'ffff'ffff'ffff;
    }
    
    void shr(R src, R dst) override
    {
        r[dst] >>= r[src] & 63;
        r[dst] &= 0xffff'ffff'ffff'ffff;
    }
    
    void sori(Imme imme, R dst) override
    {
        r[dst] <<= 4;
        r[dst] &= 0xffff'ffff'ffff'ffff;
        r[dst] |= imme;
    }
    
    void stmb(R src, R dst) override
    {
        dram.write8(Address(r[dst] + x[dst] & pm), r[src] & 0xff);
    }
    
    void stmd(R src, R dst) override
    {
        dram.write64(Address(r[dst] + x[dst] & pm), r[src]);
    }
    
    void stmh(R src, R dst) override
    {
        dram.write16(Address(r[dst] + x[dst] & pm), r[src] & 0xffff);
    }
    
    void stmw(R src, R dst) override
    {
        dram.write32(Address(r[dst] + x[dst] & pm), r[src] & 0xffff'ffff);
    }
    
    void strr(R src, R dst) override
    {
        dram.write8(Address(r[dst] + x[dst] & pm),
                                    dram.read8(Address(r[src] + x[src] & pm)));
    }
    
    void strs(R src, S dst) override
    {
        dram.write8(Address(s[dst] + x[dst] & pm),
                                    dram.read8(Address(r[src] + x[src] & pm)));
    }
    
    void stsr(S src, R dst) override
    {
        dram.write8(Address(r[dst] + x[dst] & pm),
                                    dram.read8(Address(s[src] + x[src] & pm)));
    }
    
    void sys(R src, R dst) override
    {
        throw System_trap(src, dst);
    }
    
    void xorb(R src, R dst) override
    {
        r[dst] ^= r[src];
    }
    
    Simple_memory cram;
    Memory_be dram;
    std::uint_least64_t pm;
    std::uint_least64_t pc = 0;
    std::uint_least64_t r[2] = {0, 0};
    std::uint_least64_t s[2] = {0, 0};
    std::uint_least64_t x[2] = {0, 0};
    bool running = false;
}; // class Cpu

} // namespace vs

#endif /* fauvisy_cpu_hpp */
