// Seed: 1288475843
module module_0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_4 = -1;
  logic [7:0] id_7, id_8;
  module_0 modCall_1 ();
  assign id_2 = -1'b0;
  assign id_7 = id_1;
  id_9(
      id_7[1]
  );
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_0 modCall_1 ();
  wire id_3 = 1 | 1'h0;
  task id_4;
    begin : LABEL_0
      id_3 = -1;
    end
  endtask
endmodule
