--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.253 ns
From           : ENC_L_A
To             : OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[26]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.602 ns
From           : QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]
To             : HEX2[0]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.514 ns
From           : PWR_FAIL
To             : LEDG[8]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 3.003 ns
From           : SW[5]
To             : DIG_IN:inst5|B_DI[5]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 1.254 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : VEL_CONTROL:inst51|MOTOR_CMD[12]
To             : VEL_CONTROL:inst51|MOTOR_PHASE
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : 5.220 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 28.75 MHz ( period = 34.780 ns )
From           : ODOMETRY:inst53|RPOS[1]
To             : ODOMETRY:inst53|THETA[15]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : 11.822 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : TIMER:inst20|COUNT[1]
To             : UART_INTERFACE:inst1|fifo0:inst8|dcfifo:dcfifo_component|dcfifo_1ki1:auto_generated|altsyncram_dhu:fifo_ram|ram_block14a0~porta_datain_reg1
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
Slack          : 63.635 ns
Required Time  : 14.73 MHz ( period = 67.901 ns )
Actual Time    : 234.41 MHz ( period = 4.266 ns )
From           : UART_INTERFACE:inst1|fifo0:inst8|dcfifo:dcfifo_component|dcfifo_1ki1:auto_generated|altsyncram_dhu:fifo_ram|ram_block14a0~portb_address_reg6
To             : UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]
From Clock     : altpll1:inst11|altpll:altpll_component|_clk0
To Clock       : altpll1:inst11|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'AUD_DACLR'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 260.01 MHz ( period = 3.846 ns )
From           : DAC_BEEP:inst45|lpm_dff_db0:inst2|lpm_ff:lpm_ff_component|dffs[3]
To             : DAC_BEEP:inst45|altsyncram_db0:inst8|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ram_block1a7~porta_address_reg3
From Clock     : AUD_DACLR
To Clock       : AUD_DACLR
Failed Paths   : 0

Type           : Clock Setup: 'AUD_BCLK'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 450.05 MHz ( period = 2.222 ns )
From           : DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[23]
To             : DAC_BEEP:inst45|lpm_shiftreg_db0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[24]
From Clock     : AUD_BCLK
To Clock       : AUD_BCLK
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : -2.713 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : DIG_IN:inst5|B_DI[2]
To             : I2C_INTERFACE:inst43|I2C_master:inst|lpm_dff_i2c0:inst22|lpm_ff:lpm_ff_component|dffs[2]
From Clock     : altpll0:inst|altpll:altpll_component|_clk0
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 456

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : -2.331 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : I2C_INTERFACE:inst43|I2C_master:inst|inst25
To             : I2C_INTERFACE:inst43|I2C_master:inst|i2c_ctrl:inst2|state.Rs1
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 21

Type           : Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 14.73 MHz ( period = 67.901 ns )
Actual Time    : N/A
From           : UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]
To             : UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]
From Clock     : altpll1:inst11|altpll:altpll_component|_clk0
To Clock       : altpll1:inst11|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 0.530 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
To             : VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
From Clock     : altpll0:inst|altpll:altpll_component|_clk2
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 477

--------------------------------------------------------------------------------------

