INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v9/Proyectos/Ejercicio4/vivado_project.sim/sim_1/synth/func/xsim/tb_spi_pmodALS_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WCLK
INFO: [VRFC 10-311] analyzing module WCLK__WCLK_clk_wiz
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module module_clk1s
INFO: [VRFC 10-311] analyzing module module_clk_divider_spi
INFO: [VRFC 10-311] analyzing module module_control_micro
INFO: [VRFC 10-311] analyzing module module_control_pmodALS
INFO: [VRFC 10-311] analyzing module module_control_spi
INFO: [VRFC 10-311] analyzing module module_counter_with_load
INFO: [VRFC 10-311] analyzing module module_memoria
INFO: [VRFC 10-311] analyzing module module_reg_control
INFO: [VRFC 10-311] analyzing module module_reg_datos
INFO: [VRFC 10-311] analyzing module module_reg_miso
INFO: [VRFC 10-311] analyzing module module_reg_mosi
INFO: [VRFC 10-311] analyzing module module_seg7_control
INFO: [VRFC 10-311] analyzing module module_state_machine_pmodALS
INFO: [VRFC 10-311] analyzing module module_state_machine_spi
INFO: [VRFC 10-311] analyzing module modulo_controlador_micro
INFO: [VRFC 10-311] analyzing module top_interface_spi
INFO: [VRFC 10-311] analyzing module top_master_race_spi
INFO: [VRFC 10-311] analyzing module top_micro
INFO: [VRFC 10-311] analyzing module top_pmodALS
INFO: [VRFC 10-311] analyzing module top_sensor_luz
INFO: [VRFC 10-311] analyzing module top_tactico
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_rom
INFO: [VRFC 10-311] analyzing module glbl
