Generating HDL for page 18.13.02.1 ASSEMBLY CHANNEL VALIDITY CHECK at 10/12/2020 8:52:36 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_18_13_02_1_ASSEMBLY_CHANNEL_VALIDITY_CHECK_tb.vhdl, generating default test bench code.
Note: DOT Function at 1A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Generating Statement for block at 1A with output pin(s) of OUT_1A_G
	and inputs of MV_3RD_CHECK_TEST_SWITCH
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_NoPin
	and inputs of MS_ASSEMBLY_CH_A_BIT,MS_ASSEMBLY_CH_B_BIT
	and logic function of AND
Generating Statement for block at 4B with output pin(s) of OUT_4B_B, OUT_4B_B
	and inputs of OUT_5B_NoPin,OUT_5C_NoPin
	and logic function of NOR
Generating Statement for block at 2B with output pin(s) of OUT_2B_NoPin
	and inputs of OUT_4B_B,OUT_4F_H
	and logic function of AND
Generating Statement for block at 1B with output pin(s) of OUT_1B_H
	and inputs of OUT_2B_NoPin,OUT_2C_NoPin
	and logic function of NOR
Generating Statement for block at 5C with output pin(s) of OUT_5C_NoPin
	and inputs of MS_ASSEMBLY_CH_NOT_B_BIT,MS_ASSEMBLY_CH_NOT_A_BIT
	and logic function of AND
Generating Statement for block at 2C with output pin(s) of OUT_2C_NoPin
	and inputs of OUT_4D_C,OUT_4H_G
	and logic function of AND
Generating Statement for block at 5D with output pin(s) of OUT_5D_NoPin
	and inputs of MS_ASSEMBLY_CH_A_BIT,MS_ASSEMBLY_CH_NOT_B_BIT
	and logic function of AND
Generating Statement for block at 4D with output pin(s) of OUT_4D_C, OUT_4D_C
	and inputs of OUT_5D_NoPin,OUT_5E_NoPin
	and logic function of NOR
Generating Statement for block at 1D with output pin(s) of OUT_1D_C
	and inputs of MV_3RD_CHECK_TEST_SWITCH
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_NoPin
	and inputs of MS_ASSEMBLY_CH_B_BIT,MS_ASSEMBLY_CH_NOT_A_BIT
	and logic function of AND
Generating Statement for block at 2E with output pin(s) of OUT_2E_NoPin
	and inputs of OUT_4B_B,OUT_4H_G
	and logic function of AND
Generating Statement for block at 1E with output pin(s) of OUT_1E_G
	and inputs of OUT_2E_NoPin,OUT_2F_NoPin
	and logic function of NOR
Generating Statement for block at 5F with output pin(s) of OUT_5F_NoPin
	and inputs of MS_ASSEMBLY_CH_C_CHAR_BIT,MS_ASSEMBLY_CH_WM_BIT
	and logic function of AND
Generating Statement for block at 4F with output pin(s) of OUT_4F_H, OUT_4F_H
	and inputs of OUT_5F_NoPin,OUT_5G_NoPin
	and logic function of NOR
Generating Statement for block at 2F with output pin(s) of OUT_2F_NoPin
	and inputs of OUT_4D_C,OUT_4F_H
	and logic function of AND
Generating Statement for block at 5G with output pin(s) of OUT_5G_NoPin
	and inputs of MS_ASSEMBLY_CH_NOT_C_CHAR_BIT,MS_ASSEMBLY_CH_NOT_WM_BIT
	and logic function of AND
Generating Statement for block at 5H with output pin(s) of OUT_5H_NoPin
	and inputs of MS_ASSEMBLY_CH_C_CHAR_BIT,MS_ASSEMBLY_CH_NOT_WM_BIT
	and logic function of AND
Generating Statement for block at 4H with output pin(s) of OUT_4H_G, OUT_4H_G
	and inputs of OUT_5H_NoPin,OUT_5I_NoPin
	and logic function of NOR
Generating Statement for block at 5I with output pin(s) of OUT_5I_NoPin
	and inputs of MS_ASSEMBLY_CH_WM_BIT,MS_ASSEMBLY_CH_NOT_C_CHAR_BIT
	and logic function of AND
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_1A_G,OUT_1B_H
	and logic function of OR
Generating Statement for block at 1D with output pin(s) of OUT_DOT_1D
	and inputs of OUT_1D_C,OUT_1E_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_ASSEMBLY_CH_ZONES_ODD
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal PS_ASSEMBLY_CH_ZONES_EVEN
	from gate output OUT_DOT_1D
