/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 280 240)
	(text "stage1" (rect 5 0 49 15)(font "Arial" ))
	(text "inst" (rect 8 160 31 175)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 21 27 38 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "ifid_enable" (rect 0 0 71 15)(font "Arial" ))
		(text "ifid_enable" (rect 21 43 92 58)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "pc_enable" (rect 0 0 68 15)(font "Arial" ))
		(text "pc_enable" (rect 21 59 89 74)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "ifid_flush" (rect 0 0 59 15)(font "Arial" ))
		(text "ifid_flush" (rect 21 75 80 90)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "branchpc[15..0]" (rect 0 0 99 15)(font "Arial" ))
		(text "branchpc[15..0]" (rect 21 91 120 106)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "retipc[15..0]" (rect 0 0 74 15)(font "Arial" ))
		(text "retipc[15..0]" (rect 21 107 95 122)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "retpc[15..0]" (rect 0 0 70 15)(font "Arial" ))
		(text "retpc[15..0]" (rect 21 123 91 138)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "sel[3..0]" (rect 0 0 50 15)(font "Arial" ))
		(text "sel[3..0]" (rect 21 139 71 154)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 216 32)
		(output)
		(text "INS[15..0]" (rect 0 0 62 15)(font "Arial" ))
		(text "INS[15..0]" (rect 143 27 195 42)(font "Arial" ))
		(line (pt 216 32)(pt 200 32)(line_width 3))
	)
	(port
		(pt 216 48)
		(output)
		(text "insOut[15..0]" (rect 0 0 81 15)(font "Arial" ))
		(text "insOut[15..0]" (rect 127 43 195 58)(font "Arial" ))
		(line (pt 216 48)(pt 200 48)(line_width 3))
	)
	(port
		(pt 216 64)
		(output)
		(text "pcOut[15..0]" (rect 0 0 76 15)(font "Arial" ))
		(text "pcOut[15..0]" (rect 131 59 195 74)(font "Arial" ))
		(line (pt 216 64)(pt 200 64)(line_width 3))
	)
	(port
		(pt 216 80)
		(output)
		(text "pcValue[15..0]" (rect 0 0 90 15)(font "Arial" ))
		(text "pcValue[15..0]" (rect 119 75 195 90)(font "Arial" ))
		(line (pt 216 80)(pt 200 80)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 200 160))
	)
)
