// Seed: 4253250969
module module_0 (
    input supply0 id_0,
    output wor id_1,
    output tri0 id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5
);
  assign id_5 = -1;
  assign module_2.id_11 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd75
) (
    output supply1 id_0,
    input tri1 id_1,
    input wand id_2,
    input tri1 _id_3,
    output supply0 id_4,
    output wire id_5
);
  logic [id_3 : 1  ==  1] id_7;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_4
  );
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    output wand id_4,
    input wor id_5,
    input tri id_6
    , id_15,
    input wand id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    output tri0 id_13
);
  logic id_16;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_2,
      id_5,
      id_1,
      id_3
  );
endmodule
